
nucleo-l476rg-I2C_CLI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009338  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  080094c8  080094c8  0000a4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009954  08009954  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009954  08009954  0000a954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800995c  0800995c  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800995c  0800995c  0000a95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009960  08009960  0000a960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009964  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  200001d4  08009b38  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08009b38  0000b4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c1c  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002822  00000000  00000000  0001be20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0001e648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acd  00000000  00000000  0001f450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027832  00000000  00000000  0001ff1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012387  00000000  00000000  0004774f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecb30  00000000  00000000  00059ad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146606  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b3c  00000000  00000000  0014664c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0014b188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094b0 	.word	0x080094b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080094b0 	.word	0x080094b0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_frsub>:
 8000bc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	e002      	b.n	8000bd4 <__addsf3>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_fsub>:
 8000bd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bd4 <__addsf3>:
 8000bd4:	0042      	lsls	r2, r0, #1
 8000bd6:	bf1f      	itttt	ne
 8000bd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bdc:	ea92 0f03 	teqne	r2, r3
 8000be0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000be4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be8:	d06a      	beq.n	8000cc0 <__addsf3+0xec>
 8000bea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bf2:	bfc1      	itttt	gt
 8000bf4:	18d2      	addgt	r2, r2, r3
 8000bf6:	4041      	eorgt	r1, r0
 8000bf8:	4048      	eorgt	r0, r1
 8000bfa:	4041      	eorgt	r1, r0
 8000bfc:	bfb8      	it	lt
 8000bfe:	425b      	neglt	r3, r3
 8000c00:	2b19      	cmp	r3, #25
 8000c02:	bf88      	it	hi
 8000c04:	4770      	bxhi	lr
 8000c06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c12:	bf18      	it	ne
 8000c14:	4240      	negne	r0, r0
 8000c16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c22:	bf18      	it	ne
 8000c24:	4249      	negne	r1, r1
 8000c26:	ea92 0f03 	teq	r2, r3
 8000c2a:	d03f      	beq.n	8000cac <__addsf3+0xd8>
 8000c2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c30:	fa41 fc03 	asr.w	ip, r1, r3
 8000c34:	eb10 000c 	adds.w	r0, r0, ip
 8000c38:	f1c3 0320 	rsb	r3, r3, #32
 8000c3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c44:	d502      	bpl.n	8000c4c <__addsf3+0x78>
 8000c46:	4249      	negs	r1, r1
 8000c48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c50:	d313      	bcc.n	8000c7a <__addsf3+0xa6>
 8000c52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c56:	d306      	bcc.n	8000c66 <__addsf3+0x92>
 8000c58:	0840      	lsrs	r0, r0, #1
 8000c5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c5e:	f102 0201 	add.w	r2, r2, #1
 8000c62:	2afe      	cmp	r2, #254	@ 0xfe
 8000c64:	d251      	bcs.n	8000d0a <__addsf3+0x136>
 8000c66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c6e:	bf08      	it	eq
 8000c70:	f020 0001 	biceq.w	r0, r0, #1
 8000c74:	ea40 0003 	orr.w	r0, r0, r3
 8000c78:	4770      	bx	lr
 8000c7a:	0049      	lsls	r1, r1, #1
 8000c7c:	eb40 0000 	adc.w	r0, r0, r0
 8000c80:	3a01      	subs	r2, #1
 8000c82:	bf28      	it	cs
 8000c84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c88:	d2ed      	bcs.n	8000c66 <__addsf3+0x92>
 8000c8a:	fab0 fc80 	clz	ip, r0
 8000c8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c92:	ebb2 020c 	subs.w	r2, r2, ip
 8000c96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c9a:	bfaa      	itet	ge
 8000c9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca0:	4252      	neglt	r2, r2
 8000ca2:	4318      	orrge	r0, r3
 8000ca4:	bfbc      	itt	lt
 8000ca6:	40d0      	lsrlt	r0, r2
 8000ca8:	4318      	orrlt	r0, r3
 8000caa:	4770      	bx	lr
 8000cac:	f092 0f00 	teq	r2, #0
 8000cb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cb4:	bf06      	itte	eq
 8000cb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cba:	3201      	addeq	r2, #1
 8000cbc:	3b01      	subne	r3, #1
 8000cbe:	e7b5      	b.n	8000c2c <__addsf3+0x58>
 8000cc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cc8:	bf18      	it	ne
 8000cca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cce:	d021      	beq.n	8000d14 <__addsf3+0x140>
 8000cd0:	ea92 0f03 	teq	r2, r3
 8000cd4:	d004      	beq.n	8000ce0 <__addsf3+0x10c>
 8000cd6:	f092 0f00 	teq	r2, #0
 8000cda:	bf08      	it	eq
 8000cdc:	4608      	moveq	r0, r1
 8000cde:	4770      	bx	lr
 8000ce0:	ea90 0f01 	teq	r0, r1
 8000ce4:	bf1c      	itt	ne
 8000ce6:	2000      	movne	r0, #0
 8000ce8:	4770      	bxne	lr
 8000cea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cee:	d104      	bne.n	8000cfa <__addsf3+0x126>
 8000cf0:	0040      	lsls	r0, r0, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cf8:	4770      	bx	lr
 8000cfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cfe:	bf3c      	itt	cc
 8000d00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d04:	4770      	bxcc	lr
 8000d06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d12:	4770      	bx	lr
 8000d14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d18:	bf16      	itet	ne
 8000d1a:	4608      	movne	r0, r1
 8000d1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d20:	4601      	movne	r1, r0
 8000d22:	0242      	lsls	r2, r0, #9
 8000d24:	bf06      	itte	eq
 8000d26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d2a:	ea90 0f01 	teqeq	r0, r1
 8000d2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_ui2f>:
 8000d34:	f04f 0300 	mov.w	r3, #0
 8000d38:	e004      	b.n	8000d44 <__aeabi_i2f+0x8>
 8000d3a:	bf00      	nop

08000d3c <__aeabi_i2f>:
 8000d3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d40:	bf48      	it	mi
 8000d42:	4240      	negmi	r0, r0
 8000d44:	ea5f 0c00 	movs.w	ip, r0
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d50:	4601      	mov	r1, r0
 8000d52:	f04f 0000 	mov.w	r0, #0
 8000d56:	e01c      	b.n	8000d92 <__aeabi_l2f+0x2a>

08000d58 <__aeabi_ul2f>:
 8000d58:	ea50 0201 	orrs.w	r2, r0, r1
 8000d5c:	bf08      	it	eq
 8000d5e:	4770      	bxeq	lr
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	e00a      	b.n	8000d7c <__aeabi_l2f+0x14>
 8000d66:	bf00      	nop

08000d68 <__aeabi_l2f>:
 8000d68:	ea50 0201 	orrs.w	r2, r0, r1
 8000d6c:	bf08      	it	eq
 8000d6e:	4770      	bxeq	lr
 8000d70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d74:	d502      	bpl.n	8000d7c <__aeabi_l2f+0x14>
 8000d76:	4240      	negs	r0, r0
 8000d78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7c:	ea5f 0c01 	movs.w	ip, r1
 8000d80:	bf02      	ittt	eq
 8000d82:	4684      	moveq	ip, r0
 8000d84:	4601      	moveq	r1, r0
 8000d86:	2000      	moveq	r0, #0
 8000d88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d8c:	bf08      	it	eq
 8000d8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d96:	fabc f28c 	clz	r2, ip
 8000d9a:	3a08      	subs	r2, #8
 8000d9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da0:	db10      	blt.n	8000dc4 <__aeabi_l2f+0x5c>
 8000da2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da6:	4463      	add	r3, ip
 8000da8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000db4:	fa20 f202 	lsr.w	r2, r0, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	f020 0001 	biceq.w	r0, r0, #1
 8000dc2:	4770      	bx	lr
 8000dc4:	f102 0220 	add.w	r2, r2, #32
 8000dc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dcc:	f1c2 0220 	rsb	r2, r2, #32
 8000dd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000dd8:	eb43 0002 	adc.w	r0, r3, r2
 8000ddc:	bf08      	it	eq
 8000dde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_ldivmod>:
 8000de4:	b97b      	cbnz	r3, 8000e06 <__aeabi_ldivmod+0x22>
 8000de6:	b972      	cbnz	r2, 8000e06 <__aeabi_ldivmod+0x22>
 8000de8:	2900      	cmp	r1, #0
 8000dea:	bfbe      	ittt	lt
 8000dec:	2000      	movlt	r0, #0
 8000dee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000df2:	e006      	blt.n	8000e02 <__aeabi_ldivmod+0x1e>
 8000df4:	bf08      	it	eq
 8000df6:	2800      	cmpeq	r0, #0
 8000df8:	bf1c      	itt	ne
 8000dfa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dfe:	f04f 30ff 	movne.w	r0, #4294967295
 8000e02:	f000 b9d3 	b.w	80011ac <__aeabi_idiv0>
 8000e06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	db09      	blt.n	8000e26 <__aeabi_ldivmod+0x42>
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	db1a      	blt.n	8000e4c <__aeabi_ldivmod+0x68>
 8000e16:	f000 f84d 	bl	8000eb4 <__udivmoddi4>
 8000e1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e22:	b004      	add	sp, #16
 8000e24:	4770      	bx	lr
 8000e26:	4240      	negs	r0, r0
 8000e28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	db1b      	blt.n	8000e68 <__aeabi_ldivmod+0x84>
 8000e30:	f000 f840 	bl	8000eb4 <__udivmoddi4>
 8000e34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e3c:	b004      	add	sp, #16
 8000e3e:	4240      	negs	r0, r0
 8000e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e44:	4252      	negs	r2, r2
 8000e46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e4a:	4770      	bx	lr
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e52:	f000 f82f 	bl	8000eb4 <__udivmoddi4>
 8000e56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5e:	b004      	add	sp, #16
 8000e60:	4240      	negs	r0, r0
 8000e62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e66:	4770      	bx	lr
 8000e68:	4252      	negs	r2, r2
 8000e6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e6e:	f000 f821 	bl	8000eb4 <__udivmoddi4>
 8000e72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7a:	b004      	add	sp, #16
 8000e7c:	4252      	negs	r2, r2
 8000e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e82:	4770      	bx	lr

08000e84 <__aeabi_uldivmod>:
 8000e84:	b953      	cbnz	r3, 8000e9c <__aeabi_uldivmod+0x18>
 8000e86:	b94a      	cbnz	r2, 8000e9c <__aeabi_uldivmod+0x18>
 8000e88:	2900      	cmp	r1, #0
 8000e8a:	bf08      	it	eq
 8000e8c:	2800      	cmpeq	r0, #0
 8000e8e:	bf1c      	itt	ne
 8000e90:	f04f 31ff 	movne.w	r1, #4294967295
 8000e94:	f04f 30ff 	movne.w	r0, #4294967295
 8000e98:	f000 b988 	b.w	80011ac <__aeabi_idiv0>
 8000e9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ea4:	f000 f806 	bl	8000eb4 <__udivmoddi4>
 8000ea8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb0:	b004      	add	sp, #16
 8000eb2:	4770      	bx	lr

08000eb4 <__udivmoddi4>:
 8000eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000eb8:	9d08      	ldr	r5, [sp, #32]
 8000eba:	468e      	mov	lr, r1
 8000ebc:	4604      	mov	r4, r0
 8000ebe:	4688      	mov	r8, r1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d14a      	bne.n	8000f5a <__udivmoddi4+0xa6>
 8000ec4:	428a      	cmp	r2, r1
 8000ec6:	4617      	mov	r7, r2
 8000ec8:	d962      	bls.n	8000f90 <__udivmoddi4+0xdc>
 8000eca:	fab2 f682 	clz	r6, r2
 8000ece:	b14e      	cbz	r6, 8000ee4 <__udivmoddi4+0x30>
 8000ed0:	f1c6 0320 	rsb	r3, r6, #32
 8000ed4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ed8:	fa20 f303 	lsr.w	r3, r0, r3
 8000edc:	40b7      	lsls	r7, r6
 8000ede:	ea43 0808 	orr.w	r8, r3, r8
 8000ee2:	40b4      	lsls	r4, r6
 8000ee4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee8:	fa1f fc87 	uxth.w	ip, r7
 8000eec:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ef0:	0c23      	lsrs	r3, r4, #16
 8000ef2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ef6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000efa:	fb01 f20c 	mul.w	r2, r1, ip
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d909      	bls.n	8000f16 <__udivmoddi4+0x62>
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f08:	f080 80ea 	bcs.w	80010e0 <__udivmoddi4+0x22c>
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	f240 80e7 	bls.w	80010e0 <__udivmoddi4+0x22c>
 8000f12:	3902      	subs	r1, #2
 8000f14:	443b      	add	r3, r7
 8000f16:	1a9a      	subs	r2, r3, r2
 8000f18:	b2a3      	uxth	r3, r4
 8000f1a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f1e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f26:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f2a:	459c      	cmp	ip, r3
 8000f2c:	d909      	bls.n	8000f42 <__udivmoddi4+0x8e>
 8000f2e:	18fb      	adds	r3, r7, r3
 8000f30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f34:	f080 80d6 	bcs.w	80010e4 <__udivmoddi4+0x230>
 8000f38:	459c      	cmp	ip, r3
 8000f3a:	f240 80d3 	bls.w	80010e4 <__udivmoddi4+0x230>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3802      	subs	r0, #2
 8000f42:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f46:	eba3 030c 	sub.w	r3, r3, ip
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	b11d      	cbz	r5, 8000f56 <__udivmoddi4+0xa2>
 8000f4e:	40f3      	lsrs	r3, r6
 8000f50:	2200      	movs	r2, #0
 8000f52:	e9c5 3200 	strd	r3, r2, [r5]
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d905      	bls.n	8000f6a <__udivmoddi4+0xb6>
 8000f5e:	b10d      	cbz	r5, 8000f64 <__udivmoddi4+0xb0>
 8000f60:	e9c5 0100 	strd	r0, r1, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	4608      	mov	r0, r1
 8000f68:	e7f5      	b.n	8000f56 <__udivmoddi4+0xa2>
 8000f6a:	fab3 f183 	clz	r1, r3
 8000f6e:	2900      	cmp	r1, #0
 8000f70:	d146      	bne.n	8001000 <__udivmoddi4+0x14c>
 8000f72:	4573      	cmp	r3, lr
 8000f74:	d302      	bcc.n	8000f7c <__udivmoddi4+0xc8>
 8000f76:	4282      	cmp	r2, r0
 8000f78:	f200 8105 	bhi.w	8001186 <__udivmoddi4+0x2d2>
 8000f7c:	1a84      	subs	r4, r0, r2
 8000f7e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f82:	2001      	movs	r0, #1
 8000f84:	4690      	mov	r8, r2
 8000f86:	2d00      	cmp	r5, #0
 8000f88:	d0e5      	beq.n	8000f56 <__udivmoddi4+0xa2>
 8000f8a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f8e:	e7e2      	b.n	8000f56 <__udivmoddi4+0xa2>
 8000f90:	2a00      	cmp	r2, #0
 8000f92:	f000 8090 	beq.w	80010b6 <__udivmoddi4+0x202>
 8000f96:	fab2 f682 	clz	r6, r2
 8000f9a:	2e00      	cmp	r6, #0
 8000f9c:	f040 80a4 	bne.w	80010e8 <__udivmoddi4+0x234>
 8000fa0:	1a8a      	subs	r2, r1, r2
 8000fa2:	0c03      	lsrs	r3, r0, #16
 8000fa4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa8:	b280      	uxth	r0, r0
 8000faa:	b2bc      	uxth	r4, r7
 8000fac:	2101      	movs	r1, #1
 8000fae:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fb2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fba:	fb04 f20c 	mul.w	r2, r4, ip
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d907      	bls.n	8000fd2 <__udivmoddi4+0x11e>
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fc8:	d202      	bcs.n	8000fd0 <__udivmoddi4+0x11c>
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	f200 80e0 	bhi.w	8001190 <__udivmoddi4+0x2dc>
 8000fd0:	46c4      	mov	ip, r8
 8000fd2:	1a9b      	subs	r3, r3, r2
 8000fd4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fd8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fdc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fe0:	fb02 f404 	mul.w	r4, r2, r4
 8000fe4:	429c      	cmp	r4, r3
 8000fe6:	d907      	bls.n	8000ff8 <__udivmoddi4+0x144>
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fee:	d202      	bcs.n	8000ff6 <__udivmoddi4+0x142>
 8000ff0:	429c      	cmp	r4, r3
 8000ff2:	f200 80ca 	bhi.w	800118a <__udivmoddi4+0x2d6>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	1b1b      	subs	r3, r3, r4
 8000ffa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ffe:	e7a5      	b.n	8000f4c <__udivmoddi4+0x98>
 8001000:	f1c1 0620 	rsb	r6, r1, #32
 8001004:	408b      	lsls	r3, r1
 8001006:	fa22 f706 	lsr.w	r7, r2, r6
 800100a:	431f      	orrs	r7, r3
 800100c:	fa0e f401 	lsl.w	r4, lr, r1
 8001010:	fa20 f306 	lsr.w	r3, r0, r6
 8001014:	fa2e fe06 	lsr.w	lr, lr, r6
 8001018:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800101c:	4323      	orrs	r3, r4
 800101e:	fa00 f801 	lsl.w	r8, r0, r1
 8001022:	fa1f fc87 	uxth.w	ip, r7
 8001026:	fbbe f0f9 	udiv	r0, lr, r9
 800102a:	0c1c      	lsrs	r4, r3, #16
 800102c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001030:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001034:	fb00 fe0c 	mul.w	lr, r0, ip
 8001038:	45a6      	cmp	lr, r4
 800103a:	fa02 f201 	lsl.w	r2, r2, r1
 800103e:	d909      	bls.n	8001054 <__udivmoddi4+0x1a0>
 8001040:	193c      	adds	r4, r7, r4
 8001042:	f100 3aff 	add.w	sl, r0, #4294967295
 8001046:	f080 809c 	bcs.w	8001182 <__udivmoddi4+0x2ce>
 800104a:	45a6      	cmp	lr, r4
 800104c:	f240 8099 	bls.w	8001182 <__udivmoddi4+0x2ce>
 8001050:	3802      	subs	r0, #2
 8001052:	443c      	add	r4, r7
 8001054:	eba4 040e 	sub.w	r4, r4, lr
 8001058:	fa1f fe83 	uxth.w	lr, r3
 800105c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001060:	fb09 4413 	mls	r4, r9, r3, r4
 8001064:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001068:	fb03 fc0c 	mul.w	ip, r3, ip
 800106c:	45a4      	cmp	ip, r4
 800106e:	d908      	bls.n	8001082 <__udivmoddi4+0x1ce>
 8001070:	193c      	adds	r4, r7, r4
 8001072:	f103 3eff 	add.w	lr, r3, #4294967295
 8001076:	f080 8082 	bcs.w	800117e <__udivmoddi4+0x2ca>
 800107a:	45a4      	cmp	ip, r4
 800107c:	d97f      	bls.n	800117e <__udivmoddi4+0x2ca>
 800107e:	3b02      	subs	r3, #2
 8001080:	443c      	add	r4, r7
 8001082:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001086:	eba4 040c 	sub.w	r4, r4, ip
 800108a:	fba0 ec02 	umull	lr, ip, r0, r2
 800108e:	4564      	cmp	r4, ip
 8001090:	4673      	mov	r3, lr
 8001092:	46e1      	mov	r9, ip
 8001094:	d362      	bcc.n	800115c <__udivmoddi4+0x2a8>
 8001096:	d05f      	beq.n	8001158 <__udivmoddi4+0x2a4>
 8001098:	b15d      	cbz	r5, 80010b2 <__udivmoddi4+0x1fe>
 800109a:	ebb8 0203 	subs.w	r2, r8, r3
 800109e:	eb64 0409 	sbc.w	r4, r4, r9
 80010a2:	fa04 f606 	lsl.w	r6, r4, r6
 80010a6:	fa22 f301 	lsr.w	r3, r2, r1
 80010aa:	431e      	orrs	r6, r3
 80010ac:	40cc      	lsrs	r4, r1
 80010ae:	e9c5 6400 	strd	r6, r4, [r5]
 80010b2:	2100      	movs	r1, #0
 80010b4:	e74f      	b.n	8000f56 <__udivmoddi4+0xa2>
 80010b6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010ba:	0c01      	lsrs	r1, r0, #16
 80010bc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010c0:	b280      	uxth	r0, r0
 80010c2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010c6:	463b      	mov	r3, r7
 80010c8:	4638      	mov	r0, r7
 80010ca:	463c      	mov	r4, r7
 80010cc:	46b8      	mov	r8, r7
 80010ce:	46be      	mov	lr, r7
 80010d0:	2620      	movs	r6, #32
 80010d2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010d6:	eba2 0208 	sub.w	r2, r2, r8
 80010da:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010de:	e766      	b.n	8000fae <__udivmoddi4+0xfa>
 80010e0:	4601      	mov	r1, r0
 80010e2:	e718      	b.n	8000f16 <__udivmoddi4+0x62>
 80010e4:	4610      	mov	r0, r2
 80010e6:	e72c      	b.n	8000f42 <__udivmoddi4+0x8e>
 80010e8:	f1c6 0220 	rsb	r2, r6, #32
 80010ec:	fa2e f302 	lsr.w	r3, lr, r2
 80010f0:	40b7      	lsls	r7, r6
 80010f2:	40b1      	lsls	r1, r6
 80010f4:	fa20 f202 	lsr.w	r2, r0, r2
 80010f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010fc:	430a      	orrs	r2, r1
 80010fe:	fbb3 f8fe 	udiv	r8, r3, lr
 8001102:	b2bc      	uxth	r4, r7
 8001104:	fb0e 3318 	mls	r3, lr, r8, r3
 8001108:	0c11      	lsrs	r1, r2, #16
 800110a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800110e:	fb08 f904 	mul.w	r9, r8, r4
 8001112:	40b0      	lsls	r0, r6
 8001114:	4589      	cmp	r9, r1
 8001116:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800111a:	b280      	uxth	r0, r0
 800111c:	d93e      	bls.n	800119c <__udivmoddi4+0x2e8>
 800111e:	1879      	adds	r1, r7, r1
 8001120:	f108 3cff 	add.w	ip, r8, #4294967295
 8001124:	d201      	bcs.n	800112a <__udivmoddi4+0x276>
 8001126:	4589      	cmp	r9, r1
 8001128:	d81f      	bhi.n	800116a <__udivmoddi4+0x2b6>
 800112a:	eba1 0109 	sub.w	r1, r1, r9
 800112e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001132:	fb09 f804 	mul.w	r8, r9, r4
 8001136:	fb0e 1119 	mls	r1, lr, r9, r1
 800113a:	b292      	uxth	r2, r2
 800113c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001140:	4542      	cmp	r2, r8
 8001142:	d229      	bcs.n	8001198 <__udivmoddi4+0x2e4>
 8001144:	18ba      	adds	r2, r7, r2
 8001146:	f109 31ff 	add.w	r1, r9, #4294967295
 800114a:	d2c4      	bcs.n	80010d6 <__udivmoddi4+0x222>
 800114c:	4542      	cmp	r2, r8
 800114e:	d2c2      	bcs.n	80010d6 <__udivmoddi4+0x222>
 8001150:	f1a9 0102 	sub.w	r1, r9, #2
 8001154:	443a      	add	r2, r7
 8001156:	e7be      	b.n	80010d6 <__udivmoddi4+0x222>
 8001158:	45f0      	cmp	r8, lr
 800115a:	d29d      	bcs.n	8001098 <__udivmoddi4+0x1e4>
 800115c:	ebbe 0302 	subs.w	r3, lr, r2
 8001160:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001164:	3801      	subs	r0, #1
 8001166:	46e1      	mov	r9, ip
 8001168:	e796      	b.n	8001098 <__udivmoddi4+0x1e4>
 800116a:	eba7 0909 	sub.w	r9, r7, r9
 800116e:	4449      	add	r1, r9
 8001170:	f1a8 0c02 	sub.w	ip, r8, #2
 8001174:	fbb1 f9fe 	udiv	r9, r1, lr
 8001178:	fb09 f804 	mul.w	r8, r9, r4
 800117c:	e7db      	b.n	8001136 <__udivmoddi4+0x282>
 800117e:	4673      	mov	r3, lr
 8001180:	e77f      	b.n	8001082 <__udivmoddi4+0x1ce>
 8001182:	4650      	mov	r0, sl
 8001184:	e766      	b.n	8001054 <__udivmoddi4+0x1a0>
 8001186:	4608      	mov	r0, r1
 8001188:	e6fd      	b.n	8000f86 <__udivmoddi4+0xd2>
 800118a:	443b      	add	r3, r7
 800118c:	3a02      	subs	r2, #2
 800118e:	e733      	b.n	8000ff8 <__udivmoddi4+0x144>
 8001190:	f1ac 0c02 	sub.w	ip, ip, #2
 8001194:	443b      	add	r3, r7
 8001196:	e71c      	b.n	8000fd2 <__udivmoddi4+0x11e>
 8001198:	4649      	mov	r1, r9
 800119a:	e79c      	b.n	80010d6 <__udivmoddi4+0x222>
 800119c:	eba1 0109 	sub.w	r1, r1, r9
 80011a0:	46c4      	mov	ip, r8
 80011a2:	fbb1 f9fe 	udiv	r9, r1, lr
 80011a6:	fb09 f804 	mul.w	r8, r9, r4
 80011aa:	e7c4      	b.n	8001136 <__udivmoddi4+0x282>

080011ac <__aeabi_idiv0>:
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop

080011b0 <BME_ReadReg>:

static int32_t t_fine;  // used by compensation formulas

// Helpers
static HAL_StatusTypeDef BME_ReadReg(uint8_t reg, uint8_t *data, uint16_t size)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af04      	add	r7, sp, #16
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	71fb      	strb	r3, [r7, #7]
 80011bc:	4613      	mov	r3, r2
 80011be:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(bme_i2c, BME280_ADDR, reg, 1, data, size, 100);
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <BME_ReadReg+0x38>)
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	2364      	movs	r3, #100	@ 0x64
 80011ca:	9302      	str	r3, [sp, #8]
 80011cc:	88bb      	ldrh	r3, [r7, #4]
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2301      	movs	r3, #1
 80011d6:	21ec      	movs	r1, #236	@ 0xec
 80011d8:	f001 ff8c 	bl	80030f4 <HAL_I2C_Mem_Read>
 80011dc:	4603      	mov	r3, r0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200001f0 	.word	0x200001f0

080011ec <BME_WriteReg>:

static HAL_StatusTypeDef BME_WriteReg(uint8_t reg, uint8_t value)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af04      	add	r7, sp, #16
 80011f2:	4603      	mov	r3, r0
 80011f4:	460a      	mov	r2, r1
 80011f6:	71fb      	strb	r3, [r7, #7]
 80011f8:	4613      	mov	r3, r2
 80011fa:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(bme_i2c, BME280_ADDR, reg, 1, &value, 1, 100);
 80011fc:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <BME_WriteReg+0x38>)
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b29a      	uxth	r2, r3
 8001204:	2364      	movs	r3, #100	@ 0x64
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	2301      	movs	r3, #1
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	1dbb      	adds	r3, r7, #6
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	21ec      	movs	r1, #236	@ 0xec
 8001214:	f001 fe5a 	bl	8002ecc <HAL_I2C_Mem_Write>
 8001218:	4603      	mov	r3, r0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200001f0 	.word	0x200001f0

08001228 <BME_ReadCalibrationData>:



static void BME_ReadCalibrationData(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0
    uint8_t buf[32];

    // temp + pressure calib (0x88 -> 0xA1)
    BME_ReadReg(0x88, buf, 26);
 800122e:	463b      	mov	r3, r7
 8001230:	221a      	movs	r2, #26
 8001232:	4619      	mov	r1, r3
 8001234:	2088      	movs	r0, #136	@ 0x88
 8001236:	f7ff ffbb 	bl	80011b0 <BME_ReadReg>

    bme_calib.dig_T1 = (buf[1] << 8) | buf[0];
 800123a:	787b      	ldrb	r3, [r7, #1]
 800123c:	b21b      	sxth	r3, r3
 800123e:	021b      	lsls	r3, r3, #8
 8001240:	b21a      	sxth	r2, r3
 8001242:	783b      	ldrb	r3, [r7, #0]
 8001244:	b21b      	sxth	r3, r3
 8001246:	4313      	orrs	r3, r2
 8001248:	b21b      	sxth	r3, r3
 800124a:	b29a      	uxth	r2, r3
 800124c:	4b54      	ldr	r3, [pc, #336]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 800124e:	801a      	strh	r2, [r3, #0]
    bme_calib.dig_T2 = (buf[3] << 8) | buf[2];
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	b21b      	sxth	r3, r3
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b21a      	sxth	r2, r3
 8001258:	78bb      	ldrb	r3, [r7, #2]
 800125a:	b21b      	sxth	r3, r3
 800125c:	4313      	orrs	r3, r2
 800125e:	b21a      	sxth	r2, r3
 8001260:	4b4f      	ldr	r3, [pc, #316]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001262:	805a      	strh	r2, [r3, #2]
    bme_calib.dig_T3 = (buf[5] << 8) | buf[4];
 8001264:	797b      	ldrb	r3, [r7, #5]
 8001266:	b21b      	sxth	r3, r3
 8001268:	021b      	lsls	r3, r3, #8
 800126a:	b21a      	sxth	r2, r3
 800126c:	793b      	ldrb	r3, [r7, #4]
 800126e:	b21b      	sxth	r3, r3
 8001270:	4313      	orrs	r3, r2
 8001272:	b21a      	sxth	r2, r3
 8001274:	4b4a      	ldr	r3, [pc, #296]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001276:	809a      	strh	r2, [r3, #4]

    bme_calib.dig_P1 = (buf[7]  << 8) | buf[6];
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	b21b      	sxth	r3, r3
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	b21b      	sxth	r3, r3
 8001288:	b29a      	uxth	r2, r3
 800128a:	4b45      	ldr	r3, [pc, #276]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 800128c:	80da      	strh	r2, [r3, #6]
    bme_calib.dig_P2 = (buf[9]  << 8) | buf[8];
 800128e:	7a7b      	ldrb	r3, [r7, #9]
 8001290:	b21b      	sxth	r3, r3
 8001292:	021b      	lsls	r3, r3, #8
 8001294:	b21a      	sxth	r2, r3
 8001296:	7a3b      	ldrb	r3, [r7, #8]
 8001298:	b21b      	sxth	r3, r3
 800129a:	4313      	orrs	r3, r2
 800129c:	b21a      	sxth	r2, r3
 800129e:	4b40      	ldr	r3, [pc, #256]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 80012a0:	811a      	strh	r2, [r3, #8]
    bme_calib.dig_P3 = (buf[11] << 8) | buf[10];
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	7abb      	ldrb	r3, [r7, #10]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b3b      	ldr	r3, [pc, #236]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 80012b4:	815a      	strh	r2, [r3, #10]
    bme_calib.dig_P4 = (buf[13] << 8) | buf[12];
 80012b6:	7b7b      	ldrb	r3, [r7, #13]
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	021b      	lsls	r3, r3, #8
 80012bc:	b21a      	sxth	r2, r3
 80012be:	7b3b      	ldrb	r3, [r7, #12]
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	4b36      	ldr	r3, [pc, #216]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 80012c8:	819a      	strh	r2, [r3, #12]
    bme_calib.dig_P5 = (buf[15] << 8) | buf[14];
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	b21a      	sxth	r2, r3
 80012da:	4b31      	ldr	r3, [pc, #196]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 80012dc:	81da      	strh	r2, [r3, #14]
    bme_calib.dig_P6 = (buf[17] << 8) | buf[16];
 80012de:	7c7b      	ldrb	r3, [r7, #17]
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	7c3b      	ldrb	r3, [r7, #16]
 80012e8:	b21b      	sxth	r3, r3
 80012ea:	4313      	orrs	r3, r2
 80012ec:	b21a      	sxth	r2, r3
 80012ee:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 80012f0:	821a      	strh	r2, [r3, #16]
    bme_calib.dig_P7 = (buf[19] << 8) | buf[18];
 80012f2:	7cfb      	ldrb	r3, [r7, #19]
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	7cbb      	ldrb	r3, [r7, #18]
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	4313      	orrs	r3, r2
 8001300:	b21a      	sxth	r2, r3
 8001302:	4b27      	ldr	r3, [pc, #156]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001304:	825a      	strh	r2, [r3, #18]
    bme_calib.dig_P8 = (buf[21] << 8) | buf[20];
 8001306:	7d7b      	ldrb	r3, [r7, #21]
 8001308:	b21b      	sxth	r3, r3
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21a      	sxth	r2, r3
 800130e:	7d3b      	ldrb	r3, [r7, #20]
 8001310:	b21b      	sxth	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b21a      	sxth	r2, r3
 8001316:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001318:	829a      	strh	r2, [r3, #20]
    bme_calib.dig_P9 = (buf[23] << 8) | buf[22];
 800131a:	7dfb      	ldrb	r3, [r7, #23]
 800131c:	b21b      	sxth	r3, r3
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	b21a      	sxth	r2, r3
 8001322:	7dbb      	ldrb	r3, [r7, #22]
 8001324:	b21b      	sxth	r3, r3
 8001326:	4313      	orrs	r3, r2
 8001328:	b21a      	sxth	r2, r3
 800132a:	4b1d      	ldr	r3, [pc, #116]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 800132c:	82da      	strh	r2, [r3, #22]
    bme_calib.dig_H1 = buf[25];
 800132e:	7e7a      	ldrb	r2, [r7, #25]
 8001330:	4b1b      	ldr	r3, [pc, #108]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001332:	761a      	strb	r2, [r3, #24]

    // humidity calib (0xE1 -> 0xE7)
    BME_ReadReg(0xE1, buf, 7);
 8001334:	463b      	mov	r3, r7
 8001336:	2207      	movs	r2, #7
 8001338:	4619      	mov	r1, r3
 800133a:	20e1      	movs	r0, #225	@ 0xe1
 800133c:	f7ff ff38 	bl	80011b0 <BME_ReadReg>

    bme_calib.dig_H2 = (buf[1] << 8) | buf[0];
 8001340:	787b      	ldrb	r3, [r7, #1]
 8001342:	b21b      	sxth	r3, r3
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	b21a      	sxth	r2, r3
 8001348:	783b      	ldrb	r3, [r7, #0]
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21a      	sxth	r2, r3
 8001350:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001352:	835a      	strh	r2, [r3, #26]
    bme_calib.dig_H3 = buf[2];
 8001354:	78ba      	ldrb	r2, [r7, #2]
 8001356:	4b12      	ldr	r3, [pc, #72]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001358:	771a      	strb	r2, [r3, #28]

    bme_calib.dig_H4 = (buf[3] << 4) | (buf[4] & 0x0F);
 800135a:	78fb      	ldrb	r3, [r7, #3]
 800135c:	b21b      	sxth	r3, r3
 800135e:	011b      	lsls	r3, r3, #4
 8001360:	b21a      	sxth	r2, r3
 8001362:	793b      	ldrb	r3, [r7, #4]
 8001364:	b21b      	sxth	r3, r3
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21a      	sxth	r2, r3
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001372:	83da      	strh	r2, [r3, #30]
    bme_calib.dig_H5 = (buf[5] << 4) | (buf[4] >> 4);
 8001374:	797b      	ldrb	r3, [r7, #5]
 8001376:	b21b      	sxth	r3, r3
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	b21a      	sxth	r2, r3
 800137c:	793b      	ldrb	r3, [r7, #4]
 800137e:	091b      	lsrs	r3, r3, #4
 8001380:	b2db      	uxtb	r3, r3
 8001382:	b21b      	sxth	r3, r3
 8001384:	4313      	orrs	r3, r2
 8001386:	b21a      	sxth	r2, r3
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 800138a:	841a      	strh	r2, [r3, #32]

    bme_calib.dig_H6 = buf[6];
 800138c:	79bb      	ldrb	r3, [r7, #6]
 800138e:	b25a      	sxtb	r2, r3
 8001390:	4b03      	ldr	r3, [pc, #12]	@ (80013a0 <BME_ReadCalibrationData+0x178>)
 8001392:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8001396:	bf00      	nop
 8001398:	3720      	adds	r7, #32
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200001f4 	.word	0x200001f4

080013a4 <BME280_Init>:



HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
    bme_i2c = hi2c;
 80013ac:	4a14      	ldr	r2, [pc, #80]	@ (8001400 <BME280_Init+0x5c>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]

    uint8_t id;
    if (BME_ReadReg(0xD0, &id, 1) != HAL_OK)
 80013b2:	f107 030f 	add.w	r3, r7, #15
 80013b6:	2201      	movs	r2, #1
 80013b8:	4619      	mov	r1, r3
 80013ba:	20d0      	movs	r0, #208	@ 0xd0
 80013bc:	f7ff fef8 	bl	80011b0 <BME_ReadReg>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <BME280_Init+0x26>
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e016      	b.n	80013f8 <BME280_Init+0x54>

    if (id != 0x60) // check chip ID
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b60      	cmp	r3, #96	@ 0x60
 80013ce:	d001      	beq.n	80013d4 <BME280_Init+0x30>
        return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e011      	b.n	80013f8 <BME280_Init+0x54>

    // reset
    BME_WriteReg(0xE0, 0xB6);
 80013d4:	21b6      	movs	r1, #182	@ 0xb6
 80013d6:	20e0      	movs	r0, #224	@ 0xe0
 80013d8:	f7ff ff08 	bl	80011ec <BME_WriteReg>
    HAL_Delay(10);
 80013dc:	200a      	movs	r0, #10
 80013de:	f001 f949 	bl	8002674 <HAL_Delay>

    BME_ReadCalibrationData();
 80013e2:	f7ff ff21 	bl	8001228 <BME_ReadCalibrationData>

    // humidity oversampling 1
    BME_WriteReg(0xF2, 0x01);
 80013e6:	2101      	movs	r1, #1
 80013e8:	20f2      	movs	r0, #242	@ 0xf2
 80013ea:	f7ff feff 	bl	80011ec <BME_WriteReg>

    // temp + pressure oversampling 1, forced mode
    BME_WriteReg(0xF4, 0x27);
 80013ee:	2127      	movs	r1, #39	@ 0x27
 80013f0:	20f4      	movs	r0, #244	@ 0xf4
 80013f2:	f7ff fefb 	bl	80011ec <BME_WriteReg>

    return HAL_OK;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3710      	adds	r7, #16
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200001f0 	.word	0x200001f0

08001404 <BME280_ReadAll>:

HAL_StatusTypeDef BME280_ReadAll(void)
{
 8001404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001408:	b0ce      	sub	sp, #312	@ 0x138
 800140a:	af00      	add	r7, sp, #0
    uint8_t data[8];

    // ALL measurement registers: 0xF7  0xFE (8 bytes)
    if (BME_ReadReg(0xF7, data, 8) != HAL_OK)
 800140c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001410:	2208      	movs	r2, #8
 8001412:	4619      	mov	r1, r3
 8001414:	20f7      	movs	r0, #247	@ 0xf7
 8001416:	f7ff fecb 	bl	80011b0 <BME_ReadReg>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <BME280_ReadAll+0x20>
        return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e37f      	b.n	8001b24 <BME280_ReadAll+0x720>

    // Raw readings
    bme_data.adc_P = (int32_t)(data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8001424:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001428:	031a      	lsls	r2, r3, #12
 800142a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800142e:	011b      	lsls	r3, r3, #4
 8001430:	431a      	orrs	r2, r3
 8001432:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001436:	091b      	lsrs	r3, r3, #4
 8001438:	b2db      	uxtb	r3, r3
 800143a:	431a      	orrs	r2, r3
 800143c:	4bd4      	ldr	r3, [pc, #848]	@ (8001790 <BME280_ReadAll+0x38c>)
 800143e:	611a      	str	r2, [r3, #16]
    bme_data.adc_T = (int32_t)(data[3] << 12) | (data[4] << 4) | (data[5] >> 4);
 8001440:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001444:	031a      	lsls	r2, r3, #12
 8001446:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	431a      	orrs	r2, r3
 800144e:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8001452:	091b      	lsrs	r3, r3, #4
 8001454:	b2db      	uxtb	r3, r3
 8001456:	431a      	orrs	r2, r3
 8001458:	4bcd      	ldr	r3, [pc, #820]	@ (8001790 <BME280_ReadAll+0x38c>)
 800145a:	60da      	str	r2, [r3, #12]
    bme_data.adc_H = (int32_t)(data[6] << 8)  | data[7];
 800145c:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8001460:	021a      	lsls	r2, r3, #8
 8001462:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001466:	431a      	orrs	r2, r3
 8001468:	4bc9      	ldr	r3, [pc, #804]	@ (8001790 <BME280_ReadAll+0x38c>)
 800146a:	615a      	str	r2, [r3, #20]


    // ---- Temperature compensation ----
    int32_t var1 = ((((bme_data.adc_T >> 3) - ((int32_t)bme_calib.dig_T1 << 1))) *
 800146c:	4bc8      	ldr	r3, [pc, #800]	@ (8001790 <BME280_ReadAll+0x38c>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	10da      	asrs	r2, r3, #3
 8001472:	4bc8      	ldr	r3, [pc, #800]	@ (8001794 <BME280_ReadAll+0x390>)
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	1ad2      	subs	r2, r2, r3
                    (int32_t)bme_calib.dig_T2) >> 11;
 800147a:	4bc6      	ldr	r3, [pc, #792]	@ (8001794 <BME280_ReadAll+0x390>)
 800147c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    int32_t var1 = ((((bme_data.adc_T >> 3) - ((int32_t)bme_calib.dig_T1 << 1))) *
 8001480:	fb02 f303 	mul.w	r3, r2, r3
 8001484:	12db      	asrs	r3, r3, #11
 8001486:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    int32_t var2 = (((((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1) *
 800148a:	4bc1      	ldr	r3, [pc, #772]	@ (8001790 <BME280_ReadAll+0x38c>)
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	111a      	asrs	r2, r3, #4
 8001490:	4bc0      	ldr	r3, [pc, #768]	@ (8001794 <BME280_ReadAll+0x390>)
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	1ad1      	subs	r1, r2, r3
                      ((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1)) >> 12) *
 8001496:	4bbe      	ldr	r3, [pc, #760]	@ (8001790 <BME280_ReadAll+0x38c>)
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	111a      	asrs	r2, r3, #4
 800149c:	4bbd      	ldr	r3, [pc, #756]	@ (8001794 <BME280_ReadAll+0x390>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	1ad3      	subs	r3, r2, r3
    int32_t var2 = (((((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1) *
 80014a2:	fb01 f303 	mul.w	r3, r1, r3
                      ((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1)) >> 12) *
 80014a6:	131a      	asrs	r2, r3, #12
                    (int32_t)bme_calib.dig_T3) >> 14;
 80014a8:	4bba      	ldr	r3, [pc, #744]	@ (8001794 <BME280_ReadAll+0x390>)
 80014aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
                      ((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1)) >> 12) *
 80014ae:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((bme_data.adc_T >> 4) - (int32_t)bme_calib.dig_T1) *
 80014b2:	139b      	asrs	r3, r3, #14
 80014b4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    t_fine = var1 + var2;
 80014b8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80014bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80014c0:	441a      	add	r2, r3
 80014c2:	4bb5      	ldr	r3, [pc, #724]	@ (8001798 <BME280_ReadAll+0x394>)
 80014c4:	601a      	str	r2, [r3, #0]
    bme_data.temperature = (float)((t_fine * 5 + 128) >> 8) / 100.0f;
 80014c6:	4bb4      	ldr	r3, [pc, #720]	@ (8001798 <BME280_ReadAll+0x394>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	3380      	adds	r3, #128	@ 0x80
 80014d2:	121b      	asrs	r3, r3, #8
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014dc:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 800179c <BME280_ReadAll+0x398>
 80014e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e4:	4baa      	ldr	r3, [pc, #680]	@ (8001790 <BME280_ReadAll+0x38c>)
 80014e6:	edc3 7a00 	vstr	s15, [r3]


    // ---- Pressure compensation ----
    int64_t p;
    int64_t var1p = ((int64_t)t_fine) - 128000;
 80014ea:	4bab      	ldr	r3, [pc, #684]	@ (8001798 <BME280_ReadAll+0x394>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	17da      	asrs	r2, r3, #31
 80014f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80014f4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80014f8:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80014fc:	460b      	mov	r3, r1
 80014fe:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8001502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001504:	4613      	mov	r3, r2
 8001506:	f143 33ff 	adc.w	r3, r3, #4294967295
 800150a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800150c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001510:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    int64_t var2p = var1p * var1p * (int64_t)bme_calib.dig_P6;
 8001514:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001518:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800151c:	fb03 f102 	mul.w	r1, r3, r2
 8001520:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001524:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001528:	fb02 f303 	mul.w	r3, r2, r3
 800152c:	18ca      	adds	r2, r1, r3
 800152e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001532:	fba3 4503 	umull	r4, r5, r3, r3
 8001536:	1953      	adds	r3, r2, r5
 8001538:	461d      	mov	r5, r3
 800153a:	4b96      	ldr	r3, [pc, #600]	@ (8001794 <BME280_ReadAll+0x390>)
 800153c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001540:	b21b      	sxth	r3, r3
 8001542:	17da      	asrs	r2, r3, #31
 8001544:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001548:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800154c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001550:	4603      	mov	r3, r0
 8001552:	fb03 f205 	mul.w	r2, r3, r5
 8001556:	460b      	mov	r3, r1
 8001558:	fb04 f303 	mul.w	r3, r4, r3
 800155c:	4413      	add	r3, r2
 800155e:	4602      	mov	r2, r0
 8001560:	fba4 1202 	umull	r1, r2, r4, r2
 8001564:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001568:	460a      	mov	r2, r1
 800156a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800156e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001572:	4413      	add	r3, r2
 8001574:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001578:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800157c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001580:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2p = var2p + ((var1p * (int64_t)bme_calib.dig_P5) << 17);
 8001584:	4b83      	ldr	r3, [pc, #524]	@ (8001794 <BME280_ReadAll+0x390>)
 8001586:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800158a:	b21b      	sxth	r3, r3
 800158c:	17da      	asrs	r2, r3, #31
 800158e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001592:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001596:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800159a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800159e:	462a      	mov	r2, r5
 80015a0:	fb02 f203 	mul.w	r2, r2, r3
 80015a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80015a8:	4621      	mov	r1, r4
 80015aa:	fb01 f303 	mul.w	r3, r1, r3
 80015ae:	441a      	add	r2, r3
 80015b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015b4:	4621      	mov	r1, r4
 80015b6:	fba3 ab01 	umull	sl, fp, r3, r1
 80015ba:	eb02 030b 	add.w	r3, r2, fp
 80015be:	469b      	mov	fp, r3
 80015c0:	f04f 0000 	mov.w	r0, #0
 80015c4:	f04f 0100 	mov.w	r1, #0
 80015c8:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80015cc:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80015d0:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80015d4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015d8:	1814      	adds	r4, r2, r0
 80015da:	643c      	str	r4, [r7, #64]	@ 0x40
 80015dc:	414b      	adcs	r3, r1
 80015de:	647b      	str	r3, [r7, #68]	@ 0x44
 80015e0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80015e4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2p = var2p + (((int64_t)bme_calib.dig_P4) << 35);
 80015e8:	4b6a      	ldr	r3, [pc, #424]	@ (8001794 <BME280_ReadAll+0x390>)
 80015ea:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	17da      	asrs	r2, r3, #31
 80015f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80015f6:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80015fa:	f04f 0000 	mov.w	r0, #0
 80015fe:	f04f 0100 	mov.w	r1, #0
 8001602:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001606:	00d9      	lsls	r1, r3, #3
 8001608:	2000      	movs	r0, #0
 800160a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800160e:	1814      	adds	r4, r2, r0
 8001610:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001612:	414b      	adcs	r3, r1
 8001614:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001616:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800161a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1p = ((var1p * var1p * (int64_t)bme_calib.dig_P3) >> 8) +
 800161e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001622:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001626:	fb03 f102 	mul.w	r1, r3, r2
 800162a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800162e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001632:	fb02 f303 	mul.w	r3, r2, r3
 8001636:	18ca      	adds	r2, r1, r3
 8001638:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800163c:	fba3 8903 	umull	r8, r9, r3, r3
 8001640:	eb02 0309 	add.w	r3, r2, r9
 8001644:	4699      	mov	r9, r3
 8001646:	4b53      	ldr	r3, [pc, #332]	@ (8001794 <BME280_ReadAll+0x390>)
 8001648:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800164c:	b21b      	sxth	r3, r3
 800164e:	17da      	asrs	r2, r3, #31
 8001650:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001654:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001658:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800165c:	4603      	mov	r3, r0
 800165e:	fb03 f209 	mul.w	r2, r3, r9
 8001662:	460b      	mov	r3, r1
 8001664:	fb08 f303 	mul.w	r3, r8, r3
 8001668:	4413      	add	r3, r2
 800166a:	4602      	mov	r2, r0
 800166c:	fba8 1202 	umull	r1, r2, r8, r2
 8001670:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001674:	460a      	mov	r2, r1
 8001676:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800167a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800167e:	4413      	add	r3, r2
 8001680:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001684:	f04f 0000 	mov.w	r0, #0
 8001688:	f04f 0100 	mov.w	r1, #0
 800168c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001690:	4623      	mov	r3, r4
 8001692:	0a18      	lsrs	r0, r3, #8
 8001694:	462b      	mov	r3, r5
 8001696:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800169a:	462b      	mov	r3, r5
 800169c:	1219      	asrs	r1, r3, #8
            ((var1p * (int64_t)bme_calib.dig_P2) << 12);
 800169e:	4b3d      	ldr	r3, [pc, #244]	@ (8001794 <BME280_ReadAll+0x390>)
 80016a0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	17da      	asrs	r2, r3, #31
 80016a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80016ac:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80016b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80016b8:	464a      	mov	r2, r9
 80016ba:	fb02 f203 	mul.w	r2, r2, r3
 80016be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80016c2:	4644      	mov	r4, r8
 80016c4:	fb04 f303 	mul.w	r3, r4, r3
 80016c8:	441a      	add	r2, r3
 80016ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016ce:	4644      	mov	r4, r8
 80016d0:	fba3 4304 	umull	r4, r3, r3, r4
 80016d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016d8:	4623      	mov	r3, r4
 80016da:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80016de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80016e2:	18d3      	adds	r3, r2, r3
 80016e4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	f04f 0300 	mov.w	r3, #0
 80016f0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 80016f4:	464c      	mov	r4, r9
 80016f6:	0323      	lsls	r3, r4, #12
 80016f8:	4644      	mov	r4, r8
 80016fa:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016fe:	4644      	mov	r4, r8
 8001700:	0322      	lsls	r2, r4, #12
    var1p = ((var1p * var1p * (int64_t)bme_calib.dig_P3) >> 8) +
 8001702:	1884      	adds	r4, r0, r2
 8001704:	633c      	str	r4, [r7, #48]	@ 0x30
 8001706:	eb41 0303 	adc.w	r3, r1, r3
 800170a:	637b      	str	r3, [r7, #52]	@ 0x34
 800170c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001710:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    var1p = (((((int64_t)1) << 47) + var1p)) * ((int64_t)bme_calib.dig_P1) >> 33;
 8001714:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001718:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800171c:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001720:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001724:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <BME280_ReadAll+0x390>)
 8001726:	88db      	ldrh	r3, [r3, #6]
 8001728:	b29b      	uxth	r3, r3
 800172a:	2200      	movs	r2, #0
 800172c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001730:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001734:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001738:	462b      	mov	r3, r5
 800173a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800173e:	4642      	mov	r2, r8
 8001740:	fb02 f203 	mul.w	r2, r2, r3
 8001744:	464b      	mov	r3, r9
 8001746:	4621      	mov	r1, r4
 8001748:	fb01 f303 	mul.w	r3, r1, r3
 800174c:	4413      	add	r3, r2
 800174e:	4622      	mov	r2, r4
 8001750:	4641      	mov	r1, r8
 8001752:	fba2 1201 	umull	r1, r2, r2, r1
 8001756:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800175a:	460a      	mov	r2, r1
 800175c:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001760:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001764:	4413      	add	r3, r2
 8001766:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001776:	4629      	mov	r1, r5
 8001778:	104a      	asrs	r2, r1, #1
 800177a:	4629      	mov	r1, r5
 800177c:	17cb      	asrs	r3, r1, #31
 800177e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1p == 0) return HAL_ERROR; // avoid divide by zero
 8001782:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001786:	4313      	orrs	r3, r2
 8001788:	d10a      	bne.n	80017a0 <BME280_ReadAll+0x39c>
 800178a:	2301      	movs	r3, #1
 800178c:	e1ca      	b.n	8001b24 <BME280_ReadAll+0x720>
 800178e:	bf00      	nop
 8001790:	20000218 	.word	0x20000218
 8001794:	200001f4 	.word	0x200001f4
 8001798:	20000230 	.word	0x20000230
 800179c:	42c80000 	.word	0x42c80000

    p = 1048576 - bme_data.adc_P;
 80017a0:	4be3      	ldr	r3, [pc, #908]	@ (8001b30 <BME280_ReadAll+0x72c>)
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80017a8:	17da      	asrs	r2, r3, #31
 80017aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80017ae:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80017b2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2p) * 3125) / var1p;
 80017b6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017ba:	105b      	asrs	r3, r3, #1
 80017bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80017c0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017c4:	07db      	lsls	r3, r3, #31
 80017c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80017ca:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80017ce:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80017d2:	4621      	mov	r1, r4
 80017d4:	1a89      	subs	r1, r1, r2
 80017d6:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80017da:	4629      	mov	r1, r5
 80017dc:	eb61 0303 	sbc.w	r3, r1, r3
 80017e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80017e4:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80017e8:	4622      	mov	r2, r4
 80017ea:	462b      	mov	r3, r5
 80017ec:	1891      	adds	r1, r2, r2
 80017ee:	6239      	str	r1, [r7, #32]
 80017f0:	415b      	adcs	r3, r3
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017f4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017f8:	4621      	mov	r1, r4
 80017fa:	1851      	adds	r1, r2, r1
 80017fc:	61b9      	str	r1, [r7, #24]
 80017fe:	4629      	mov	r1, r5
 8001800:	414b      	adcs	r3, r1
 8001802:	61fb      	str	r3, [r7, #28]
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001810:	4649      	mov	r1, r9
 8001812:	018b      	lsls	r3, r1, #6
 8001814:	4641      	mov	r1, r8
 8001816:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800181a:	4641      	mov	r1, r8
 800181c:	018a      	lsls	r2, r1, #6
 800181e:	4641      	mov	r1, r8
 8001820:	1889      	adds	r1, r1, r2
 8001822:	6139      	str	r1, [r7, #16]
 8001824:	4649      	mov	r1, r9
 8001826:	eb43 0101 	adc.w	r1, r3, r1
 800182a:	6179      	str	r1, [r7, #20]
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001838:	4649      	mov	r1, r9
 800183a:	008b      	lsls	r3, r1, #2
 800183c:	4641      	mov	r1, r8
 800183e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001842:	4641      	mov	r1, r8
 8001844:	008a      	lsls	r2, r1, #2
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	4603      	mov	r3, r0
 800184c:	4622      	mov	r2, r4
 800184e:	189b      	adds	r3, r3, r2
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	460b      	mov	r3, r1
 8001854:	462a      	mov	r2, r5
 8001856:	eb42 0303 	adc.w	r3, r2, r3
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001868:	4649      	mov	r1, r9
 800186a:	008b      	lsls	r3, r1, #2
 800186c:	4641      	mov	r1, r8
 800186e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001872:	4641      	mov	r1, r8
 8001874:	008a      	lsls	r2, r1, #2
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	4603      	mov	r3, r0
 800187c:	4622      	mov	r2, r4
 800187e:	189b      	adds	r3, r3, r2
 8001880:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001882:	462b      	mov	r3, r5
 8001884:	460a      	mov	r2, r1
 8001886:	eb42 0303 	adc.w	r3, r2, r3
 800188a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800188c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001890:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001894:	f7ff faa6 	bl	8000de4 <__aeabi_ldivmod>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var1p = (((int64_t)bme_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80018a0:	4ba4      	ldr	r3, [pc, #656]	@ (8001b34 <BME280_ReadAll+0x730>)
 80018a2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	17da      	asrs	r2, r3, #31
 80018aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80018ac:	677a      	str	r2, [r7, #116]	@ 0x74
 80018ae:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018b2:	f04f 0000 	mov.w	r0, #0
 80018b6:	f04f 0100 	mov.w	r1, #0
 80018ba:	0b50      	lsrs	r0, r2, #13
 80018bc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018c0:	1359      	asrs	r1, r3, #13
 80018c2:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80018c6:	462b      	mov	r3, r5
 80018c8:	fb00 f203 	mul.w	r2, r0, r3
 80018cc:	4623      	mov	r3, r4
 80018ce:	fb03 f301 	mul.w	r3, r3, r1
 80018d2:	4413      	add	r3, r2
 80018d4:	4622      	mov	r2, r4
 80018d6:	fba2 1200 	umull	r1, r2, r2, r0
 80018da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80018de:	460a      	mov	r2, r1
 80018e0:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80018e4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80018e8:	4413      	add	r3, r2
 80018ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80018ee:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018f2:	f04f 0000 	mov.w	r0, #0
 80018f6:	f04f 0100 	mov.w	r1, #0
 80018fa:	0b50      	lsrs	r0, r2, #13
 80018fc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001900:	1359      	asrs	r1, r3, #13
 8001902:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001906:	462b      	mov	r3, r5
 8001908:	fb00 f203 	mul.w	r2, r0, r3
 800190c:	4623      	mov	r3, r4
 800190e:	fb03 f301 	mul.w	r3, r3, r1
 8001912:	4413      	add	r3, r2
 8001914:	4622      	mov	r2, r4
 8001916:	fba2 1200 	umull	r1, r2, r2, r0
 800191a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800191e:	460a      	mov	r2, r1
 8001920:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001924:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001928:	4413      	add	r3, r2
 800192a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800193a:	4621      	mov	r1, r4
 800193c:	0e4a      	lsrs	r2, r1, #25
 800193e:	4629      	mov	r1, r5
 8001940:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001944:	4629      	mov	r1, r5
 8001946:	164b      	asrs	r3, r1, #25
 8001948:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2p = (((int64_t)bme_calib.dig_P8) * p) >> 19;
 800194c:	4b79      	ldr	r3, [pc, #484]	@ (8001b34 <BME280_ReadAll+0x730>)
 800194e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001952:	b21b      	sxth	r3, r3
 8001954:	17da      	asrs	r2, r3, #31
 8001956:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001958:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800195a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800195e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001962:	462a      	mov	r2, r5
 8001964:	fb02 f203 	mul.w	r2, r2, r3
 8001968:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800196c:	4621      	mov	r1, r4
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4413      	add	r3, r2
 8001974:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001978:	4621      	mov	r1, r4
 800197a:	fba2 1201 	umull	r1, r2, r2, r1
 800197e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001982:	460a      	mov	r2, r1
 8001984:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001988:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800198c:	4413      	add	r3, r2
 800198e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800199e:	4621      	mov	r1, r4
 80019a0:	0cca      	lsrs	r2, r1, #19
 80019a2:	4629      	mov	r1, r5
 80019a4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80019a8:	4629      	mov	r1, r5
 80019aa:	14cb      	asrs	r3, r1, #19
 80019ac:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + var1p + var2p) >> 8) + (((int64_t)bme_calib.dig_P7) << 4);
 80019b0:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80019b4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80019b8:	1884      	adds	r4, r0, r2
 80019ba:	663c      	str	r4, [r7, #96]	@ 0x60
 80019bc:	eb41 0303 	adc.w	r3, r1, r3
 80019c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80019c2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80019c6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80019ca:	4621      	mov	r1, r4
 80019cc:	1889      	adds	r1, r1, r2
 80019ce:	65b9      	str	r1, [r7, #88]	@ 0x58
 80019d0:	4629      	mov	r1, r5
 80019d2:	eb43 0101 	adc.w	r1, r3, r1
 80019d6:	65f9      	str	r1, [r7, #92]	@ 0x5c
 80019d8:	f04f 0000 	mov.w	r0, #0
 80019dc:	f04f 0100 	mov.w	r1, #0
 80019e0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80019e4:	4623      	mov	r3, r4
 80019e6:	0a18      	lsrs	r0, r3, #8
 80019e8:	462b      	mov	r3, r5
 80019ea:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019ee:	462b      	mov	r3, r5
 80019f0:	1219      	asrs	r1, r3, #8
 80019f2:	4b50      	ldr	r3, [pc, #320]	@ (8001b34 <BME280_ReadAll+0x730>)
 80019f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80019f8:	b21b      	sxth	r3, r3
 80019fa:	17da      	asrs	r2, r3, #31
 80019fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80019fe:	657a      	str	r2, [r7, #84]	@ 0x54
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001a0c:	464c      	mov	r4, r9
 8001a0e:	0123      	lsls	r3, r4, #4
 8001a10:	4644      	mov	r4, r8
 8001a12:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a16:	4644      	mov	r4, r8
 8001a18:	0122      	lsls	r2, r4, #4
 8001a1a:	1884      	adds	r4, r0, r2
 8001a1c:	603c      	str	r4, [r7, #0]
 8001a1e:	eb41 0303 	adc.w	r3, r1, r3
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a28:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    bme_data.pressure = (float)p / 256.0f;
 8001a2c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001a30:	f7ff f99a 	bl	8000d68 <__aeabi_l2f>
 8001a34:	ee06 0a90 	vmov	s13, r0
 8001a38:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001b38 <BME280_ReadAll+0x734>
 8001a3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a40:	4b3b      	ldr	r3, [pc, #236]	@ (8001b30 <BME280_ReadAll+0x72c>)
 8001a42:	edc3 7a01 	vstr	s15, [r3, #4]


    // ---- Humidity compensation ----
    int32_t v_x = t_fine - 76800;
 8001a46:	4b3d      	ldr	r3, [pc, #244]	@ (8001b3c <BME280_ReadAll+0x738>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001a4e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    v_x = (((((bme_data.adc_H << 14) -
 8001a52:	4b37      	ldr	r3, [pc, #220]	@ (8001b30 <BME280_ReadAll+0x72c>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	039a      	lsls	r2, r3, #14
        ((int32_t)bme_calib.dig_H4 << 20) - ((int32_t)bme_calib.dig_H5 * v_x)) +
 8001a58:	4b36      	ldr	r3, [pc, #216]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001a5a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001a5e:	051b      	lsls	r3, r3, #20
    v_x = (((((bme_data.adc_H << 14) -
 8001a60:	1ad2      	subs	r2, r2, r3
        ((int32_t)bme_calib.dig_H4 << 20) - ((int32_t)bme_calib.dig_H5 * v_x)) +
 8001a62:	4b34      	ldr	r3, [pc, #208]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001a64:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001a6e:	fb01 f303 	mul.w	r3, r1, r3
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
        16384) >> 15) *
 8001a78:	13db      	asrs	r3, r3, #15
        (((((((v_x * (int32_t)bme_calib.dig_H6) >> 10) *
 8001a7a:	4a2e      	ldr	r2, [pc, #184]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001a7c:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001a80:	4611      	mov	r1, r2
 8001a82:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001a86:	fb01 f202 	mul.w	r2, r1, r2
 8001a8a:	1292      	asrs	r2, r2, #10
        (((v_x * (int32_t)bme_calib.dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001a8c:	4929      	ldr	r1, [pc, #164]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001a8e:	7f09      	ldrb	r1, [r1, #28]
 8001a90:	4608      	mov	r0, r1
 8001a92:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8001a96:	fb00 f101 	mul.w	r1, r0, r1
 8001a9a:	12c9      	asrs	r1, r1, #11
 8001a9c:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
        (((((((v_x * (int32_t)bme_calib.dig_H6) >> 10) *
 8001aa0:	fb01 f202 	mul.w	r2, r1, r2
        (((v_x * (int32_t)bme_calib.dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001aa4:	1292      	asrs	r2, r2, #10
 8001aa6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
        (int32_t)bme_calib.dig_H2 + 8192) >> 14));
 8001aaa:	4922      	ldr	r1, [pc, #136]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001aac:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
        (((v_x * (int32_t)bme_calib.dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001ab0:	fb01 f202 	mul.w	r2, r1, r2
        (int32_t)bme_calib.dig_H2 + 8192) >> 14));
 8001ab4:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001ab8:	1392      	asrs	r2, r2, #14
    v_x = (((((bme_data.adc_H << 14) -
 8001aba:	fb02 f303 	mul.w	r3, r2, r3
 8001abe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    v_x -= (((v_x >> 15) * (v_x >> 15)) >> 7) * (int32_t)bme_calib.dig_H1 >> 4;
 8001ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001ac6:	13db      	asrs	r3, r3, #15
 8001ac8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001acc:	13d2      	asrs	r2, r2, #15
 8001ace:	fb02 f303 	mul.w	r3, r2, r3
 8001ad2:	11db      	asrs	r3, r3, #7
 8001ad4:	4a17      	ldr	r2, [pc, #92]	@ (8001b34 <BME280_ReadAll+0x730>)
 8001ad6:	7e12      	ldrb	r2, [r2, #24]
 8001ad8:	fb02 f303 	mul.w	r3, r2, r3
 8001adc:	111b      	asrs	r3, r3, #4
 8001ade:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    v_x = (v_x < 0 ? 0 : v_x);
 8001ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001aec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001af0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    v_x = (v_x > 419430400 ? 419430400 : v_x);
 8001af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001af8:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001afc:	bfa8      	it	ge
 8001afe:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001b02:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    bme_data.humidity = (float)(v_x >> 12) / 1024.0f;
 8001b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001b0a:	131b      	asrs	r3, r3, #12
 8001b0c:	ee07 3a90 	vmov	s15, r3
 8001b10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b14:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001b40 <BME280_ReadAll+0x73c>
 8001b18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <BME280_ReadAll+0x72c>)
 8001b1e:	edc3 7a02 	vstr	s15, [r3, #8]

    return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b30:	20000218 	.word	0x20000218
 8001b34:	200001f4 	.word	0x200001f4
 8001b38:	43800000 	.word	0x43800000
 8001b3c:	20000230 	.word	0x20000230
 8001b40:	44800000 	.word	0x44800000

08001b44 <BME280_ReadTemperature>:



float BME280_ReadTemperature(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
	return bme_data.temperature;
 8001b48:	4b04      	ldr	r3, [pc, #16]	@ (8001b5c <BME280_ReadTemperature+0x18>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	ee07 3a90 	vmov	s15, r3
}
 8001b50:	eeb0 0a67 	vmov.f32	s0, s15
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	20000218 	.word	0x20000218

08001b60 <BME280_ReadPressure>:

float BME280_ReadPressure(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
	return bme_data.pressure;
 8001b64:	4b04      	ldr	r3, [pc, #16]	@ (8001b78 <BME280_ReadPressure+0x18>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	ee07 3a90 	vmov	s15, r3
}
 8001b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	20000218 	.word	0x20000218

08001b7c <BME280_ReadHumidity>:

float BME280_ReadHumidity(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
	return bme_data.humidity;
 8001b80:	4b04      	ldr	r3, [pc, #16]	@ (8001b94 <BME280_ReadHumidity+0x18>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	ee07 3a90 	vmov	s15, r3
}
 8001b88:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	20000218 	.word	0x20000218

08001b98 <Commands_Init>:
static UART_HandleTypeDef *cmd_huart;
static uint8_t cmd_buffer[64];
static uint8_t cmd_index = 0;

void Commands_Init(UART_HandleTypeDef *huart)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	cmd_huart = huart;
 8001ba0:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <Commands_Init+0x1c>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6013      	str	r3, [r2, #0]
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000234 	.word	0x20000234

08001bb8 <Commands_Execute>:

static void Commands_Execute(char *cmd)
{
 8001bb8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bbc:	b0b2      	sub	sp, #200	@ 0xc8
 8001bbe:	af06      	add	r7, sp, #24
 8001bc0:	6078      	str	r0, [r7, #4]
	if (strcmp(cmd, "getInfo") == 0)
 8001bc2:	497d      	ldr	r1, [pc, #500]	@ (8001db8 <Commands_Execute+0x200>)
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7fe fb03 	bl	80001d0 <strcmp>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d11b      	bne.n	8001c08 <Commands_Execute+0x50>
	{
		char msg[] = "STM32: System OK\r\n";
 8001bd0:	4b7a      	ldr	r3, [pc, #488]	@ (8001dbc <Commands_Execute+0x204>)
 8001bd2:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 8001bd6:	461d      	mov	r5, r3
 8001bd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bdc:	682b      	ldr	r3, [r5, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	8022      	strh	r2, [r4, #0]
 8001be2:	3402      	adds	r4, #2
 8001be4:	0c1b      	lsrs	r3, r3, #16
 8001be6:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001be8:	4b75      	ldr	r3, [pc, #468]	@ (8001dc0 <Commands_Execute+0x208>)
 8001bea:	681c      	ldr	r4, [r3, #0]
 8001bec:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fb4d 	bl	8000290 <strlen>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 8001bfe:	2364      	movs	r3, #100	@ 0x64
 8001c00:	4620      	mov	r0, r4
 8001c02:	f003 fa59 	bl	80050b8 <HAL_UART_Transmit>
	else
	{
		char msg[] = "Unknown command\r\n";
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
	}
}
 8001c06:	e0d2      	b.n	8001dae <Commands_Execute+0x1f6>
	else if (strcmp(cmd, "getTemp") == 0)
 8001c08:	496e      	ldr	r1, [pc, #440]	@ (8001dc4 <Commands_Execute+0x20c>)
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe fae0 	bl	80001d0 <strcmp>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d121      	bne.n	8001c5a <Commands_Execute+0xa2>
		float T = BME280_ReadTemperature();
 8001c16:	f7ff ff95 	bl	8001b44 <BME280_ReadTemperature>
 8001c1a:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98
		snprintf(msg, sizeof(msg), "Temp: %.2f C \r\n", T);
 8001c1e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8001c22:	f7fe fca1 	bl	8000568 <__aeabi_f2d>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	f107 000c 	add.w	r0, r7, #12
 8001c2e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c32:	4a65      	ldr	r2, [pc, #404]	@ (8001dc8 <Commands_Execute+0x210>)
 8001c34:	2120      	movs	r1, #32
 8001c36:	f005 faf3 	bl	8007220 <sniprintf>
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001c3a:	4b61      	ldr	r3, [pc, #388]	@ (8001dc0 <Commands_Execute+0x208>)
 8001c3c:	681c      	ldr	r4, [r3, #0]
 8001c3e:	f107 030c 	add.w	r3, r7, #12
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fb24 	bl	8000290 <strlen>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	f107 010c 	add.w	r1, r7, #12
 8001c50:	2364      	movs	r3, #100	@ 0x64
 8001c52:	4620      	mov	r0, r4
 8001c54:	f003 fa30 	bl	80050b8 <HAL_UART_Transmit>
}
 8001c58:	e0a9      	b.n	8001dae <Commands_Execute+0x1f6>
	else if (strcmp(cmd, "getPres") == 0)
 8001c5a:	495c      	ldr	r1, [pc, #368]	@ (8001dcc <Commands_Execute+0x214>)
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7fe fab7 	bl	80001d0 <strcmp>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d121      	bne.n	8001cac <Commands_Execute+0xf4>
		float P = BME280_ReadPressure();
 8001c68:	f7ff ff7a 	bl	8001b60 <BME280_ReadPressure>
 8001c6c:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c
		snprintf(msg, sizeof(msg), "Pressure: %.2f Pa \r\n", P);
 8001c70:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8001c74:	f7fe fc78 	bl	8000568 <__aeabi_f2d>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	f107 000c 	add.w	r0, r7, #12
 8001c80:	e9cd 2300 	strd	r2, r3, [sp]
 8001c84:	4a52      	ldr	r2, [pc, #328]	@ (8001dd0 <Commands_Execute+0x218>)
 8001c86:	2120      	movs	r1, #32
 8001c88:	f005 faca 	bl	8007220 <sniprintf>
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc0 <Commands_Execute+0x208>)
 8001c8e:	681c      	ldr	r4, [r3, #0]
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fafb 	bl	8000290 <strlen>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	f107 010c 	add.w	r1, r7, #12
 8001ca2:	2364      	movs	r3, #100	@ 0x64
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f003 fa07 	bl	80050b8 <HAL_UART_Transmit>
}
 8001caa:	e080      	b.n	8001dae <Commands_Execute+0x1f6>
	else if (strcmp(cmd, "getHumid") == 0)
 8001cac:	4949      	ldr	r1, [pc, #292]	@ (8001dd4 <Commands_Execute+0x21c>)
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7fe fa8e 	bl	80001d0 <strcmp>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d121      	bne.n	8001cfe <Commands_Execute+0x146>
		float H = BME280_ReadHumidity();
 8001cba:	f7ff ff5f 	bl	8001b7c <BME280_ReadHumidity>
 8001cbe:	ed87 0a28 	vstr	s0, [r7, #160]	@ 0xa0
		snprintf(msg, sizeof(msg), "Humidity: %.2f  %% \r\n", H);
 8001cc2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8001cc6:	f7fe fc4f 	bl	8000568 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	f107 000c 	add.w	r0, r7, #12
 8001cd2:	e9cd 2300 	strd	r2, r3, [sp]
 8001cd6:	4a40      	ldr	r2, [pc, #256]	@ (8001dd8 <Commands_Execute+0x220>)
 8001cd8:	2120      	movs	r1, #32
 8001cda:	f005 faa1 	bl	8007220 <sniprintf>
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001cde:	4b38      	ldr	r3, [pc, #224]	@ (8001dc0 <Commands_Execute+0x208>)
 8001ce0:	681c      	ldr	r4, [r3, #0]
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fad2 	bl	8000290 <strlen>
 8001cec:	4603      	mov	r3, r0
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	f107 010c 	add.w	r1, r7, #12
 8001cf4:	2364      	movs	r3, #100	@ 0x64
 8001cf6:	4620      	mov	r0, r4
 8001cf8:	f003 f9de 	bl	80050b8 <HAL_UART_Transmit>
}
 8001cfc:	e057      	b.n	8001dae <Commands_Execute+0x1f6>
	else if (strcmp(cmd, "getAll") == 0)
 8001cfe:	4937      	ldr	r1, [pc, #220]	@ (8001ddc <Commands_Execute+0x224>)
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7fe fa65 	bl	80001d0 <strcmp>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d139      	bne.n	8001d80 <Commands_Execute+0x1c8>
		float T = BME280_ReadTemperature();
 8001d0c:	f7ff ff1a 	bl	8001b44 <BME280_ReadTemperature>
 8001d10:	ed87 0a2b 	vstr	s0, [r7, #172]	@ 0xac
		float P = BME280_ReadPressure();
 8001d14:	f7ff ff24 	bl	8001b60 <BME280_ReadPressure>
 8001d18:	ed87 0a2a 	vstr	s0, [r7, #168]	@ 0xa8
		float H = BME280_ReadHumidity();
 8001d1c:	f7ff ff2e 	bl	8001b7c <BME280_ReadHumidity>
 8001d20:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		snprintf(msg, sizeof(msg), "T: %.2f C, P: %.2f Pa, H: %.2f %%\r\n", T, P, H);
 8001d24:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001d28:	f7fe fc1e 	bl	8000568 <__aeabi_f2d>
 8001d2c:	4604      	mov	r4, r0
 8001d2e:	460d      	mov	r5, r1
 8001d30:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001d34:	f7fe fc18 	bl	8000568 <__aeabi_f2d>
 8001d38:	4680      	mov	r8, r0
 8001d3a:	4689      	mov	r9, r1
 8001d3c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8001d40:	f7fe fc12 	bl	8000568 <__aeabi_f2d>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	f107 000c 	add.w	r0, r7, #12
 8001d4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d50:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001d54:	e9cd 4500 	strd	r4, r5, [sp]
 8001d58:	4a21      	ldr	r2, [pc, #132]	@ (8001de0 <Commands_Execute+0x228>)
 8001d5a:	2164      	movs	r1, #100	@ 0x64
 8001d5c:	f005 fa60 	bl	8007220 <sniprintf>
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001d60:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <Commands_Execute+0x208>)
 8001d62:	681c      	ldr	r4, [r3, #0]
 8001d64:	f107 030c 	add.w	r3, r7, #12
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fa91 	bl	8000290 <strlen>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	f107 010c 	add.w	r1, r7, #12
 8001d76:	2364      	movs	r3, #100	@ 0x64
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f003 f99d 	bl	80050b8 <HAL_UART_Transmit>
}
 8001d7e:	e016      	b.n	8001dae <Commands_Execute+0x1f6>
		char msg[] = "Unknown command\r\n";
 8001d80:	4b18      	ldr	r3, [pc, #96]	@ (8001de4 <Commands_Execute+0x22c>)
 8001d82:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8001d86:	461d      	mov	r5, r3
 8001d88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d8c:	682b      	ldr	r3, [r5, #0]
 8001d8e:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(cmd_huart, (uint8_t*)msg, strlen(msg), 100);
 8001d90:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <Commands_Execute+0x208>)
 8001d92:	681c      	ldr	r4, [r3, #0]
 8001d94:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fa79 	bl	8000290 <strlen>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8001da6:	2364      	movs	r3, #100	@ 0x64
 8001da8:	4620      	mov	r0, r4
 8001daa:	f003 f985 	bl	80050b8 <HAL_UART_Transmit>
}
 8001dae:	bf00      	nop
 8001db0:	37b0      	adds	r7, #176	@ 0xb0
 8001db2:	46bd      	mov	sp, r7
 8001db4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001db8:	080094c8 	.word	0x080094c8
 8001dbc:	08009558 	.word	0x08009558
 8001dc0:	20000234 	.word	0x20000234
 8001dc4:	080094d0 	.word	0x080094d0
 8001dc8:	080094d8 	.word	0x080094d8
 8001dcc:	080094e8 	.word	0x080094e8
 8001dd0:	080094f0 	.word	0x080094f0
 8001dd4:	08009508 	.word	0x08009508
 8001dd8:	08009514 	.word	0x08009514
 8001ddc:	0800952c 	.word	0x0800952c
 8001de0:	08009534 	.word	0x08009534
 8001de4:	0800956c 	.word	0x0800956c

08001de8 <Commands_Process>:



void Commands_Process(uint8_t byte)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
	if (byte == '\n')
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b0a      	cmp	r3, #10
 8001df6:	d10c      	bne.n	8001e12 <Commands_Process+0x2a>
	{
		cmd_buffer[cmd_index] = '\0';
 8001df8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <Commands_Process+0x4c>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <Commands_Process+0x50>)
 8001e00:	2100      	movs	r1, #0
 8001e02:	5499      	strb	r1, [r3, r2]
		Commands_Execute((char*)cmd_buffer);
 8001e04:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <Commands_Process+0x50>)
 8001e06:	f7ff fed7 	bl	8001bb8 <Commands_Execute>
		cmd_index = 0;
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <Commands_Process+0x4c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
		return;
 8001e10:	e00d      	b.n	8001e2e <Commands_Process+0x46>
	}

	if (cmd_index < sizeof(cmd_buffer) - 1)
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <Commands_Process+0x4c>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b3e      	cmp	r3, #62	@ 0x3e
 8001e18:	d809      	bhi.n	8001e2e <Commands_Process+0x46>
	{
		cmd_buffer[cmd_index++] = byte;
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <Commands_Process+0x4c>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	b2d1      	uxtb	r1, r2
 8001e22:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <Commands_Process+0x4c>)
 8001e24:	7011      	strb	r1, [r2, #0]
 8001e26:	4619      	mov	r1, r3
 8001e28:	4a03      	ldr	r2, [pc, #12]	@ (8001e38 <Commands_Process+0x50>)
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	5453      	strb	r3, [r2, r1]
	}
}
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000278 	.word	0x20000278
 8001e38:	20000238 	.word	0x20000238

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e40:	f000 fb9c 	bl	800257c <HAL_Init>
  // "

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e44:	f000 f82c 	bl	8001ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e48:	f000 f8ec 	bl	8002024 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e4c:	f000 f8ba 	bl	8001fc4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001e50:	f000 f878 	bl	8001f44 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Transmit(&huart2, (uint8_t*)"Hello STM32L476!\r\n", 19, 100);
 8001e54:	2364      	movs	r3, #100	@ 0x64
 8001e56:	2213      	movs	r2, #19
 8001e58:	490d      	ldr	r1, [pc, #52]	@ (8001e90 <main+0x54>)
 8001e5a:	480e      	ldr	r0, [pc, #56]	@ (8001e94 <main+0x58>)
 8001e5c:	f003 f92c 	bl	80050b8 <HAL_UART_Transmit>
  BME280_Init(&hi2c1);
 8001e60:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <main+0x5c>)
 8001e62:	f7ff fa9f 	bl	80013a4 <BME280_Init>
  Commands_Init(&huart2);
 8001e66:	480b      	ldr	r0, [pc, #44]	@ (8001e94 <main+0x58>)
 8001e68:	f7ff fe96 	bl	8001b98 <Commands_Init>

  HAL_UART_Receive_IT(&huart2, &rxByte, 1); // Required by commands
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	490b      	ldr	r1, [pc, #44]	@ (8001e9c <main+0x60>)
 8001e70:	4808      	ldr	r0, [pc, #32]	@ (8001e94 <main+0x58>)
 8001e72:	f003 f9ab 	bl	80051cc <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001e76:	2120      	movs	r1, #32
 8001e78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e7c:	f000 ff70 	bl	8002d60 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 8001e80:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e84:	f000 fbf6 	bl	8002674 <HAL_Delay>
	BME280_ReadAll();
 8001e88:	f7ff fabc 	bl	8001404 <BME280_ReadAll>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001e8c:	bf00      	nop
 8001e8e:	e7f2      	b.n	8001e76 <main+0x3a>
 8001e90:	08009580 	.word	0x08009580
 8001e94:	200002d0 	.word	0x200002d0
 8001e98:	2000027c 	.word	0x2000027c
 8001e9c:	20000358 	.word	0x20000358

08001ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b096      	sub	sp, #88	@ 0x58
 8001ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	2244      	movs	r2, #68	@ 0x44
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f005 fa2f 	bl	8007312 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eb4:	463b      	mov	r3, r7
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
 8001ec0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ec2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ec6:	f001 fd97 	bl	80039f8 <HAL_PWREx_ControlVoltageScaling>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001ed0:	f000 f92c 	bl	800212c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001edc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ede:	2310      	movs	r3, #16
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001eea:	2301      	movs	r3, #1
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001eee:	230a      	movs	r3, #10
 8001ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001ef2:	2307      	movs	r3, #7
 8001ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001efa:	2302      	movs	r3, #2
 8001efc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 fdce 	bl	8003aa4 <HAL_RCC_OscConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001f0e:	f000 f90d 	bl	800212c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f12:	230f      	movs	r3, #15
 8001f14:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f16:	2303      	movs	r3, #3
 8001f18:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001f26:	463b      	mov	r3, r7
 8001f28:	2104      	movs	r1, #4
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f002 f996 	bl	800425c <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f36:	f000 f8f9 	bl	800212c <Error_Handler>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	3758      	adds	r7, #88	@ 0x58
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f48:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fbc <MX_I2C1_Init+0x78>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f50:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc0 <MX_I2C1_Init+0x7c>)
 8001f52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f54:	4b18      	ldr	r3, [pc, #96]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f5a:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f60:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f66:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f72:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f7e:	480e      	ldr	r0, [pc, #56]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f80:	f000 ff08 	bl	8002d94 <HAL_I2C_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f8a:	f000 f8cf 	bl	800212c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4809      	ldr	r0, [pc, #36]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001f92:	f001 fc8b 	bl	80038ac <HAL_I2CEx_ConfigAnalogFilter>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f9c:	f000 f8c6 	bl	800212c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4805      	ldr	r0, [pc, #20]	@ (8001fb8 <MX_I2C1_Init+0x74>)
 8001fa4:	f001 fccd 	bl	8003942 <HAL_I2CEx_ConfigDigitalFilter>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001fae:	f000 f8bd 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000027c 	.word	0x2000027c
 8001fbc:	40005400 	.word	0x40005400
 8001fc0:	10d19ce4 	.word	0x10d19ce4

08001fc4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fc8:	4b14      	ldr	r3, [pc, #80]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fca:	4a15      	ldr	r2, [pc, #84]	@ (8002020 <MX_USART2_UART_Init+0x5c>)
 8001fcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fce:	4b13      	ldr	r3, [pc, #76]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd6:	4b11      	ldr	r3, [pc, #68]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001fea:	220c      	movs	r2, #12
 8001fec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8002002:	2200      	movs	r2, #0
 8002004:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002006:	4805      	ldr	r0, [pc, #20]	@ (800201c <MX_USART2_UART_Init+0x58>)
 8002008:	f003 f808 	bl	800501c <HAL_UART_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002012:	f000 f88b 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200002d0 	.word	0x200002d0
 8002020:	40004400 	.word	0x40004400

08002024 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	@ 0x28
 8002028:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
 8002038:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	4b2b      	ldr	r3, [pc, #172]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203e:	4a2a      	ldr	r2, [pc, #168]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002040:	f043 0304 	orr.w	r3, r3, #4
 8002044:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002046:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002052:	4b25      	ldr	r3, [pc, #148]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002056:	4a24      	ldr	r2, [pc, #144]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800205c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800205e:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800206a:	4b1f      	ldr	r3, [pc, #124]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206e:	4a1e      	ldr	r2, [pc, #120]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002076:	4b1c      	ldr	r3, [pc, #112]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002082:	4b19      	ldr	r3, [pc, #100]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002086:	4a18      	ldr	r2, [pc, #96]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002088:	f043 0302 	orr.w	r3, r3, #2
 800208c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208e:	4b16      	ldr	r3, [pc, #88]	@ (80020e8 <MX_GPIO_Init+0xc4>)
 8002090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	607b      	str	r3, [r7, #4]
 8002098:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800209a:	2200      	movs	r2, #0
 800209c:	2120      	movs	r1, #32
 800209e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a2:	f000 fe45 	bl	8002d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020ac:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80020b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	480b      	ldr	r0, [pc, #44]	@ (80020ec <MX_GPIO_Init+0xc8>)
 80020be:	f000 fc8d 	bl	80029dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80020c2:	2320      	movs	r3, #32
 80020c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020dc:	f000 fc7e 	bl	80029dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020e0:	bf00      	nop
 80020e2:	3728      	adds	r7, #40	@ 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40021000 	.word	0x40021000
 80020ec:	48000800 	.word	0x48000800

080020f0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a08      	ldr	r2, [pc, #32]	@ (8002120 <HAL_UART_RxCpltCallback+0x30>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d109      	bne.n	8002116 <HAL_UART_RxCpltCallback+0x26>
    {
        Commands_Process(rxByte);
 8002102:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <HAL_UART_RxCpltCallback+0x34>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fe6e 	bl	8001de8 <Commands_Process>
        HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 800210c:	2201      	movs	r2, #1
 800210e:	4905      	ldr	r1, [pc, #20]	@ (8002124 <HAL_UART_RxCpltCallback+0x34>)
 8002110:	4805      	ldr	r0, [pc, #20]	@ (8002128 <HAL_UART_RxCpltCallback+0x38>)
 8002112:	f003 f85b 	bl	80051cc <HAL_UART_Receive_IT>
    }
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40004400 	.word	0x40004400
 8002124:	20000358 	.word	0x20000358
 8002128:	200002d0 	.word	0x200002d0

0800212c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002130:	b672      	cpsid	i
}
 8002132:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <Error_Handler+0x8>

08002138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	4b0f      	ldr	r3, [pc, #60]	@ (800217c <HAL_MspInit+0x44>)
 8002140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002142:	4a0e      	ldr	r2, [pc, #56]	@ (800217c <HAL_MspInit+0x44>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6613      	str	r3, [r2, #96]	@ 0x60
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <HAL_MspInit+0x44>)
 800214c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	607b      	str	r3, [r7, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002156:	4b09      	ldr	r3, [pc, #36]	@ (800217c <HAL_MspInit+0x44>)
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215a:	4a08      	ldr	r2, [pc, #32]	@ (800217c <HAL_MspInit+0x44>)
 800215c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002160:	6593      	str	r3, [r2, #88]	@ 0x58
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <HAL_MspInit+0x44>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216a:	603b      	str	r3, [r7, #0]
 800216c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000

08002180 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b0ac      	sub	sp, #176	@ 0xb0
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	2288      	movs	r2, #136	@ 0x88
 800219e:	2100      	movs	r1, #0
 80021a0:	4618      	mov	r0, r3
 80021a2:	f005 f8b6 	bl	8007312 <memset>
  if(hi2c->Instance==I2C1)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a21      	ldr	r2, [pc, #132]	@ (8002230 <HAL_I2C_MspInit+0xb0>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d13b      	bne.n	8002228 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80021b0:	2340      	movs	r3, #64	@ 0x40
 80021b2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80021b4:	2300      	movs	r3, #0
 80021b6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4618      	mov	r0, r3
 80021be:	f002 fa71 	bl	80046a4 <HAL_RCCEx_PeriphCLKConfig>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021c8:	f7ff ffb0 	bl	800212c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021cc:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 80021ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d0:	4a18      	ldr	r2, [pc, #96]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 80021d2:	f043 0302 	orr.w	r3, r3, #2
 80021d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d8:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 80021da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ec:	2312      	movs	r3, #18
 80021ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021fe:	2304      	movs	r3, #4
 8002200:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002204:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002208:	4619      	mov	r1, r3
 800220a:	480b      	ldr	r0, [pc, #44]	@ (8002238 <HAL_I2C_MspInit+0xb8>)
 800220c:	f000 fbe6 	bl	80029dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 8002216:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800221a:	6593      	str	r3, [r2, #88]	@ 0x58
 800221c:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <HAL_I2C_MspInit+0xb4>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002228:	bf00      	nop
 800222a:	37b0      	adds	r7, #176	@ 0xb0
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40005400 	.word	0x40005400
 8002234:	40021000 	.word	0x40021000
 8002238:	48000400 	.word	0x48000400

0800223c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b0ac      	sub	sp, #176	@ 0xb0
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2288      	movs	r2, #136	@ 0x88
 800225a:	2100      	movs	r1, #0
 800225c:	4618      	mov	r0, r3
 800225e:	f005 f858 	bl	8007312 <memset>
  if(huart->Instance==USART2)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <HAL_UART_MspInit+0xc0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d143      	bne.n	80022f4 <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800226c:	2302      	movs	r3, #2
 800226e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002270:	2300      	movs	r3, #0
 8002272:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	4618      	mov	r0, r3
 800227a:	f002 fa13 	bl	80046a4 <HAL_RCCEx_PeriphCLKConfig>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002284:	f7ff ff52 	bl	800212c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002288:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228c:	4a1c      	ldr	r2, [pc, #112]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 800228e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002292:	6593      	str	r3, [r2, #88]	@ 0x58
 8002294:	4b1a      	ldr	r3, [pc, #104]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 8002296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a0:	4b17      	ldr	r3, [pc, #92]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 80022a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a4:	4a16      	ldr	r2, [pc, #88]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ac:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022b8:	230c      	movs	r3, #12
 80022ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022d0:	2307      	movs	r3, #7
 80022d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022da:	4619      	mov	r1, r3
 80022dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e0:	f000 fb7c 	bl	80029dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2100      	movs	r1, #0
 80022e8:	2026      	movs	r0, #38	@ 0x26
 80022ea:	f000 fac2 	bl	8002872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022ee:	2026      	movs	r0, #38	@ 0x26
 80022f0:	f000 fadb 	bl	80028aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80022f4:	bf00      	nop
 80022f6:	37b0      	adds	r7, #176	@ 0xb0
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40004400 	.word	0x40004400
 8002300:	40021000 	.word	0x40021000

08002304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002308:	bf00      	nop
 800230a:	e7fd      	b.n	8002308 <NMI_Handler+0x4>

0800230c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002310:	bf00      	nop
 8002312:	e7fd      	b.n	8002310 <HardFault_Handler+0x4>

08002314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002318:	bf00      	nop
 800231a:	e7fd      	b.n	8002318 <MemManage_Handler+0x4>

0800231c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <BusFault_Handler+0x4>

08002324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <UsageFault_Handler+0x4>

0800232c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800235a:	f000 f96b 	bl	8002634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002368:	4802      	ldr	r0, [pc, #8]	@ (8002374 <USART2_IRQHandler+0x10>)
 800236a:	f002 ff7b 	bl	8005264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200002d0 	.word	0x200002d0

08002378 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return 1;
 800237c:	2301      	movs	r3, #1
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_kill>:

int _kill(int pid, int sig)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002392:	f005 f811 	bl	80073b8 <__errno>
 8002396:	4603      	mov	r3, r0
 8002398:	2216      	movs	r2, #22
 800239a:	601a      	str	r2, [r3, #0]
  return -1;
 800239c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_exit>:

void _exit (int status)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023b0:	f04f 31ff 	mov.w	r1, #4294967295
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ffe7 	bl	8002388 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ba:	bf00      	nop
 80023bc:	e7fd      	b.n	80023ba <_exit+0x12>

080023be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b086      	sub	sp, #24
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	e00a      	b.n	80023e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023d0:	f3af 8000 	nop.w
 80023d4:	4601      	mov	r1, r0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	60ba      	str	r2, [r7, #8]
 80023dc:	b2ca      	uxtb	r2, r1
 80023de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	3301      	adds	r3, #1
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	dbf0      	blt.n	80023d0 <_read+0x12>
  }

  return len;
 80023ee:	687b      	ldr	r3, [r7, #4]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e009      	b.n	800241e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	60ba      	str	r2, [r7, #8]
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	3301      	adds	r3, #1
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	429a      	cmp	r2, r3
 8002424:	dbf1      	blt.n	800240a <_write+0x12>
  }
  return len;
 8002426:	687b      	ldr	r3, [r7, #4]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <_close>:

int _close(int file)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002438:	f04f 33ff 	mov.w	r3, #4294967295
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002458:	605a      	str	r2, [r3, #4]
  return 0;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <_isatty>:

int _isatty(int file)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002470:	2301      	movs	r3, #1
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800247e:	b480      	push	{r7}
 8002480:	b085      	sub	sp, #20
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024a0:	4a14      	ldr	r2, [pc, #80]	@ (80024f4 <_sbrk+0x5c>)
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <_sbrk+0x60>)
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024ac:	4b13      	ldr	r3, [pc, #76]	@ (80024fc <_sbrk+0x64>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d102      	bne.n	80024ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <_sbrk+0x64>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	@ (8002500 <_sbrk+0x68>)
 80024b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <_sbrk+0x64>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4413      	add	r3, r2
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d207      	bcs.n	80024d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024c8:	f004 ff76 	bl	80073b8 <__errno>
 80024cc:	4603      	mov	r3, r0
 80024ce:	220c      	movs	r2, #12
 80024d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
 80024d6:	e009      	b.n	80024ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024d8:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <_sbrk+0x64>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024de:	4b07      	ldr	r3, [pc, #28]	@ (80024fc <_sbrk+0x64>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4413      	add	r3, r2
 80024e6:	4a05      	ldr	r2, [pc, #20]	@ (80024fc <_sbrk+0x64>)
 80024e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ea:	68fb      	ldr	r3, [r7, #12]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	20018000 	.word	0x20018000
 80024f8:	00000400 	.word	0x00000400
 80024fc:	2000035c 	.word	0x2000035c
 8002500:	200004b0 	.word	0x200004b0

08002504 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002508:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <SystemInit+0x20>)
 800250a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800250e:	4a05      	ldr	r2, [pc, #20]	@ (8002524 <SystemInit+0x20>)
 8002510:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002514:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002528:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002560 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800252c:	f7ff ffea 	bl	8002504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002530:	480c      	ldr	r0, [pc, #48]	@ (8002564 <LoopForever+0x6>)
  ldr r1, =_edata
 8002532:	490d      	ldr	r1, [pc, #52]	@ (8002568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <LoopForever+0xe>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002538:	e002      	b.n	8002540 <LoopCopyDataInit>

0800253a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800253c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800253e:	3304      	adds	r3, #4

08002540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002544:	d3f9      	bcc.n	800253a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002546:	4a0a      	ldr	r2, [pc, #40]	@ (8002570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002548:	4c0a      	ldr	r4, [pc, #40]	@ (8002574 <LoopForever+0x16>)
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800254c:	e001      	b.n	8002552 <LoopFillZerobss>

0800254e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800254e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002550:	3204      	adds	r2, #4

08002552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002554:	d3fb      	bcc.n	800254e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002556:	f004 ff35 	bl	80073c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800255a:	f7ff fc6f 	bl	8001e3c <main>

0800255e <LoopForever>:

LoopForever:
    b LoopForever
 800255e:	e7fe      	b.n	800255e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002560:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002568:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800256c:	08009964 	.word	0x08009964
  ldr r2, =_sbss
 8002570:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002574:	200004b0 	.word	0x200004b0

08002578 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002578:	e7fe      	b.n	8002578 <ADC1_2_IRQHandler>
	...

0800257c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002586:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <HAL_Init+0x3c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a0b      	ldr	r2, [pc, #44]	@ (80025b8 <HAL_Init+0x3c>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002590:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002592:	2003      	movs	r0, #3
 8002594:	f000 f962 	bl	800285c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002598:	2000      	movs	r0, #0
 800259a:	f000 f80f 	bl	80025bc <HAL_InitTick>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	71fb      	strb	r3, [r7, #7]
 80025a8:	e001      	b.n	80025ae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025aa:	f7ff fdc5 	bl	8002138 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025ae:	79fb      	ldrb	r3, [r7, #7]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40022000 	.word	0x40022000

080025bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80025c8:	4b17      	ldr	r3, [pc, #92]	@ (8002628 <HAL_InitTick+0x6c>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d023      	beq.n	8002618 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80025d0:	4b16      	ldr	r3, [pc, #88]	@ (800262c <HAL_InitTick+0x70>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <HAL_InitTick+0x6c>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025de:	fbb3 f3f1 	udiv	r3, r3, r1
 80025e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 f96d 	bl	80028c6 <HAL_SYSTICK_Config>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10f      	bne.n	8002612 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b0f      	cmp	r3, #15
 80025f6:	d809      	bhi.n	800260c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f8:	2200      	movs	r2, #0
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002600:	f000 f937 	bl	8002872 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002604:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <HAL_InitTick+0x74>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	e007      	b.n	800261c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
 8002610:	e004      	b.n	800261c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	e001      	b.n	800261c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000008 	.word	0x20000008
 800262c:	20000000 	.word	0x20000000
 8002630:	20000004 	.word	0x20000004

08002634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <HAL_IncTick+0x20>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	461a      	mov	r2, r3
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_IncTick+0x24>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4413      	add	r3, r2
 8002644:	4a04      	ldr	r2, [pc, #16]	@ (8002658 <HAL_IncTick+0x24>)
 8002646:	6013      	str	r3, [r2, #0]
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008
 8002658:	20000360 	.word	0x20000360

0800265c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return uwTick;
 8002660:	4b03      	ldr	r3, [pc, #12]	@ (8002670 <HAL_GetTick+0x14>)
 8002662:	681b      	ldr	r3, [r3, #0]
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	20000360 	.word	0x20000360

08002674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff ffee 	bl	800265c <HAL_GetTick>
 8002680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268c:	d005      	beq.n	800269a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800268e:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <HAL_Delay+0x44>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	4413      	add	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800269a:	bf00      	nop
 800269c:	f7ff ffde 	bl	800265c <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d8f7      	bhi.n	800269c <HAL_Delay+0x28>
  {
  }
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000008 	.word	0x20000008

080026bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d8:	4013      	ands	r3, r2
 80026da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ee:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	60d3      	str	r3, [r2, #12]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002708:	4b04      	ldr	r3, [pc, #16]	@ (800271c <__NVIC_GetPriorityGrouping+0x18>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	f003 0307 	and.w	r3, r3, #7
}
 8002712:	4618      	mov	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	2b00      	cmp	r3, #0
 8002730:	db0b      	blt.n	800274a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	f003 021f 	and.w	r2, r3, #31
 8002738:	4907      	ldr	r1, [pc, #28]	@ (8002758 <__NVIC_EnableIRQ+0x38>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	095b      	lsrs	r3, r3, #5
 8002740:	2001      	movs	r0, #1
 8002742:	fa00 f202 	lsl.w	r2, r0, r2
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000e100 	.word	0xe000e100

0800275c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	6039      	str	r1, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	db0a      	blt.n	8002786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	490c      	ldr	r1, [pc, #48]	@ (80027a8 <__NVIC_SetPriority+0x4c>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	0112      	lsls	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	440b      	add	r3, r1
 8002780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002784:	e00a      	b.n	800279c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	4908      	ldr	r1, [pc, #32]	@ (80027ac <__NVIC_SetPriority+0x50>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3b04      	subs	r3, #4
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	440b      	add	r3, r1
 800279a:	761a      	strb	r2, [r3, #24]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	@ 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f1c3 0307 	rsb	r3, r3, #7
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	bf28      	it	cs
 80027ce:	2304      	movcs	r3, #4
 80027d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3304      	adds	r3, #4
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d902      	bls.n	80027e0 <NVIC_EncodePriority+0x30>
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3b03      	subs	r3, #3
 80027de:	e000      	b.n	80027e2 <NVIC_EncodePriority+0x32>
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	401a      	ands	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f8:	f04f 31ff 	mov.w	r1, #4294967295
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43d9      	mvns	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	4313      	orrs	r3, r2
         );
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	@ 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002828:	d301      	bcc.n	800282e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282a:	2301      	movs	r3, #1
 800282c:	e00f      	b.n	800284e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282e:	4a0a      	ldr	r2, [pc, #40]	@ (8002858 <SysTick_Config+0x40>)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002836:	210f      	movs	r1, #15
 8002838:	f04f 30ff 	mov.w	r0, #4294967295
 800283c:	f7ff ff8e 	bl	800275c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002840:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <SysTick_Config+0x40>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002846:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <SysTick_Config+0x40>)
 8002848:	2207      	movs	r2, #7
 800284a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	e000e010 	.word	0xe000e010

0800285c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff29 	bl	80026bc <__NVIC_SetPriorityGrouping>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b086      	sub	sp, #24
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	607a      	str	r2, [r7, #4]
 800287e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002884:	f7ff ff3e 	bl	8002704 <__NVIC_GetPriorityGrouping>
 8002888:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	6978      	ldr	r0, [r7, #20]
 8002890:	f7ff ff8e 	bl	80027b0 <NVIC_EncodePriority>
 8002894:	4602      	mov	r2, r0
 8002896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff5d 	bl	800275c <__NVIC_SetPriority>
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff31 	bl	8002720 <__NVIC_EnableIRQ>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff ffa2 	bl	8002818 <SysTick_Config>
 80028d4:	4603      	mov	r3, r0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028de:	b480      	push	{r7}
 80028e0:	b085      	sub	sp, #20
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d008      	beq.n	8002908 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2204      	movs	r2, #4
 80028fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e022      	b.n	800294e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 020e 	bic.w	r2, r2, #14
 8002916:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0201 	bic.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292c:	f003 021c 	and.w	r2, r3, #28
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002934:	2101      	movs	r1, #1
 8002936:	fa01 f202 	lsl.w	r2, r1, r2
 800293a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800294c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800294e:	4618      	mov	r0, r3
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b084      	sub	sp, #16
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d005      	beq.n	800297e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2204      	movs	r2, #4
 8002976:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	e029      	b.n	80029d2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 020e 	bic.w	r2, r2, #14
 800298c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0201 	bic.w	r2, r2, #1
 800299c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f003 021c 	and.w	r2, r3, #28
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	2101      	movs	r1, #1
 80029ac:	fa01 f202 	lsl.w	r2, r1, r2
 80029b0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	4798      	blx	r3
    }
  }
  return status;
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029dc:	b480      	push	{r7}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ea:	e17f      	b.n	8002cec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	2101      	movs	r1, #1
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	fa01 f303 	lsl.w	r3, r1, r3
 80029f8:	4013      	ands	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 8171 	beq.w	8002ce6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d005      	beq.n	8002a1c <HAL_GPIO_Init+0x40>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0303 	and.w	r3, r3, #3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d130      	bne.n	8002a7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2203      	movs	r2, #3
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4013      	ands	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a52:	2201      	movs	r2, #1
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	091b      	lsrs	r3, r3, #4
 8002a68:	f003 0201 	and.w	r2, r3, #1
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b03      	cmp	r3, #3
 8002a88:	d118      	bne.n	8002abc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a90:	2201      	movs	r2, #1
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	08db      	lsrs	r3, r3, #3
 8002aa6:	f003 0201 	and.w	r2, r3, #1
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0303 	and.w	r3, r3, #3
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	d017      	beq.n	8002af8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d123      	bne.n	8002b4c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	08da      	lsrs	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3208      	adds	r2, #8
 8002b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	220f      	movs	r2, #15
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	691a      	ldr	r2, [r3, #16]
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	08da      	lsrs	r2, r3, #3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3208      	adds	r2, #8
 8002b46:	6939      	ldr	r1, [r7, #16]
 8002b48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	2203      	movs	r2, #3
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	4013      	ands	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0203 	and.w	r2, r3, #3
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 80ac 	beq.w	8002ce6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b8e:	4b5f      	ldr	r3, [pc, #380]	@ (8002d0c <HAL_GPIO_Init+0x330>)
 8002b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b92:	4a5e      	ldr	r2, [pc, #376]	@ (8002d0c <HAL_GPIO_Init+0x330>)
 8002b94:	f043 0301 	orr.w	r3, r3, #1
 8002b98:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8002d0c <HAL_GPIO_Init+0x330>)
 8002b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ba6:	4a5a      	ldr	r2, [pc, #360]	@ (8002d10 <HAL_GPIO_Init+0x334>)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	089b      	lsrs	r3, r3, #2
 8002bac:	3302      	adds	r3, #2
 8002bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	220f      	movs	r2, #15
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bd0:	d025      	beq.n	8002c1e <HAL_GPIO_Init+0x242>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a4f      	ldr	r2, [pc, #316]	@ (8002d14 <HAL_GPIO_Init+0x338>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d01f      	beq.n	8002c1a <HAL_GPIO_Init+0x23e>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a4e      	ldr	r2, [pc, #312]	@ (8002d18 <HAL_GPIO_Init+0x33c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d019      	beq.n	8002c16 <HAL_GPIO_Init+0x23a>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a4d      	ldr	r2, [pc, #308]	@ (8002d1c <HAL_GPIO_Init+0x340>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d013      	beq.n	8002c12 <HAL_GPIO_Init+0x236>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a4c      	ldr	r2, [pc, #304]	@ (8002d20 <HAL_GPIO_Init+0x344>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d00d      	beq.n	8002c0e <HAL_GPIO_Init+0x232>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a4b      	ldr	r2, [pc, #300]	@ (8002d24 <HAL_GPIO_Init+0x348>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d007      	beq.n	8002c0a <HAL_GPIO_Init+0x22e>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a4a      	ldr	r2, [pc, #296]	@ (8002d28 <HAL_GPIO_Init+0x34c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d101      	bne.n	8002c06 <HAL_GPIO_Init+0x22a>
 8002c02:	2306      	movs	r3, #6
 8002c04:	e00c      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c06:	2307      	movs	r3, #7
 8002c08:	e00a      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c0a:	2305      	movs	r3, #5
 8002c0c:	e008      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c0e:	2304      	movs	r3, #4
 8002c10:	e006      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c12:	2303      	movs	r3, #3
 8002c14:	e004      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c16:	2302      	movs	r3, #2
 8002c18:	e002      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e000      	b.n	8002c20 <HAL_GPIO_Init+0x244>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	f002 0203 	and.w	r2, r2, #3
 8002c26:	0092      	lsls	r2, r2, #2
 8002c28:	4093      	lsls	r3, r2
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c30:	4937      	ldr	r1, [pc, #220]	@ (8002d10 <HAL_GPIO_Init+0x334>)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	089b      	lsrs	r3, r3, #2
 8002c36:	3302      	adds	r3, #2
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	43db      	mvns	r3, r3
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c62:	4a32      	ldr	r2, [pc, #200]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c68:	4b30      	ldr	r3, [pc, #192]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c8c:	4a27      	ldr	r2, [pc, #156]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c92:	4b26      	ldr	r3, [pc, #152]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cb6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ce0:	4a12      	ldr	r2, [pc, #72]	@ (8002d2c <HAL_GPIO_Init+0x350>)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f47f ae78 	bne.w	80029ec <HAL_GPIO_Init+0x10>
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	371c      	adds	r7, #28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	40010000 	.word	0x40010000
 8002d14:	48000400 	.word	0x48000400
 8002d18:	48000800 	.word	0x48000800
 8002d1c:	48000c00 	.word	0x48000c00
 8002d20:	48001000 	.word	0x48001000
 8002d24:	48001400 	.word	0x48001400
 8002d28:	48001800 	.word	0x48001800
 8002d2c:	40010400 	.word	0x40010400

08002d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	807b      	strh	r3, [r7, #2]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d40:	787b      	ldrb	r3, [r7, #1]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d46:	887a      	ldrh	r2, [r7, #2]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d4c:	e002      	b.n	8002d54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d4e:	887a      	ldrh	r2, [r7, #2]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d72:	887a      	ldrh	r2, [r7, #2]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4013      	ands	r3, r2
 8002d78:	041a      	lsls	r2, r3, #16
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	43d9      	mvns	r1, r3
 8002d7e:	887b      	ldrh	r3, [r7, #2]
 8002d80:	400b      	ands	r3, r1
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	619a      	str	r2, [r3, #24]
}
 8002d88:	bf00      	nop
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e08d      	b.n	8002ec2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff f9e0 	bl	8002180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2224      	movs	r2, #36	@ 0x24
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002de4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002df4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d107      	bne.n	8002e0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	e006      	b.n	8002e1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689a      	ldr	r2, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d108      	bne.n	8002e36 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e32:	605a      	str	r2, [r3, #4]
 8002e34:	e007      	b.n	8002e46 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	691a      	ldr	r2, [r3, #16]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69d9      	ldr	r1, [r3, #28]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a1a      	ldr	r2, [r3, #32]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2220      	movs	r2, #32
 8002eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	f040 80f9 	bne.w	80030e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <HAL_I2C_Mem_Write+0x34>
 8002efa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0ed      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_I2C_Mem_Write+0x4e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e0e6      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f22:	f7ff fb9b 	bl	800265c <HAL_GetTick>
 8002f26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2319      	movs	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 fac3 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0d1      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2221      	movs	r2, #33	@ 0x21
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2240      	movs	r2, #64	@ 0x40
 8002f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a3a      	ldr	r2, [r7, #32]
 8002f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f6c:	88f8      	ldrh	r0, [r7, #6]
 8002f6e:	893a      	ldrh	r2, [r7, #8]
 8002f70:	8979      	ldrh	r1, [r7, #10]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f9d3 	bl	8003328 <I2C_RequestMemoryWrite>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0a9      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2bff      	cmp	r3, #255	@ 0xff
 8002f9c:	d90e      	bls.n	8002fbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	22ff      	movs	r2, #255	@ 0xff
 8002fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	2300      	movs	r3, #0
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fc47 	bl	8003848 <I2C_TransferConfig>
 8002fba:	e00f      	b.n	8002fdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	8979      	ldrh	r1, [r7, #10]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 fc36 	bl	8003848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fac6 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e07b      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d034      	beq.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302e:	2b00      	cmp	r3, #0
 8003030:	d130      	bne.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003038:	2200      	movs	r2, #0
 800303a:	2180      	movs	r1, #128	@ 0x80
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fa3f 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e04d      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	2bff      	cmp	r3, #255	@ 0xff
 8003054:	d90e      	bls.n	8003074 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	22ff      	movs	r2, #255	@ 0xff
 800305a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	b2da      	uxtb	r2, r3
 8003062:	8979      	ldrh	r1, [r7, #10]
 8003064:	2300      	movs	r3, #0
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fbeb 	bl	8003848 <I2C_TransferConfig>
 8003072:	e00f      	b.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003082:	b2da      	uxtb	r2, r3
 8003084:	8979      	ldrh	r1, [r7, #10]
 8003086:	2300      	movs	r3, #0
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fbda 	bl	8003848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d19e      	bne.n	8002fdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 faac 	bl	8003600 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e01a      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2220      	movs	r2, #32
 80030b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6859      	ldr	r1, [r3, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <HAL_I2C_Mem_Write+0x224>)
 80030c6:	400b      	ands	r3, r1
 80030c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e000      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80030e6:	2302      	movs	r3, #2
  }
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	fe00e800 	.word	0xfe00e800

080030f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	4608      	mov	r0, r1
 80030fe:	4611      	mov	r1, r2
 8003100:	461a      	mov	r2, r3
 8003102:	4603      	mov	r3, r0
 8003104:	817b      	strh	r3, [r7, #10]
 8003106:	460b      	mov	r3, r1
 8003108:	813b      	strh	r3, [r7, #8]
 800310a:	4613      	mov	r3, r2
 800310c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b20      	cmp	r3, #32
 8003118:	f040 80fd 	bne.w	8003316 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <HAL_I2C_Mem_Read+0x34>
 8003122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003124:	2b00      	cmp	r3, #0
 8003126:	d105      	bne.n	8003134 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800312e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0f1      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_I2C_Mem_Read+0x4e>
 800313e:	2302      	movs	r3, #2
 8003140:	e0ea      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800314a:	f7ff fa87 	bl	800265c <HAL_GetTick>
 800314e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2319      	movs	r3, #25
 8003156:	2201      	movs	r2, #1
 8003158:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f9af 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0d5      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2222      	movs	r2, #34	@ 0x22
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2240      	movs	r2, #64	@ 0x40
 8003178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a3a      	ldr	r2, [r7, #32]
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800318c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003194:	88f8      	ldrh	r0, [r7, #6]
 8003196:	893a      	ldrh	r2, [r7, #8]
 8003198:	8979      	ldrh	r1, [r7, #10]
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4603      	mov	r3, r0
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f913 	bl	80033d0 <I2C_RequestMemoryRead>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0ad      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2bff      	cmp	r3, #255	@ 0xff
 80031c4:	d90e      	bls.n	80031e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2201      	movs	r2, #1
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	8979      	ldrh	r1, [r7, #10]
 80031d4:	4b52      	ldr	r3, [pc, #328]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fb33 	bl	8003848 <I2C_TransferConfig>
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	8979      	ldrh	r1, [r7, #10]
 80031f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fb22 	bl	8003848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	2200      	movs	r2, #0
 800320c:	2104      	movs	r1, #4
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f956 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07c      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d034      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	2b00      	cmp	r3, #0
 8003260:	d130      	bne.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f927 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e04d      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d90e      	bls.n	80032a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	b2da      	uxtb	r2, r3
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	2300      	movs	r3, #0
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fad3 	bl	8003848 <I2C_TransferConfig>
 80032a2:	e00f      	b.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fac2 	bl	8003848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d19a      	bne.n	8003204 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f994 	bl	8003600 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e01a      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2220      	movs	r2, #32
 80032e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003324 <HAL_I2C_Mem_Read+0x230>)
 80032f6:	400b      	ands	r3, r1
 80032f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2220      	movs	r2, #32
 80032fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	80002400 	.word	0x80002400
 8003324:	fe00e800 	.word	0xfe00e800

08003328 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4603      	mov	r3, r0
 8003338:	817b      	strh	r3, [r7, #10]
 800333a:	460b      	mov	r3, r1
 800333c:	813b      	strh	r3, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	b2da      	uxtb	r2, r3
 8003346:	8979      	ldrh	r1, [r7, #10]
 8003348:	4b20      	ldr	r3, [pc, #128]	@ (80033cc <I2C_RequestMemoryWrite+0xa4>)
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fa79 	bl	8003848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003356:	69fa      	ldr	r2, [r7, #28]
 8003358:	69b9      	ldr	r1, [r7, #24]
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 f909 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e02c      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d105      	bne.n	800337c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003370:	893b      	ldrh	r3, [r7, #8]
 8003372:	b2da      	uxtb	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	629a      	str	r2, [r3, #40]	@ 0x28
 800337a:	e015      	b.n	80033a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800337c:	893b      	ldrh	r3, [r7, #8]
 800337e:	0a1b      	lsrs	r3, r3, #8
 8003380:	b29b      	uxth	r3, r3
 8003382:	b2da      	uxtb	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800338a:	69fa      	ldr	r2, [r7, #28]
 800338c:	69b9      	ldr	r1, [r7, #24]
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 f8ef 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e012      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800339e:	893b      	ldrh	r3, [r7, #8]
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2200      	movs	r2, #0
 80033b0:	2180      	movs	r1, #128	@ 0x80
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f884 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	80002000 	.word	0x80002000

080033d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af02      	add	r7, sp, #8
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	4608      	mov	r0, r1
 80033da:	4611      	mov	r1, r2
 80033dc:	461a      	mov	r2, r3
 80033de:	4603      	mov	r3, r0
 80033e0:	817b      	strh	r3, [r7, #10]
 80033e2:	460b      	mov	r3, r1
 80033e4:	813b      	strh	r3, [r7, #8]
 80033e6:	4613      	mov	r3, r2
 80033e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	8979      	ldrh	r1, [r7, #10]
 80033f0:	4b20      	ldr	r3, [pc, #128]	@ (8003474 <I2C_RequestMemoryRead+0xa4>)
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	2300      	movs	r3, #0
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 fa26 	bl	8003848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033fc:	69fa      	ldr	r2, [r7, #28]
 80033fe:	69b9      	ldr	r1, [r7, #24]
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 f8b6 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e02c      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003416:	893b      	ldrh	r3, [r7, #8]
 8003418:	b2da      	uxtb	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003420:	e015      	b.n	800344e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003422:	893b      	ldrh	r3, [r7, #8]
 8003424:	0a1b      	lsrs	r3, r3, #8
 8003426:	b29b      	uxth	r3, r3
 8003428:	b2da      	uxtb	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	69b9      	ldr	r1, [r7, #24]
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f89c 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e012      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003444:	893b      	ldrh	r3, [r7, #8]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	2200      	movs	r2, #0
 8003456:	2140      	movs	r1, #64	@ 0x40
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f831 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	80002000 	.word	0x80002000

08003478 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d103      	bne.n	8003496 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2200      	movs	r2, #0
 8003494:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d007      	beq.n	80034b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	699a      	ldr	r2, [r3, #24]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	619a      	str	r2, [r3, #24]
  }
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	603b      	str	r3, [r7, #0]
 80034cc:	4613      	mov	r3, r2
 80034ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034d0:	e03b      	b.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	6839      	ldr	r1, [r7, #0]
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f8d6 	bl	8003688 <I2C_IsErrorOccurred>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e041      	b.n	800356a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ec:	d02d      	beq.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ee:	f7ff f8b5 	bl	800265c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <I2C_WaitOnFlagUntilTimeout+0x44>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d122      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699a      	ldr	r2, [r3, #24]
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	4013      	ands	r3, r2
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	429a      	cmp	r2, r3
 8003512:	bf0c      	ite	eq
 8003514:	2301      	moveq	r3, #1
 8003516:	2300      	movne	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	461a      	mov	r2, r3
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	429a      	cmp	r2, r3
 8003520:	d113      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e00f      	b.n	800356a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699a      	ldr	r2, [r3, #24]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4013      	ands	r3, r2
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	429a      	cmp	r2, r3
 8003558:	bf0c      	ite	eq
 800355a:	2301      	moveq	r3, #1
 800355c:	2300      	movne	r3, #0
 800355e:	b2db      	uxtb	r3, r3
 8003560:	461a      	mov	r2, r3
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	429a      	cmp	r2, r3
 8003566:	d0b4      	beq.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800357e:	e033      	b.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	68b9      	ldr	r1, [r7, #8]
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f000 f87f 	bl	8003688 <I2C_IsErrorOccurred>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e031      	b.n	80035f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d025      	beq.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359c:	f7ff f85e 	bl	800265c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d302      	bcc.n	80035b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d11a      	bne.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d013      	beq.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c4:	f043 0220 	orr.w	r2, r3, #32
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e007      	b.n	80035f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d1c4      	bne.n	8003580 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800360c:	e02f      	b.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f838 	bl	8003688 <I2C_IsErrorOccurred>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e02d      	b.n	800367e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003622:	f7ff f81b 	bl	800265c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d11a      	bne.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b20      	cmp	r3, #32
 8003644:	d013      	beq.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364a:	f043 0220 	orr.w	r2, r3, #32
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e007      	b.n	800367e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b20      	cmp	r3, #32
 800367a:	d1c8      	bne.n	800360e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d068      	beq.n	8003786 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2210      	movs	r2, #16
 80036ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036bc:	e049      	b.n	8003752 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d045      	beq.n	8003752 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036c6:	f7fe ffc9 	bl	800265c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d302      	bcc.n	80036dc <I2C_IsErrorOccurred+0x54>
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d13a      	bne.n	8003752 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036fe:	d121      	bne.n	8003744 <I2C_IsErrorOccurred+0xbc>
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003706:	d01d      	beq.n	8003744 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003708:	7cfb      	ldrb	r3, [r7, #19]
 800370a:	2b20      	cmp	r3, #32
 800370c:	d01a      	beq.n	8003744 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800371c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800371e:	f7fe ff9d 	bl	800265c <HAL_GetTick>
 8003722:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003724:	e00e      	b.n	8003744 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003726:	f7fe ff99 	bl	800265c <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b19      	cmp	r3, #25
 8003732:	d907      	bls.n	8003744 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	f043 0320 	orr.w	r3, r3, #32
 800373a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003742:	e006      	b.n	8003752 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	f003 0320 	and.w	r3, r3, #32
 800374e:	2b20      	cmp	r3, #32
 8003750:	d1e9      	bne.n	8003726 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b20      	cmp	r3, #32
 800375e:	d003      	beq.n	8003768 <I2C_IsErrorOccurred+0xe0>
 8003760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0aa      	beq.n	80036be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2220      	movs	r2, #32
 8003776:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003778:	6a3b      	ldr	r3, [r7, #32]
 800377a:	f043 0304 	orr.w	r3, r3, #4
 800377e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00b      	beq.n	80037b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00b      	beq.n	80037d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f043 0308 	orr.w	r3, r3, #8
 80037c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00b      	beq.n	80037f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	f043 0302 	orr.w	r3, r3, #2
 80037e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80037f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d01c      	beq.n	8003836 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f7ff fe3b 	bl	8003478 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6859      	ldr	r1, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <I2C_IsErrorOccurred+0x1bc>)
 800380e:	400b      	ands	r3, r1
 8003810:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	431a      	orrs	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800383a:	4618      	mov	r0, r3
 800383c:	3728      	adds	r7, #40	@ 0x28
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	fe00e800 	.word	0xfe00e800

08003848 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	607b      	str	r3, [r7, #4]
 8003852:	460b      	mov	r3, r1
 8003854:	817b      	strh	r3, [r7, #10]
 8003856:	4613      	mov	r3, r2
 8003858:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800385a:	897b      	ldrh	r3, [r7, #10]
 800385c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003860:	7a7b      	ldrb	r3, [r7, #9]
 8003862:	041b      	lsls	r3, r3, #16
 8003864:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003868:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	4313      	orrs	r3, r2
 8003872:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003876:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	0d5b      	lsrs	r3, r3, #21
 8003882:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003886:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <I2C_TransferConfig+0x60>)
 8003888:	430b      	orrs	r3, r1
 800388a:	43db      	mvns	r3, r3
 800388c:	ea02 0103 	and.w	r1, r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800389a:	bf00      	nop
 800389c:	371c      	adds	r7, #28
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	03ff63ff 	.word	0x03ff63ff

080038ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b20      	cmp	r3, #32
 80038c0:	d138      	bne.n	8003934 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e032      	b.n	8003936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2224      	movs	r2, #36	@ 0x24
 80038dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0201 	bic.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6819      	ldr	r1, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003942:	b480      	push	{r7}
 8003944:	b085      	sub	sp, #20
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b20      	cmp	r3, #32
 8003956:	d139      	bne.n	80039cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800395e:	2b01      	cmp	r3, #1
 8003960:	d101      	bne.n	8003966 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003962:	2302      	movs	r3, #2
 8003964:	e033      	b.n	80039ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2224      	movs	r2, #36	@ 0x24
 8003972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003994:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0201 	orr.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e000      	b.n	80039ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039cc:	2302      	movs	r3, #2
  }
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
	...

080039dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039e0:	4b04      	ldr	r3, [pc, #16]	@ (80039f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	40007000 	.word	0x40007000

080039f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a06:	d130      	bne.n	8003a6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a08:	4b23      	ldr	r3, [pc, #140]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a14:	d038      	beq.n	8003a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a16:	4b20      	ldr	r3, [pc, #128]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a26:	4b1d      	ldr	r3, [pc, #116]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2232      	movs	r2, #50	@ 0x32
 8003a2c:	fb02 f303 	mul.w	r3, r2, r3
 8003a30:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a32:	fba2 2303 	umull	r2, r3, r2, r3
 8003a36:	0c9b      	lsrs	r3, r3, #18
 8003a38:	3301      	adds	r3, #1
 8003a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a3c:	e002      	b.n	8003a44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a44:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a50:	d102      	bne.n	8003a58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f2      	bne.n	8003a3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a58:	4b0f      	ldr	r3, [pc, #60]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a64:	d110      	bne.n	8003a88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e00f      	b.n	8003a8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a76:	d007      	beq.n	8003a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a78:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a80:	4a05      	ldr	r2, [pc, #20]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40007000 	.word	0x40007000
 8003a9c:	20000000 	.word	0x20000000
 8003aa0:	431bde83 	.word	0x431bde83

08003aa4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b088      	sub	sp, #32
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e3ca      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ab6:	4b97      	ldr	r3, [pc, #604]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ac0:	4b94      	ldr	r3, [pc, #592]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f003 0303 	and.w	r3, r3, #3
 8003ac8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0310 	and.w	r3, r3, #16
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 80e4 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d007      	beq.n	8003aee <HAL_RCC_OscConfig+0x4a>
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	2b0c      	cmp	r3, #12
 8003ae2:	f040 808b 	bne.w	8003bfc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f040 8087 	bne.w	8003bfc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003aee:	4b89      	ldr	r3, [pc, #548]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d005      	beq.n	8003b06 <HAL_RCC_OscConfig+0x62>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e3a2      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a1a      	ldr	r2, [r3, #32]
 8003b0a:	4b82      	ldr	r3, [pc, #520]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0308 	and.w	r3, r3, #8
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <HAL_RCC_OscConfig+0x7c>
 8003b16:	4b7f      	ldr	r3, [pc, #508]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b1e:	e005      	b.n	8003b2c <HAL_RCC_OscConfig+0x88>
 8003b20:	4b7c      	ldr	r3, [pc, #496]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d223      	bcs.n	8003b78 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fd55 	bl	80045e4 <RCC_SetFlashLatencyFromMSIRange>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e383      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b44:	4b73      	ldr	r3, [pc, #460]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a72      	ldr	r2, [pc, #456]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b4a:	f043 0308 	orr.w	r3, r3, #8
 8003b4e:	6013      	str	r3, [r2, #0]
 8003b50:	4b70      	ldr	r3, [pc, #448]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	496d      	ldr	r1, [pc, #436]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b62:	4b6c      	ldr	r3, [pc, #432]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	4968      	ldr	r1, [pc, #416]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	604b      	str	r3, [r1, #4]
 8003b76:	e025      	b.n	8003bc4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b78:	4b66      	ldr	r3, [pc, #408]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a65      	ldr	r2, [pc, #404]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b7e:	f043 0308 	orr.w	r3, r3, #8
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	4b63      	ldr	r3, [pc, #396]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4960      	ldr	r1, [pc, #384]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b96:	4b5f      	ldr	r3, [pc, #380]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	495b      	ldr	r1, [pc, #364]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d109      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fd15 	bl	80045e4 <RCC_SetFlashLatencyFromMSIRange>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e343      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bc4:	f000 fc4a 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	4b52      	ldr	r3, [pc, #328]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	091b      	lsrs	r3, r3, #4
 8003bd0:	f003 030f 	and.w	r3, r3, #15
 8003bd4:	4950      	ldr	r1, [pc, #320]	@ (8003d18 <HAL_RCC_OscConfig+0x274>)
 8003bd6:	5ccb      	ldrb	r3, [r1, r3]
 8003bd8:	f003 031f 	and.w	r3, r3, #31
 8003bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003be0:	4a4e      	ldr	r2, [pc, #312]	@ (8003d1c <HAL_RCC_OscConfig+0x278>)
 8003be2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003be4:	4b4e      	ldr	r3, [pc, #312]	@ (8003d20 <HAL_RCC_OscConfig+0x27c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7fe fce7 	bl	80025bc <HAL_InitTick>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d052      	beq.n	8003c9e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
 8003bfa:	e327      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d032      	beq.n	8003c6a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c04:	4b43      	ldr	r3, [pc, #268]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a42      	ldr	r2, [pc, #264]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c10:	f7fe fd24 	bl	800265c <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c18:	f7fe fd20 	bl	800265c <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e310      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d0f0      	beq.n	8003c18 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c36:	4b37      	ldr	r3, [pc, #220]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a36      	ldr	r2, [pc, #216]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c3c:	f043 0308 	orr.w	r3, r3, #8
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b34      	ldr	r3, [pc, #208]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	4931      	ldr	r1, [pc, #196]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c54:	4b2f      	ldr	r3, [pc, #188]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	021b      	lsls	r3, r3, #8
 8003c62:	492c      	ldr	r1, [pc, #176]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	604b      	str	r3, [r1, #4]
 8003c68:	e01a      	b.n	8003ca0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a29      	ldr	r2, [pc, #164]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c70:	f023 0301 	bic.w	r3, r3, #1
 8003c74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c76:	f7fe fcf1 	bl	800265c <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c7e:	f7fe fced 	bl	800265c <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e2dd      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c90:	4b20      	ldr	r3, [pc, #128]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1f0      	bne.n	8003c7e <HAL_RCC_OscConfig+0x1da>
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c9e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d074      	beq.n	8003d96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2b08      	cmp	r3, #8
 8003cb0:	d005      	beq.n	8003cbe <HAL_RCC_OscConfig+0x21a>
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2b0c      	cmp	r3, #12
 8003cb6:	d10e      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	d10b      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cbe:	4b15      	ldr	r3, [pc, #84]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d064      	beq.n	8003d94 <HAL_RCC_OscConfig+0x2f0>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d160      	bne.n	8003d94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e2ba      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cde:	d106      	bne.n	8003cee <HAL_RCC_OscConfig+0x24a>
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	e026      	b.n	8003d3c <HAL_RCC_OscConfig+0x298>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cf6:	d115      	bne.n	8003d24 <HAL_RCC_OscConfig+0x280>
 8003cf8:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a05      	ldr	r2, [pc, #20]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003cfe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	4b03      	ldr	r3, [pc, #12]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a02      	ldr	r2, [pc, #8]	@ (8003d14 <HAL_RCC_OscConfig+0x270>)
 8003d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d0e:	6013      	str	r3, [r2, #0]
 8003d10:	e014      	b.n	8003d3c <HAL_RCC_OscConfig+0x298>
 8003d12:	bf00      	nop
 8003d14:	40021000 	.word	0x40021000
 8003d18:	08009594 	.word	0x08009594
 8003d1c:	20000000 	.word	0x20000000
 8003d20:	20000004 	.word	0x20000004
 8003d24:	4ba0      	ldr	r3, [pc, #640]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a9f      	ldr	r2, [pc, #636]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	4b9d      	ldr	r3, [pc, #628]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a9c      	ldr	r2, [pc, #624]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d013      	beq.n	8003d6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7fe fc8a 	bl	800265c <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d4c:	f7fe fc86 	bl	800265c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b64      	cmp	r3, #100	@ 0x64
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e276      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d5e:	4b92      	ldr	r3, [pc, #584]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x2a8>
 8003d6a:	e014      	b.n	8003d96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6c:	f7fe fc76 	bl	800265c <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d74:	f7fe fc72 	bl	800265c <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b64      	cmp	r3, #100	@ 0x64
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e262      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d86:	4b88      	ldr	r3, [pc, #544]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f0      	bne.n	8003d74 <HAL_RCC_OscConfig+0x2d0>
 8003d92:	e000      	b.n	8003d96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d060      	beq.n	8003e64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d005      	beq.n	8003db4 <HAL_RCC_OscConfig+0x310>
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	2b0c      	cmp	r3, #12
 8003dac:	d119      	bne.n	8003de2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d116      	bne.n	8003de2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db4:	4b7c      	ldr	r3, [pc, #496]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_RCC_OscConfig+0x328>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e23f      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dcc:	4b76      	ldr	r3, [pc, #472]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	061b      	lsls	r3, r3, #24
 8003dda:	4973      	ldr	r1, [pc, #460]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003de0:	e040      	b.n	8003e64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d023      	beq.n	8003e32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dea:	4b6f      	ldr	r3, [pc, #444]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a6e      	ldr	r2, [pc, #440]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fe fc31 	bl	800265c <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dfe:	f7fe fc2d 	bl	800265c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e21d      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e10:	4b65      	ldr	r3, [pc, #404]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1c:	4b62      	ldr	r3, [pc, #392]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	061b      	lsls	r3, r3, #24
 8003e2a:	495f      	ldr	r1, [pc, #380]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	604b      	str	r3, [r1, #4]
 8003e30:	e018      	b.n	8003e64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e32:	4b5d      	ldr	r3, [pc, #372]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a5c      	ldr	r2, [pc, #368]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3e:	f7fe fc0d 	bl	800265c <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e46:	f7fe fc09 	bl	800265c <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e1f9      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e58:	4b53      	ldr	r3, [pc, #332]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1f0      	bne.n	8003e46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0308 	and.w	r3, r3, #8
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d03c      	beq.n	8003eea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d01c      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e78:	4b4b      	ldr	r3, [pc, #300]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e7e:	4a4a      	ldr	r2, [pc, #296]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003e80:	f043 0301 	orr.w	r3, r3, #1
 8003e84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e88:	f7fe fbe8 	bl	800265c <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e90:	f7fe fbe4 	bl	800265c <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e1d4      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ea2:	4b41      	ldr	r3, [pc, #260]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0ef      	beq.n	8003e90 <HAL_RCC_OscConfig+0x3ec>
 8003eb0:	e01b      	b.n	8003eea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec2:	f7fe fbcb 	bl	800265c <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eca:	f7fe fbc7 	bl	800265c <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e1b7      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003edc:	4b32      	ldr	r3, [pc, #200]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1ef      	bne.n	8003eca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 80a6 	beq.w	8004044 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003efc:	4b2a      	ldr	r3, [pc, #168]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10d      	bne.n	8003f24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f08:	4b27      	ldr	r3, [pc, #156]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0c:	4a26      	ldr	r2, [pc, #152]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f14:	4b24      	ldr	r3, [pc, #144]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f1c:	60bb      	str	r3, [r7, #8]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f20:	2301      	movs	r3, #1
 8003f22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f24:	4b21      	ldr	r3, [pc, #132]	@ (8003fac <HAL_RCC_OscConfig+0x508>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d118      	bne.n	8003f62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f30:	4b1e      	ldr	r3, [pc, #120]	@ (8003fac <HAL_RCC_OscConfig+0x508>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a1d      	ldr	r2, [pc, #116]	@ (8003fac <HAL_RCC_OscConfig+0x508>)
 8003f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f3c:	f7fe fb8e 	bl	800265c <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f44:	f7fe fb8a 	bl	800265c <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e17a      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f56:	4b15      	ldr	r3, [pc, #84]	@ (8003fac <HAL_RCC_OscConfig+0x508>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d108      	bne.n	8003f7c <HAL_RCC_OscConfig+0x4d8>
 8003f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f7a:	e029      	b.n	8003fd0 <HAL_RCC_OscConfig+0x52c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b05      	cmp	r3, #5
 8003f82:	d115      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x50c>
 8003f84:	4b08      	ldr	r3, [pc, #32]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8a:	4a07      	ldr	r2, [pc, #28]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f8c:	f043 0304 	orr.w	r3, r3, #4
 8003f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f94:	4b04      	ldr	r3, [pc, #16]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9a:	4a03      	ldr	r2, [pc, #12]	@ (8003fa8 <HAL_RCC_OscConfig+0x504>)
 8003f9c:	f043 0301 	orr.w	r3, r3, #1
 8003fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fa4:	e014      	b.n	8003fd0 <HAL_RCC_OscConfig+0x52c>
 8003fa6:	bf00      	nop
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40007000 	.word	0x40007000
 8003fb0:	4b9c      	ldr	r3, [pc, #624]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8003fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb6:	4a9b      	ldr	r2, [pc, #620]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fc0:	4b98      	ldr	r3, [pc, #608]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc6:	4a97      	ldr	r2, [pc, #604]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8003fc8:	f023 0304 	bic.w	r3, r3, #4
 8003fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d016      	beq.n	8004006 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd8:	f7fe fb40 	bl	800265c <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fe fb3c 	bl	800265c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e12a      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff6:	4b8b      	ldr	r3, [pc, #556]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8003ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0ed      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x53c>
 8004004:	e015      	b.n	8004032 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004006:	f7fe fb29 	bl	800265c <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800400c:	e00a      	b.n	8004024 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fe fb25 	bl	800265c <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e113      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004024:	4b7f      	ldr	r3, [pc, #508]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1ed      	bne.n	800400e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004032:	7ffb      	ldrb	r3, [r7, #31]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d105      	bne.n	8004044 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004038:	4b7a      	ldr	r3, [pc, #488]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800403a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403c:	4a79      	ldr	r2, [pc, #484]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800403e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004042:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 80fe 	beq.w	800424a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004052:	2b02      	cmp	r3, #2
 8004054:	f040 80d0 	bne.w	80041f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004058:	4b72      	ldr	r3, [pc, #456]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f003 0203 	and.w	r2, r3, #3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004068:	429a      	cmp	r2, r3
 800406a:	d130      	bne.n	80040ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	3b01      	subs	r3, #1
 8004078:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800407a:	429a      	cmp	r2, r3
 800407c:	d127      	bne.n	80040ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004088:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800408a:	429a      	cmp	r2, r3
 800408c:	d11f      	bne.n	80040ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004098:	2a07      	cmp	r2, #7
 800409a:	bf14      	ite	ne
 800409c:	2201      	movne	r2, #1
 800409e:	2200      	moveq	r2, #0
 80040a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d113      	bne.n	80040ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	3b01      	subs	r3, #1
 80040b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d109      	bne.n	80040ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	085b      	lsrs	r3, r3, #1
 80040c6:	3b01      	subs	r3, #1
 80040c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d06e      	beq.n	80041ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d069      	beq.n	80041a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040d4:	4b53      	ldr	r3, [pc, #332]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80040e0:	4b50      	ldr	r3, [pc, #320]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0ad      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040f0:	4b4c      	ldr	r3, [pc, #304]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80040f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040fc:	f7fe faae 	bl	800265c <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004104:	f7fe faaa 	bl	800265c <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e09a      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004116:	4b43      	ldr	r3, [pc, #268]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f0      	bne.n	8004104 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004122:	4b40      	ldr	r3, [pc, #256]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	4b40      	ldr	r3, [pc, #256]	@ (8004228 <HAL_RCC_OscConfig+0x784>)
 8004128:	4013      	ands	r3, r2
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004132:	3a01      	subs	r2, #1
 8004134:	0112      	lsls	r2, r2, #4
 8004136:	4311      	orrs	r1, r2
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800413c:	0212      	lsls	r2, r2, #8
 800413e:	4311      	orrs	r1, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004144:	0852      	lsrs	r2, r2, #1
 8004146:	3a01      	subs	r2, #1
 8004148:	0552      	lsls	r2, r2, #21
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004150:	0852      	lsrs	r2, r2, #1
 8004152:	3a01      	subs	r2, #1
 8004154:	0652      	lsls	r2, r2, #25
 8004156:	4311      	orrs	r1, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800415c:	0912      	lsrs	r2, r2, #4
 800415e:	0452      	lsls	r2, r2, #17
 8004160:	430a      	orrs	r2, r1
 8004162:	4930      	ldr	r1, [pc, #192]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004164:	4313      	orrs	r3, r2
 8004166:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004168:	4b2e      	ldr	r3, [pc, #184]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a2d      	ldr	r2, [pc, #180]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800416e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004172:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004174:	4b2b      	ldr	r3, [pc, #172]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	4a2a      	ldr	r2, [pc, #168]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800417a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800417e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004180:	f7fe fa6c 	bl	800265c <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004188:	f7fe fa68 	bl	800265c <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e058      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800419a:	4b22      	ldr	r3, [pc, #136]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041a6:	e050      	b.n	800424a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e04f      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d148      	bne.n	800424a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a19      	ldr	r2, [pc, #100]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041c4:	4b17      	ldr	r3, [pc, #92]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a16      	ldr	r2, [pc, #88]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041d0:	f7fe fa44 	bl	800265c <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d8:	f7fe fa40 	bl	800265c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e030      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCC_OscConfig+0x734>
 80041f6:	e028      	b.n	800424a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b0c      	cmp	r3, #12
 80041fc:	d023      	beq.n	8004246 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fe:	4b09      	ldr	r3, [pc, #36]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a08      	ldr	r2, [pc, #32]	@ (8004224 <HAL_RCC_OscConfig+0x780>)
 8004204:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420a:	f7fe fa27 	bl	800265c <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004210:	e00c      	b.n	800422c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004212:	f7fe fa23 	bl	800265c <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d905      	bls.n	800422c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e013      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
 8004224:	40021000 	.word	0x40021000
 8004228:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800422c:	4b09      	ldr	r3, [pc, #36]	@ (8004254 <HAL_RCC_OscConfig+0x7b0>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1ec      	bne.n	8004212 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004238:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <HAL_RCC_OscConfig+0x7b0>)
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	4905      	ldr	r1, [pc, #20]	@ (8004254 <HAL_RCC_OscConfig+0x7b0>)
 800423e:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_RCC_OscConfig+0x7b4>)
 8004240:	4013      	ands	r3, r2
 8004242:	60cb      	str	r3, [r1, #12]
 8004244:	e001      	b.n	800424a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3720      	adds	r7, #32
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40021000 	.word	0x40021000
 8004258:	feeefffc 	.word	0xfeeefffc

0800425c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e0e7      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004270:	4b75      	ldr	r3, [pc, #468]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	429a      	cmp	r2, r3
 800427c:	d910      	bls.n	80042a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800427e:	4b72      	ldr	r3, [pc, #456]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f023 0207 	bic.w	r2, r3, #7
 8004286:	4970      	ldr	r1, [pc, #448]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	4313      	orrs	r3, r2
 800428c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800428e:	4b6e      	ldr	r3, [pc, #440]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0307 	and.w	r3, r3, #7
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0cf      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d010      	beq.n	80042ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	4b66      	ldr	r3, [pc, #408]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d908      	bls.n	80042ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042bc:	4b63      	ldr	r3, [pc, #396]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	4960      	ldr	r1, [pc, #384]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d04c      	beq.n	8004374 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	2b03      	cmp	r3, #3
 80042e0:	d107      	bne.n	80042f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e2:	4b5a      	ldr	r3, [pc, #360]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d121      	bne.n	8004332 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e0a6      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d107      	bne.n	800430a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042fa:	4b54      	ldr	r3, [pc, #336]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d115      	bne.n	8004332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e09a      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d107      	bne.n	8004322 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004312:	4b4e      	ldr	r3, [pc, #312]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e08e      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004322:	4b4a      	ldr	r3, [pc, #296]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e086      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004332:	4b46      	ldr	r3, [pc, #280]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f023 0203 	bic.w	r2, r3, #3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	4943      	ldr	r1, [pc, #268]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004340:	4313      	orrs	r3, r2
 8004342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004344:	f7fe f98a 	bl	800265c <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434a:	e00a      	b.n	8004362 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434c:	f7fe f986 	bl	800265c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e06e      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004362:	4b3a      	ldr	r3, [pc, #232]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 020c 	and.w	r2, r3, #12
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	429a      	cmp	r2, r3
 8004372:	d1eb      	bne.n	800434c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	4b31      	ldr	r3, [pc, #196]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800438c:	429a      	cmp	r2, r3
 800438e:	d208      	bcs.n	80043a2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004390:	4b2e      	ldr	r3, [pc, #184]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	492b      	ldr	r1, [pc, #172]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043a2:	4b29      	ldr	r3, [pc, #164]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	683a      	ldr	r2, [r7, #0]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d210      	bcs.n	80043d2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b0:	4b25      	ldr	r3, [pc, #148]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f023 0207 	bic.w	r2, r3, #7
 80043b8:	4923      	ldr	r1, [pc, #140]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	4313      	orrs	r3, r2
 80043be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c0:	4b21      	ldr	r3, [pc, #132]	@ (8004448 <HAL_RCC_ClockConfig+0x1ec>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d001      	beq.n	80043d2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e036      	b.n	8004440 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d008      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043de:	4b1b      	ldr	r3, [pc, #108]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	4918      	ldr	r1, [pc, #96]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0308 	and.w	r3, r3, #8
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d009      	beq.n	8004410 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043fc:	4b13      	ldr	r3, [pc, #76]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	4910      	ldr	r1, [pc, #64]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 800440c:	4313      	orrs	r3, r2
 800440e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004410:	f000 f824 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b0d      	ldr	r3, [pc, #52]	@ (800444c <HAL_RCC_ClockConfig+0x1f0>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	f003 030f 	and.w	r3, r3, #15
 8004420:	490b      	ldr	r1, [pc, #44]	@ (8004450 <HAL_RCC_ClockConfig+0x1f4>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	f003 031f 	and.w	r3, r3, #31
 8004428:	fa22 f303 	lsr.w	r3, r2, r3
 800442c:	4a09      	ldr	r2, [pc, #36]	@ (8004454 <HAL_RCC_ClockConfig+0x1f8>)
 800442e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004430:	4b09      	ldr	r3, [pc, #36]	@ (8004458 <HAL_RCC_ClockConfig+0x1fc>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f7fe f8c1 	bl	80025bc <HAL_InitTick>
 800443a:	4603      	mov	r3, r0
 800443c:	72fb      	strb	r3, [r7, #11]

  return status;
 800443e:	7afb      	ldrb	r3, [r7, #11]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40022000 	.word	0x40022000
 800444c:	40021000 	.word	0x40021000
 8004450:	08009594 	.word	0x08009594
 8004454:	20000000 	.word	0x20000000
 8004458:	20000004 	.word	0x20000004

0800445c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800445c:	b480      	push	{r7}
 800445e:	b089      	sub	sp, #36	@ 0x24
 8004460:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
 8004466:	2300      	movs	r3, #0
 8004468:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800446a:	4b3e      	ldr	r3, [pc, #248]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004474:	4b3b      	ldr	r3, [pc, #236]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0303 	and.w	r3, r3, #3
 800447c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_RCC_GetSysClockFreq+0x34>
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	2b0c      	cmp	r3, #12
 8004488:	d121      	bne.n	80044ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d11e      	bne.n	80044ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004490:	4b34      	ldr	r3, [pc, #208]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0308 	and.w	r3, r3, #8
 8004498:	2b00      	cmp	r3, #0
 800449a:	d107      	bne.n	80044ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800449c:	4b31      	ldr	r3, [pc, #196]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 800449e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044a2:	0a1b      	lsrs	r3, r3, #8
 80044a4:	f003 030f 	and.w	r3, r3, #15
 80044a8:	61fb      	str	r3, [r7, #28]
 80044aa:	e005      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044b8:	4a2b      	ldr	r2, [pc, #172]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10d      	bne.n	80044e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044cc:	e00a      	b.n	80044e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d102      	bne.n	80044da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044d4:	4b25      	ldr	r3, [pc, #148]	@ (800456c <HAL_RCC_GetSysClockFreq+0x110>)
 80044d6:	61bb      	str	r3, [r7, #24]
 80044d8:	e004      	b.n	80044e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d101      	bne.n	80044e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044e0:	4b23      	ldr	r3, [pc, #140]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x114>)
 80044e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	2b0c      	cmp	r3, #12
 80044e8:	d134      	bne.n	8004554 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d003      	beq.n	8004502 <HAL_RCC_GetSysClockFreq+0xa6>
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2b03      	cmp	r3, #3
 80044fe:	d003      	beq.n	8004508 <HAL_RCC_GetSysClockFreq+0xac>
 8004500:	e005      	b.n	800450e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004502:	4b1a      	ldr	r3, [pc, #104]	@ (800456c <HAL_RCC_GetSysClockFreq+0x110>)
 8004504:	617b      	str	r3, [r7, #20]
      break;
 8004506:	e005      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004508:	4b19      	ldr	r3, [pc, #100]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x114>)
 800450a:	617b      	str	r3, [r7, #20]
      break;
 800450c:	e002      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	617b      	str	r3, [r7, #20]
      break;
 8004512:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004514:	4b13      	ldr	r3, [pc, #76]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	091b      	lsrs	r3, r3, #4
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	3301      	adds	r3, #1
 8004520:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004522:	4b10      	ldr	r3, [pc, #64]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	0a1b      	lsrs	r3, r3, #8
 8004528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	fb03 f202 	mul.w	r2, r3, r2
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	fbb2 f3f3 	udiv	r3, r2, r3
 8004538:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800453a:	4b0a      	ldr	r3, [pc, #40]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x108>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	0e5b      	lsrs	r3, r3, #25
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	3301      	adds	r3, #1
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004552:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004554:	69bb      	ldr	r3, [r7, #24]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3724      	adds	r7, #36	@ 0x24
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000
 8004568:	080095ac 	.word	0x080095ac
 800456c:	00f42400 	.word	0x00f42400
 8004570:	007a1200 	.word	0x007a1200

08004574 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004574:	b480      	push	{r7}
 8004576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004578:	4b03      	ldr	r3, [pc, #12]	@ (8004588 <HAL_RCC_GetHCLKFreq+0x14>)
 800457a:	681b      	ldr	r3, [r3, #0]
}
 800457c:	4618      	mov	r0, r3
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	20000000 	.word	0x20000000

0800458c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004590:	f7ff fff0 	bl	8004574 <HAL_RCC_GetHCLKFreq>
 8004594:	4602      	mov	r2, r0
 8004596:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	0a1b      	lsrs	r3, r3, #8
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	4904      	ldr	r1, [pc, #16]	@ (80045b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045a2:	5ccb      	ldrb	r3, [r1, r3]
 80045a4:	f003 031f 	and.w	r3, r3, #31
 80045a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40021000 	.word	0x40021000
 80045b4:	080095a4 	.word	0x080095a4

080045b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045bc:	f7ff ffda 	bl	8004574 <HAL_RCC_GetHCLKFreq>
 80045c0:	4602      	mov	r2, r0
 80045c2:	4b06      	ldr	r3, [pc, #24]	@ (80045dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	0adb      	lsrs	r3, r3, #11
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	4904      	ldr	r1, [pc, #16]	@ (80045e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045ce:	5ccb      	ldrb	r3, [r1, r3]
 80045d0:	f003 031f 	and.w	r3, r3, #31
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d8:	4618      	mov	r0, r3
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	080095a4 	.word	0x080095a4

080045e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045f0:	4b2a      	ldr	r3, [pc, #168]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80045fc:	f7ff f9ee 	bl	80039dc <HAL_PWREx_GetVoltageRange>
 8004600:	6178      	str	r0, [r7, #20]
 8004602:	e014      	b.n	800462e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004604:	4b25      	ldr	r3, [pc, #148]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004608:	4a24      	ldr	r2, [pc, #144]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800460a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800460e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004610:	4b22      	ldr	r3, [pc, #136]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800461c:	f7ff f9de 	bl	80039dc <HAL_PWREx_GetVoltageRange>
 8004620:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004622:	4b1e      	ldr	r3, [pc, #120]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004626:	4a1d      	ldr	r2, [pc, #116]	@ (800469c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004628:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800462c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004634:	d10b      	bne.n	800464e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b80      	cmp	r3, #128	@ 0x80
 800463a:	d919      	bls.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004640:	d902      	bls.n	8004648 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004642:	2302      	movs	r3, #2
 8004644:	613b      	str	r3, [r7, #16]
 8004646:	e013      	b.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004648:	2301      	movs	r3, #1
 800464a:	613b      	str	r3, [r7, #16]
 800464c:	e010      	b.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b80      	cmp	r3, #128	@ 0x80
 8004652:	d902      	bls.n	800465a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004654:	2303      	movs	r3, #3
 8004656:	613b      	str	r3, [r7, #16]
 8004658:	e00a      	b.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b80      	cmp	r3, #128	@ 0x80
 800465e:	d102      	bne.n	8004666 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004660:	2302      	movs	r3, #2
 8004662:	613b      	str	r3, [r7, #16]
 8004664:	e004      	b.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b70      	cmp	r3, #112	@ 0x70
 800466a:	d101      	bne.n	8004670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800466c:	2301      	movs	r3, #1
 800466e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004670:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f023 0207 	bic.w	r2, r3, #7
 8004678:	4909      	ldr	r1, [pc, #36]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	4313      	orrs	r3, r2
 800467e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004680:	4b07      	ldr	r3, [pc, #28]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	429a      	cmp	r2, r3
 800468c:	d001      	beq.n	8004692 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e000      	b.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	40021000 	.word	0x40021000
 80046a0:	40022000 	.word	0x40022000

080046a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046ac:	2300      	movs	r3, #0
 80046ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046b0:	2300      	movs	r3, #0
 80046b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d041      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80046c8:	d02a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80046ca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80046ce:	d824      	bhi.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046d4:	d008      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046da:	d81e      	bhi.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80046e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046e4:	d010      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046e6:	e018      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046e8:	4b86      	ldr	r3, [pc, #536]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4a85      	ldr	r2, [pc, #532]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046f4:	e015      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3304      	adds	r3, #4
 80046fa:	2100      	movs	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fabb 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004706:	e00c      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3320      	adds	r3, #32
 800470c:	2100      	movs	r1, #0
 800470e:	4618      	mov	r0, r3
 8004710:	f000 fba6 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004718:	e003      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	74fb      	strb	r3, [r7, #19]
      break;
 800471e:	e000      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004722:	7cfb      	ldrb	r3, [r7, #19]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10b      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004728:	4b76      	ldr	r3, [pc, #472]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800472a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004736:	4973      	ldr	r1, [pc, #460]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004738:	4313      	orrs	r3, r2
 800473a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800473e:	e001      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004740:	7cfb      	ldrb	r3, [r7, #19]
 8004742:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d041      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004754:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004758:	d02a      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800475a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800475e:	d824      	bhi.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004760:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004764:	d008      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004766:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800476a:	d81e      	bhi.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004770:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004774:	d010      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004776:	e018      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004778:	4b62      	ldr	r3, [pc, #392]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a61      	ldr	r2, [pc, #388]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004782:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004784:	e015      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3304      	adds	r3, #4
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fa73 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004796:	e00c      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3320      	adds	r3, #32
 800479c:	2100      	movs	r1, #0
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fb5e 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 80047a4:	4603      	mov	r3, r0
 80047a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047a8:	e003      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	74fb      	strb	r3, [r7, #19]
      break;
 80047ae:	e000      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80047b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10b      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047b8:	4b52      	ldr	r3, [pc, #328]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047c6:	494f      	ldr	r1, [pc, #316]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047ce:	e001      	b.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80a0 	beq.w	8004922 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047e2:	2300      	movs	r3, #0
 80047e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047e6:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80047f6:	2300      	movs	r3, #0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00d      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047fc:	4b41      	ldr	r3, [pc, #260]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	4a40      	ldr	r2, [pc, #256]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004806:	6593      	str	r3, [r2, #88]	@ 0x58
 8004808:	4b3e      	ldr	r3, [pc, #248]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004810:	60bb      	str	r3, [r7, #8]
 8004812:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004814:	2301      	movs	r3, #1
 8004816:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004818:	4b3b      	ldr	r3, [pc, #236]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a3a      	ldr	r2, [pc, #232]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800481e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004822:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004824:	f7fd ff1a 	bl	800265c <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800482a:	e009      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800482c:	f7fd ff16 	bl	800265c <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d902      	bls.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	74fb      	strb	r3, [r7, #19]
        break;
 800483e:	e005      	b.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004840:	4b31      	ldr	r3, [pc, #196]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0ef      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800484c:	7cfb      	ldrb	r3, [r7, #19]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d15c      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004852:	4b2c      	ldr	r3, [pc, #176]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800485c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01f      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	429a      	cmp	r2, r3
 800486e:	d019      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004870:	4b24      	ldr	r3, [pc, #144]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800487a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800487c:	4b21      	ldr	r3, [pc, #132]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800487e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004882:	4a20      	ldr	r2, [pc, #128]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800488c:	4b1d      	ldr	r3, [pc, #116]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004892:	4a1c      	ldr	r2, [pc, #112]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800489c:	4a19      	ldr	r2, [pc, #100]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d016      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ae:	f7fd fed5 	bl	800265c <HAL_GetTick>
 80048b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048b4:	e00b      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b6:	f7fd fed1 	bl	800265c <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d902      	bls.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	74fb      	strb	r3, [r7, #19]
            break;
 80048cc:	e006      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ec      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80048dc:	7cfb      	ldrb	r3, [r7, #19]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10c      	bne.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048e2:	4b08      	ldr	r3, [pc, #32]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f2:	4904      	ldr	r1, [pc, #16]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048fa:	e009      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048fc:	7cfb      	ldrb	r3, [r7, #19]
 80048fe:	74bb      	strb	r3, [r7, #18]
 8004900:	e006      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800490c:	7cfb      	ldrb	r3, [r7, #19]
 800490e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004910:	7c7b      	ldrb	r3, [r7, #17]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d105      	bne.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004916:	4b9e      	ldr	r3, [pc, #632]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491a:	4a9d      	ldr	r2, [pc, #628]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004920:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800492e:	4b98      	ldr	r3, [pc, #608]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004934:	f023 0203 	bic.w	r2, r3, #3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493c:	4994      	ldr	r1, [pc, #592]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00a      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004950:	4b8f      	ldr	r3, [pc, #572]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	f023 020c 	bic.w	r2, r3, #12
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495e:	498c      	ldr	r1, [pc, #560]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0304 	and.w	r3, r3, #4
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004972:	4b87      	ldr	r3, [pc, #540]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004978:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	4983      	ldr	r1, [pc, #524]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004982:	4313      	orrs	r3, r2
 8004984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004994:	4b7e      	ldr	r3, [pc, #504]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a2:	497b      	ldr	r1, [pc, #492]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0310 	and.w	r3, r3, #16
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049b6:	4b76      	ldr	r3, [pc, #472]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049c4:	4972      	ldr	r1, [pc, #456]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00a      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049d8:	4b6d      	ldr	r3, [pc, #436]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e6:	496a      	ldr	r1, [pc, #424]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00a      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049fa:	4b65      	ldr	r3, [pc, #404]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a08:	4961      	ldr	r1, [pc, #388]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00a      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a1c:	4b5c      	ldr	r3, [pc, #368]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2a:	4959      	ldr	r1, [pc, #356]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00a      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a3e:	4b54      	ldr	r3, [pc, #336]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a44:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a4c:	4950      	ldr	r1, [pc, #320]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00a      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a60:	4b4b      	ldr	r3, [pc, #300]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a66:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a6e:	4948      	ldr	r1, [pc, #288]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a82:	4b43      	ldr	r3, [pc, #268]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a90:	493f      	ldr	r1, [pc, #252]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d028      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aaa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ab2:	4937      	ldr	r1, [pc, #220]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004abe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ac2:	d106      	bne.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ac4:	4b32      	ldr	r3, [pc, #200]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4a31      	ldr	r2, [pc, #196]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ace:	60d3      	str	r3, [r2, #12]
 8004ad0:	e011      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ad6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ada:	d10c      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f000 f8c8 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004aec:	7cfb      	ldrb	r3, [r7, #19]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004af2:	7cfb      	ldrb	r3, [r7, #19]
 8004af4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d028      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b02:	4b23      	ldr	r3, [pc, #140]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b10:	491f      	ldr	r1, [pc, #124]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b20:	d106      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b22:	4b1b      	ldr	r3, [pc, #108]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	4a1a      	ldr	r2, [pc, #104]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b2c:	60d3      	str	r3, [r2, #12]
 8004b2e:	e011      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b38:	d10c      	bne.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	2101      	movs	r1, #1
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 f899 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004b46:	4603      	mov	r3, r0
 8004b48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b4a:	7cfb      	ldrb	r3, [r7, #19]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b50:	7cfb      	ldrb	r3, [r7, #19]
 8004b52:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d02b      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b60:	4b0b      	ldr	r3, [pc, #44]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b6e:	4908      	ldr	r1, [pc, #32]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b7e:	d109      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b80:	4b03      	ldr	r3, [pc, #12]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	4a02      	ldr	r2, [pc, #8]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b8a:	60d3      	str	r3, [r2, #12]
 8004b8c:	e014      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b9c:	d10c      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 f867 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004baa:	4603      	mov	r3, r0
 8004bac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bae:	7cfb      	ldrb	r3, [r7, #19]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004bb4:	7cfb      	ldrb	r3, [r7, #19]
 8004bb6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d02f      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bd2:	4928      	ldr	r1, [pc, #160]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004be2:	d10d      	bne.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3304      	adds	r3, #4
 8004be8:	2102      	movs	r1, #2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 f844 	bl	8004c78 <RCCEx_PLLSAI1_Config>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d014      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004bfa:	7cfb      	ldrb	r3, [r7, #19]
 8004bfc:	74bb      	strb	r3, [r7, #18]
 8004bfe:	e011      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c08:	d10c      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3320      	adds	r3, #32
 8004c0e:	2102      	movs	r1, #2
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 f925 	bl	8004e60 <RCCEx_PLLSAI2_Config>
 8004c16:	4603      	mov	r3, r0
 8004c18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c1a:	7cfb      	ldrb	r3, [r7, #19]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c20:	7cfb      	ldrb	r3, [r7, #19]
 8004c22:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c30:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c36:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c3e:	490d      	ldr	r1, [pc, #52]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00b      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c52:	4b08      	ldr	r3, [pc, #32]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c62:	4904      	ldr	r1, [pc, #16]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c6a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3718      	adds	r7, #24
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	40021000 	.word	0x40021000

08004c78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c86:	4b75      	ldr	r3, [pc, #468]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f003 0303 	and.w	r3, r3, #3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d018      	beq.n	8004cc4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c92:	4b72      	ldr	r3, [pc, #456]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0203 	and.w	r2, r3, #3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d10d      	bne.n	8004cbe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d009      	beq.n	8004cbe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004caa:	4b6c      	ldr	r3, [pc, #432]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	091b      	lsrs	r3, r3, #4
 8004cb0:	f003 0307 	and.w	r3, r3, #7
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
       ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d047      	beq.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
 8004cc2:	e044      	b.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d018      	beq.n	8004cfe <RCCEx_PLLSAI1_Config+0x86>
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d825      	bhi.n	8004d1c <RCCEx_PLLSAI1_Config+0xa4>
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d002      	beq.n	8004cda <RCCEx_PLLSAI1_Config+0x62>
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d009      	beq.n	8004cec <RCCEx_PLLSAI1_Config+0x74>
 8004cd8:	e020      	b.n	8004d1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cda:	4b60      	ldr	r3, [pc, #384]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d11d      	bne.n	8004d22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cea:	e01a      	b.n	8004d22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cec:	4b5b      	ldr	r3, [pc, #364]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d116      	bne.n	8004d26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfc:	e013      	b.n	8004d26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cfe:	4b57      	ldr	r3, [pc, #348]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10f      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d0a:	4b54      	ldr	r3, [pc, #336]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d109      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d1a:	e006      	b.n	8004d2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d20:	e004      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d22:	bf00      	nop
 8004d24:	e002      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10d      	bne.n	8004d4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d32:	4b4a      	ldr	r3, [pc, #296]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	430b      	orrs	r3, r1
 8004d48:	4944      	ldr	r1, [pc, #272]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d17d      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d54:	4b41      	ldr	r3, [pc, #260]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a40      	ldr	r2, [pc, #256]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d60:	f7fd fc7c 	bl	800265c <HAL_GetTick>
 8004d64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d66:	e009      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d68:	f7fd fc78 	bl	800265c <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d902      	bls.n	8004d7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	73fb      	strb	r3, [r7, #15]
        break;
 8004d7a:	e005      	b.n	8004d88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d7c:	4b37      	ldr	r3, [pc, #220]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1ef      	bne.n	8004d68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d160      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d111      	bne.n	8004db8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d94:	4b31      	ldr	r3, [pc, #196]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6892      	ldr	r2, [r2, #8]
 8004da4:	0211      	lsls	r1, r2, #8
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	68d2      	ldr	r2, [r2, #12]
 8004daa:	0912      	lsrs	r2, r2, #4
 8004dac:	0452      	lsls	r2, r2, #17
 8004dae:	430a      	orrs	r2, r1
 8004db0:	492a      	ldr	r1, [pc, #168]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	610b      	str	r3, [r1, #16]
 8004db6:	e027      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d112      	bne.n	8004de4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dbe:	4b27      	ldr	r3, [pc, #156]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004dc6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6892      	ldr	r2, [r2, #8]
 8004dce:	0211      	lsls	r1, r2, #8
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6912      	ldr	r2, [r2, #16]
 8004dd4:	0852      	lsrs	r2, r2, #1
 8004dd6:	3a01      	subs	r2, #1
 8004dd8:	0552      	lsls	r2, r2, #21
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	491f      	ldr	r1, [pc, #124]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	610b      	str	r3, [r1, #16]
 8004de2:	e011      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004de4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004dec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6892      	ldr	r2, [r2, #8]
 8004df4:	0211      	lsls	r1, r2, #8
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6952      	ldr	r2, [r2, #20]
 8004dfa:	0852      	lsrs	r2, r2, #1
 8004dfc:	3a01      	subs	r2, #1
 8004dfe:	0652      	lsls	r2, r2, #25
 8004e00:	430a      	orrs	r2, r1
 8004e02:	4916      	ldr	r1, [pc, #88]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e08:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a13      	ldr	r2, [pc, #76]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7fd fc22 	bl	800265c <HAL_GetTick>
 8004e18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e1a:	e009      	b.n	8004e30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e1c:	f7fd fc1e 	bl	800265c <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d902      	bls.n	8004e30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e2e:	e005      	b.n	8004e3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e30:	4b0a      	ldr	r3, [pc, #40]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0ef      	beq.n	8004e1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e3c:	7bfb      	ldrb	r3, [r7, #15]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e44:	691a      	ldr	r2, [r3, #16]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	4904      	ldr	r1, [pc, #16]	@ (8004e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40021000 	.word	0x40021000

08004e60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d018      	beq.n	8004eac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e7a:	4b67      	ldr	r3, [pc, #412]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0203 	and.w	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d10d      	bne.n	8004ea6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e92:	4b61      	ldr	r3, [pc, #388]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d047      	beq.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	73fb      	strb	r3, [r7, #15]
 8004eaa:	e044      	b.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d018      	beq.n	8004ee6 <RCCEx_PLLSAI2_Config+0x86>
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d825      	bhi.n	8004f04 <RCCEx_PLLSAI2_Config+0xa4>
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d002      	beq.n	8004ec2 <RCCEx_PLLSAI2_Config+0x62>
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d009      	beq.n	8004ed4 <RCCEx_PLLSAI2_Config+0x74>
 8004ec0:	e020      	b.n	8004f04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ec2:	4b55      	ldr	r3, [pc, #340]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d11d      	bne.n	8004f0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ed2:	e01a      	b.n	8004f0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ed4:	4b50      	ldr	r3, [pc, #320]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d116      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee4:	e013      	b.n	8004f0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10f      	bne.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ef2:	4b49      	ldr	r3, [pc, #292]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f02:	e006      	b.n	8004f12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
      break;
 8004f08:	e004      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f0a:	bf00      	nop
 8004f0c:	e002      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f0e:	bf00      	nop
 8004f10:	e000      	b.n	8004f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10d      	bne.n	8004f36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6819      	ldr	r1, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	4939      	ldr	r1, [pc, #228]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d167      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f3c:	4b36      	ldr	r3, [pc, #216]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a35      	ldr	r2, [pc, #212]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f48:	f7fd fb88 	bl	800265c <HAL_GetTick>
 8004f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f4e:	e009      	b.n	8004f64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f50:	f7fd fb84 	bl	800265c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d902      	bls.n	8004f64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	73fb      	strb	r3, [r7, #15]
        break;
 8004f62:	e005      	b.n	8004f70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f64:	4b2c      	ldr	r3, [pc, #176]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1ef      	bne.n	8004f50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d14a      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d111      	bne.n	8004fa0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f7c:	4b26      	ldr	r3, [pc, #152]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6892      	ldr	r2, [r2, #8]
 8004f8c:	0211      	lsls	r1, r2, #8
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	68d2      	ldr	r2, [r2, #12]
 8004f92:	0912      	lsrs	r2, r2, #4
 8004f94:	0452      	lsls	r2, r2, #17
 8004f96:	430a      	orrs	r2, r1
 8004f98:	491f      	ldr	r1, [pc, #124]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	614b      	str	r3, [r1, #20]
 8004f9e:	e011      	b.n	8004fc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fa8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6892      	ldr	r2, [r2, #8]
 8004fb0:	0211      	lsls	r1, r2, #8
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6912      	ldr	r2, [r2, #16]
 8004fb6:	0852      	lsrs	r2, r2, #1
 8004fb8:	3a01      	subs	r2, #1
 8004fba:	0652      	lsls	r2, r2, #25
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	4916      	ldr	r1, [pc, #88]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004fc4:	4b14      	ldr	r3, [pc, #80]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a13      	ldr	r2, [pc, #76]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd0:	f7fd fb44 	bl	800265c <HAL_GetTick>
 8004fd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fd6:	e009      	b.n	8004fec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fd8:	f7fd fb40 	bl	800265c <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d902      	bls.n	8004fec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	73fb      	strb	r3, [r7, #15]
          break;
 8004fea:	e005      	b.n	8004ff8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fec:	4b0a      	ldr	r3, [pc, #40]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0ef      	beq.n	8004fd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d106      	bne.n	800500c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004ffe:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005000:	695a      	ldr	r2, [r3, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	4904      	ldr	r1, [pc, #16]	@ (8005018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005008:	4313      	orrs	r3, r2
 800500a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800500c:	7bfb      	ldrb	r3, [r7, #15]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	40021000 	.word	0x40021000

0800501c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e040      	b.n	80050b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005032:	2b00      	cmp	r3, #0
 8005034:	d106      	bne.n	8005044 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7fd f8fc 	bl	800223c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2224      	movs	r2, #36	@ 0x24
 8005048:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0201 	bic.w	r2, r2, #1
 8005058:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505e:	2b00      	cmp	r3, #0
 8005060:	d002      	beq.n	8005068 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fedc 	bl	8005e20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fc21 	bl	80058b0 <UART_SetConfig>
 800506e:	4603      	mov	r3, r0
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e01b      	b.n	80050b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685a      	ldr	r2, [r3, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689a      	ldr	r2, [r3, #8]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005096:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 ff5b 	bl	8005f64 <UART_CheckIdleState>
 80050ae:	4603      	mov	r3, r0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	@ 0x28
 80050bc:	af02      	add	r7, sp, #8
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	4613      	mov	r3, r2
 80050c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d177      	bne.n	80051c0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_UART_Transmit+0x24>
 80050d6:	88fb      	ldrh	r3, [r7, #6]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e070      	b.n	80051c2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2221      	movs	r2, #33	@ 0x21
 80050ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050ee:	f7fd fab5 	bl	800265c <HAL_GetTick>
 80050f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	88fa      	ldrh	r2, [r7, #6]
 80050f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	88fa      	ldrh	r2, [r7, #6]
 8005100:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510c:	d108      	bne.n	8005120 <HAL_UART_Transmit+0x68>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d104      	bne.n	8005120 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005116:	2300      	movs	r3, #0
 8005118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	61bb      	str	r3, [r7, #24]
 800511e:	e003      	b.n	8005128 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005124:	2300      	movs	r3, #0
 8005126:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005128:	e02f      	b.n	800518a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	2200      	movs	r2, #0
 8005132:	2180      	movs	r1, #128	@ 0x80
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 ffbd 	bl	80060b4 <UART_WaitOnFlagUntilTimeout>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d004      	beq.n	800514a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e03b      	b.n	80051c2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10b      	bne.n	8005168 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	881a      	ldrh	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800515c:	b292      	uxth	r2, r2
 800515e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	3302      	adds	r3, #2
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	e007      	b.n	8005178 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	781a      	ldrb	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	3301      	adds	r3, #1
 8005176:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1c9      	bne.n	800512a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	2200      	movs	r2, #0
 800519e:	2140      	movs	r1, #64	@ 0x40
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 ff87 	bl	80060b4 <UART_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d004      	beq.n	80051b6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2220      	movs	r2, #32
 80051b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e005      	b.n	80051c2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2220      	movs	r2, #32
 80051ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	e000      	b.n	80051c2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80051c0:	2302      	movs	r3, #2
  }
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3720      	adds	r7, #32
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
	...

080051cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08a      	sub	sp, #40	@ 0x28
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	4613      	mov	r3, r2
 80051d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051e0:	2b20      	cmp	r3, #32
 80051e2:	d137      	bne.n	8005254 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <HAL_UART_Receive_IT+0x24>
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e030      	b.n	8005256 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a18      	ldr	r2, [pc, #96]	@ (8005260 <HAL_UART_Receive_IT+0x94>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d01f      	beq.n	8005244 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d018      	beq.n	8005244 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	e853 3f00 	ldrex	r3, [r3]
 800521e:	613b      	str	r3, [r7, #16]
   return(result);
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005226:	627b      	str	r3, [r7, #36]	@ 0x24
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	461a      	mov	r2, r3
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	623b      	str	r3, [r7, #32]
 8005232:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	69f9      	ldr	r1, [r7, #28]
 8005236:	6a3a      	ldr	r2, [r7, #32]
 8005238:	e841 2300 	strex	r3, r2, [r1]
 800523c:	61bb      	str	r3, [r7, #24]
   return(result);
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1e6      	bne.n	8005212 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005244:	88fb      	ldrh	r3, [r7, #6]
 8005246:	461a      	mov	r2, r3
 8005248:	68b9      	ldr	r1, [r7, #8]
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 ffa0 	bl	8006190 <UART_Start_Receive_IT>
 8005250:	4603      	mov	r3, r0
 8005252:	e000      	b.n	8005256 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005254:	2302      	movs	r3, #2
  }
}
 8005256:	4618      	mov	r0, r3
 8005258:	3728      	adds	r7, #40	@ 0x28
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40008000 	.word	0x40008000

08005264 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b0ba      	sub	sp, #232	@ 0xe8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800528a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800528e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005292:	4013      	ands	r3, r2
 8005294:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005298:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800529c:	2b00      	cmp	r3, #0
 800529e:	d115      	bne.n	80052cc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052a4:	f003 0320 	and.w	r3, r3, #32
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00f      	beq.n	80052cc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052b0:	f003 0320 	and.w	r3, r3, #32
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d009      	beq.n	80052cc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 82ca 	beq.w	8005856 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	4798      	blx	r3
      }
      return;
 80052ca:	e2c4      	b.n	8005856 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80052cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 8117 	beq.w	8005504 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80052d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80052e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80052e6:	4b85      	ldr	r3, [pc, #532]	@ (80054fc <HAL_UART_IRQHandler+0x298>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f000 810a 	beq.w	8005504 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d011      	beq.n	8005320 <HAL_UART_IRQHandler+0xbc>
 80052fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2201      	movs	r2, #1
 800530e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005316:	f043 0201 	orr.w	r2, r3, #1
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d011      	beq.n	8005350 <HAL_UART_IRQHandler+0xec>
 800532c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00b      	beq.n	8005350 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2202      	movs	r2, #2
 800533e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005346:	f043 0204 	orr.w	r2, r3, #4
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d011      	beq.n	8005380 <HAL_UART_IRQHandler+0x11c>
 800535c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00b      	beq.n	8005380 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2204      	movs	r2, #4
 800536e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005376:	f043 0202 	orr.w	r2, r3, #2
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d017      	beq.n	80053bc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800538c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d105      	bne.n	80053a4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800539c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d00b      	beq.n	80053bc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2208      	movs	r2, #8
 80053aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053b2:	f043 0208 	orr.w	r2, r3, #8
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80053bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d012      	beq.n	80053ee <HAL_UART_IRQHandler+0x18a>
 80053c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00c      	beq.n	80053ee <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 8230 	beq.w	800585a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80053fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00d      	beq.n	8005422 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d007      	beq.n	8005422 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005428:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005436:	2b40      	cmp	r3, #64	@ 0x40
 8005438:	d005      	beq.n	8005446 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800543a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800543e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005442:	2b00      	cmp	r3, #0
 8005444:	d04f      	beq.n	80054e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 ff68 	bl	800631c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d141      	bne.n	80054de <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3308      	adds	r3, #8
 8005460:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005464:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005470:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005478:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3308      	adds	r3, #8
 8005482:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005486:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800548a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005492:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800549e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1d9      	bne.n	800545a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d013      	beq.n	80054d6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054b2:	4a13      	ldr	r2, [pc, #76]	@ (8005500 <HAL_UART_IRQHandler+0x29c>)
 80054b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7fd fa4d 	bl	800295a <HAL_DMA_Abort_IT>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d017      	beq.n	80054f6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80054d0:	4610      	mov	r0, r2
 80054d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d4:	e00f      	b.n	80054f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f9d4 	bl	8005884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054dc:	e00b      	b.n	80054f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f9d0 	bl	8005884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e4:	e007      	b.n	80054f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f9cc 	bl	8005884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80054f4:	e1b1      	b.n	800585a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f6:	bf00      	nop
    return;
 80054f8:	e1af      	b.n	800585a <HAL_UART_IRQHandler+0x5f6>
 80054fa:	bf00      	nop
 80054fc:	04000120 	.word	0x04000120
 8005500:	080063e5 	.word	0x080063e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005508:	2b01      	cmp	r3, #1
 800550a:	f040 816a 	bne.w	80057e2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800550e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005512:	f003 0310 	and.w	r3, r3, #16
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 8163 	beq.w	80057e2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800551c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005520:	f003 0310 	and.w	r3, r3, #16
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 815c 	beq.w	80057e2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2210      	movs	r2, #16
 8005530:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800553c:	2b40      	cmp	r3, #64	@ 0x40
 800553e:	f040 80d4 	bne.w	80056ea <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800554e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005552:	2b00      	cmp	r3, #0
 8005554:	f000 80ad 	beq.w	80056b2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800555e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005562:	429a      	cmp	r2, r3
 8005564:	f080 80a5 	bcs.w	80056b2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800556e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0320 	and.w	r3, r3, #32
 800557e:	2b00      	cmp	r3, #0
 8005580:	f040 8086 	bne.w	8005690 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800559c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	461a      	mov	r2, r3
 80055aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80055b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055be:	e841 2300 	strex	r3, r2, [r1]
 80055c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1da      	bne.n	8005584 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	3308      	adds	r3, #8
 80055d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055d8:	e853 3f00 	ldrex	r3, [r3]
 80055dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80055de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055e0:	f023 0301 	bic.w	r3, r3, #1
 80055e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055fe:	e841 2300 	strex	r3, r2, [r1]
 8005602:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005604:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1e1      	bne.n	80055ce <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3308      	adds	r3, #8
 8005610:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005612:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800561a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800561c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005620:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3308      	adds	r3, #8
 800562a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800562e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005630:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005634:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800563c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e3      	bne.n	800560a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2220      	movs	r2, #32
 8005646:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005658:	e853 3f00 	ldrex	r3, [r3]
 800565c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800565e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005660:	f023 0310 	bic.w	r3, r3, #16
 8005664:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	461a      	mov	r2, r3
 800566e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005672:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005674:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005676:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005678:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800567a:	e841 2300 	strex	r3, r2, [r1]
 800567e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005680:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1e4      	bne.n	8005650 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800568a:	4618      	mov	r0, r3
 800568c:	f7fd f927 	bl	80028de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	4619      	mov	r1, r3
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f8f4 	bl	8005898 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056b0:	e0d5      	b.n	800585e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056bc:	429a      	cmp	r2, r3
 80056be:	f040 80ce 	bne.w	800585e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	f040 80c5 	bne.w	800585e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056e0:	4619      	mov	r1, r3
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f8d8 	bl	8005898 <HAL_UARTEx_RxEventCallback>
      return;
 80056e8:	e0b9      	b.n	800585e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005704:	b29b      	uxth	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	f000 80ab 	beq.w	8005862 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800570c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 80a6 	beq.w	8005862 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005726:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800572a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005738:	647b      	str	r3, [r7, #68]	@ 0x44
 800573a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800573e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005740:	e841 2300 	strex	r3, r2, [r1]
 8005744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e4      	bne.n	8005716 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	3308      	adds	r3, #8
 8005752:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	e853 3f00 	ldrex	r3, [r3]
 800575a:	623b      	str	r3, [r7, #32]
   return(result);
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3308      	adds	r3, #8
 800576c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005770:	633a      	str	r2, [r7, #48]	@ 0x30
 8005772:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005774:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005778:	e841 2300 	strex	r3, r2, [r1]
 800577c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800577e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1e3      	bne.n	800574c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	e853 3f00 	ldrex	r3, [r3]
 80057a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f023 0310 	bic.w	r3, r3, #16
 80057ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057ba:	61fb      	str	r3, [r7, #28]
 80057bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	69b9      	ldr	r1, [r7, #24]
 80057c0:	69fa      	ldr	r2, [r7, #28]
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	617b      	str	r3, [r7, #20]
   return(result);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e4      	bne.n	8005798 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2202      	movs	r2, #2
 80057d2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057d8:	4619      	mov	r1, r3
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f85c 	bl	8005898 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80057e0:	e03f      	b.n	8005862 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80057e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00e      	beq.n	800580c <HAL_UART_IRQHandler+0x5a8>
 80057ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d008      	beq.n	800580c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005802:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 ffe9 	bl	80067dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800580a:	e02d      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800580c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005810:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00e      	beq.n	8005836 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800581c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005820:	2b00      	cmp	r3, #0
 8005822:	d008      	beq.n	8005836 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01c      	beq.n	8005866 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	4798      	blx	r3
    }
    return;
 8005834:	e017      	b.n	8005866 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	d012      	beq.n	8005868 <HAL_UART_IRQHandler+0x604>
 8005842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00c      	beq.n	8005868 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 fdde 	bl	8006410 <UART_EndTransmit_IT>
    return;
 8005854:	e008      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
      return;
 8005856:	bf00      	nop
 8005858:	e006      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
    return;
 800585a:	bf00      	nop
 800585c:	e004      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
      return;
 800585e:	bf00      	nop
 8005860:	e002      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
      return;
 8005862:	bf00      	nop
 8005864:	e000      	b.n	8005868 <HAL_UART_IRQHandler+0x604>
    return;
 8005866:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005868:	37e8      	adds	r7, #232	@ 0xe8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop

08005870 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	460b      	mov	r3, r1
 80058a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058b4:	b08a      	sub	sp, #40	@ 0x28
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	689a      	ldr	r2, [r3, #8]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	431a      	orrs	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	431a      	orrs	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	4ba4      	ldr	r3, [pc, #656]	@ (8005b70 <UART_SetConfig+0x2c0>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	6812      	ldr	r2, [r2, #0]
 80058e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058e8:	430b      	orrs	r3, r1
 80058ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a99      	ldr	r2, [pc, #612]	@ (8005b74 <UART_SetConfig+0x2c4>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d004      	beq.n	800591c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005918:	4313      	orrs	r3, r2
 800591a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800592c:	430a      	orrs	r2, r1
 800592e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a90      	ldr	r2, [pc, #576]	@ (8005b78 <UART_SetConfig+0x2c8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d126      	bne.n	8005988 <UART_SetConfig+0xd8>
 800593a:	4b90      	ldr	r3, [pc, #576]	@ (8005b7c <UART_SetConfig+0x2cc>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	2b03      	cmp	r3, #3
 8005946:	d81b      	bhi.n	8005980 <UART_SetConfig+0xd0>
 8005948:	a201      	add	r2, pc, #4	@ (adr r2, 8005950 <UART_SetConfig+0xa0>)
 800594a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594e:	bf00      	nop
 8005950:	08005961 	.word	0x08005961
 8005954:	08005971 	.word	0x08005971
 8005958:	08005969 	.word	0x08005969
 800595c:	08005979 	.word	0x08005979
 8005960:	2301      	movs	r3, #1
 8005962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005966:	e116      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005968:	2302      	movs	r3, #2
 800596a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800596e:	e112      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005970:	2304      	movs	r3, #4
 8005972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005976:	e10e      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005978:	2308      	movs	r3, #8
 800597a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800597e:	e10a      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005980:	2310      	movs	r3, #16
 8005982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005986:	e106      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a7c      	ldr	r2, [pc, #496]	@ (8005b80 <UART_SetConfig+0x2d0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d138      	bne.n	8005a04 <UART_SetConfig+0x154>
 8005992:	4b7a      	ldr	r3, [pc, #488]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005998:	f003 030c 	and.w	r3, r3, #12
 800599c:	2b0c      	cmp	r3, #12
 800599e:	d82d      	bhi.n	80059fc <UART_SetConfig+0x14c>
 80059a0:	a201      	add	r2, pc, #4	@ (adr r2, 80059a8 <UART_SetConfig+0xf8>)
 80059a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a6:	bf00      	nop
 80059a8:	080059dd 	.word	0x080059dd
 80059ac:	080059fd 	.word	0x080059fd
 80059b0:	080059fd 	.word	0x080059fd
 80059b4:	080059fd 	.word	0x080059fd
 80059b8:	080059ed 	.word	0x080059ed
 80059bc:	080059fd 	.word	0x080059fd
 80059c0:	080059fd 	.word	0x080059fd
 80059c4:	080059fd 	.word	0x080059fd
 80059c8:	080059e5 	.word	0x080059e5
 80059cc:	080059fd 	.word	0x080059fd
 80059d0:	080059fd 	.word	0x080059fd
 80059d4:	080059fd 	.word	0x080059fd
 80059d8:	080059f5 	.word	0x080059f5
 80059dc:	2300      	movs	r3, #0
 80059de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e2:	e0d8      	b.n	8005b96 <UART_SetConfig+0x2e6>
 80059e4:	2302      	movs	r3, #2
 80059e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ea:	e0d4      	b.n	8005b96 <UART_SetConfig+0x2e6>
 80059ec:	2304      	movs	r3, #4
 80059ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f2:	e0d0      	b.n	8005b96 <UART_SetConfig+0x2e6>
 80059f4:	2308      	movs	r3, #8
 80059f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059fa:	e0cc      	b.n	8005b96 <UART_SetConfig+0x2e6>
 80059fc:	2310      	movs	r3, #16
 80059fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a02:	e0c8      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a5e      	ldr	r2, [pc, #376]	@ (8005b84 <UART_SetConfig+0x2d4>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d125      	bne.n	8005a5a <UART_SetConfig+0x1aa>
 8005a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005a18:	2b30      	cmp	r3, #48	@ 0x30
 8005a1a:	d016      	beq.n	8005a4a <UART_SetConfig+0x19a>
 8005a1c:	2b30      	cmp	r3, #48	@ 0x30
 8005a1e:	d818      	bhi.n	8005a52 <UART_SetConfig+0x1a2>
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d00a      	beq.n	8005a3a <UART_SetConfig+0x18a>
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d814      	bhi.n	8005a52 <UART_SetConfig+0x1a2>
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <UART_SetConfig+0x182>
 8005a2c:	2b10      	cmp	r3, #16
 8005a2e:	d008      	beq.n	8005a42 <UART_SetConfig+0x192>
 8005a30:	e00f      	b.n	8005a52 <UART_SetConfig+0x1a2>
 8005a32:	2300      	movs	r3, #0
 8005a34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a38:	e0ad      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a40:	e0a9      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a42:	2304      	movs	r3, #4
 8005a44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a48:	e0a5      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a4a:	2308      	movs	r3, #8
 8005a4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a50:	e0a1      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a52:	2310      	movs	r3, #16
 8005a54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a58:	e09d      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b88 <UART_SetConfig+0x2d8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d125      	bne.n	8005ab0 <UART_SetConfig+0x200>
 8005a64:	4b45      	ldr	r3, [pc, #276]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a70:	d016      	beq.n	8005aa0 <UART_SetConfig+0x1f0>
 8005a72:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a74:	d818      	bhi.n	8005aa8 <UART_SetConfig+0x1f8>
 8005a76:	2b80      	cmp	r3, #128	@ 0x80
 8005a78:	d00a      	beq.n	8005a90 <UART_SetConfig+0x1e0>
 8005a7a:	2b80      	cmp	r3, #128	@ 0x80
 8005a7c:	d814      	bhi.n	8005aa8 <UART_SetConfig+0x1f8>
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <UART_SetConfig+0x1d8>
 8005a82:	2b40      	cmp	r3, #64	@ 0x40
 8005a84:	d008      	beq.n	8005a98 <UART_SetConfig+0x1e8>
 8005a86:	e00f      	b.n	8005aa8 <UART_SetConfig+0x1f8>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a8e:	e082      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a90:	2302      	movs	r3, #2
 8005a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a96:	e07e      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005a98:	2304      	movs	r3, #4
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9e:	e07a      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005aa0:	2308      	movs	r3, #8
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e076      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005aa8:	2310      	movs	r3, #16
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e072      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a35      	ldr	r2, [pc, #212]	@ (8005b8c <UART_SetConfig+0x2dc>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d12a      	bne.n	8005b10 <UART_SetConfig+0x260>
 8005aba:	4b30      	ldr	r3, [pc, #192]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ac4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ac8:	d01a      	beq.n	8005b00 <UART_SetConfig+0x250>
 8005aca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ace:	d81b      	bhi.n	8005b08 <UART_SetConfig+0x258>
 8005ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ad4:	d00c      	beq.n	8005af0 <UART_SetConfig+0x240>
 8005ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ada:	d815      	bhi.n	8005b08 <UART_SetConfig+0x258>
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d003      	beq.n	8005ae8 <UART_SetConfig+0x238>
 8005ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae4:	d008      	beq.n	8005af8 <UART_SetConfig+0x248>
 8005ae6:	e00f      	b.n	8005b08 <UART_SetConfig+0x258>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aee:	e052      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005af0:	2302      	movs	r3, #2
 8005af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005af6:	e04e      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005af8:	2304      	movs	r3, #4
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005afe:	e04a      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b00:	2308      	movs	r3, #8
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b06:	e046      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b08:	2310      	movs	r3, #16
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0e:	e042      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a17      	ldr	r2, [pc, #92]	@ (8005b74 <UART_SetConfig+0x2c4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d13a      	bne.n	8005b90 <UART_SetConfig+0x2e0>
 8005b1a:	4b18      	ldr	r3, [pc, #96]	@ (8005b7c <UART_SetConfig+0x2cc>)
 8005b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b28:	d01a      	beq.n	8005b60 <UART_SetConfig+0x2b0>
 8005b2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b2e:	d81b      	bhi.n	8005b68 <UART_SetConfig+0x2b8>
 8005b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b34:	d00c      	beq.n	8005b50 <UART_SetConfig+0x2a0>
 8005b36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b3a:	d815      	bhi.n	8005b68 <UART_SetConfig+0x2b8>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <UART_SetConfig+0x298>
 8005b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b44:	d008      	beq.n	8005b58 <UART_SetConfig+0x2a8>
 8005b46:	e00f      	b.n	8005b68 <UART_SetConfig+0x2b8>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b4e:	e022      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b50:	2302      	movs	r3, #2
 8005b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b56:	e01e      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b58:	2304      	movs	r3, #4
 8005b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b5e:	e01a      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b60:	2308      	movs	r3, #8
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b66:	e016      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b68:	2310      	movs	r3, #16
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6e:	e012      	b.n	8005b96 <UART_SetConfig+0x2e6>
 8005b70:	efff69f3 	.word	0xefff69f3
 8005b74:	40008000 	.word	0x40008000
 8005b78:	40013800 	.word	0x40013800
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	40004400 	.word	0x40004400
 8005b84:	40004800 	.word	0x40004800
 8005b88:	40004c00 	.word	0x40004c00
 8005b8c:	40005000 	.word	0x40005000
 8005b90:	2310      	movs	r3, #16
 8005b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a9f      	ldr	r2, [pc, #636]	@ (8005e18 <UART_SetConfig+0x568>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d17a      	bne.n	8005c96 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ba0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d824      	bhi.n	8005bf2 <UART_SetConfig+0x342>
 8005ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <UART_SetConfig+0x300>)
 8005baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bae:	bf00      	nop
 8005bb0:	08005bd5 	.word	0x08005bd5
 8005bb4:	08005bf3 	.word	0x08005bf3
 8005bb8:	08005bdd 	.word	0x08005bdd
 8005bbc:	08005bf3 	.word	0x08005bf3
 8005bc0:	08005be3 	.word	0x08005be3
 8005bc4:	08005bf3 	.word	0x08005bf3
 8005bc8:	08005bf3 	.word	0x08005bf3
 8005bcc:	08005bf3 	.word	0x08005bf3
 8005bd0:	08005beb 	.word	0x08005beb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd4:	f7fe fcda 	bl	800458c <HAL_RCC_GetPCLK1Freq>
 8005bd8:	61f8      	str	r0, [r7, #28]
        break;
 8005bda:	e010      	b.n	8005bfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bdc:	4b8f      	ldr	r3, [pc, #572]	@ (8005e1c <UART_SetConfig+0x56c>)
 8005bde:	61fb      	str	r3, [r7, #28]
        break;
 8005be0:	e00d      	b.n	8005bfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be2:	f7fe fc3b 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8005be6:	61f8      	str	r0, [r7, #28]
        break;
 8005be8:	e009      	b.n	8005bfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bee:	61fb      	str	r3, [r7, #28]
        break;
 8005bf0:	e005      	b.n	8005bfe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005bfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 80fb 	beq.w	8005dfc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	4413      	add	r3, r2
 8005c10:	69fa      	ldr	r2, [r7, #28]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d305      	bcc.n	8005c22 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c1c:	69fa      	ldr	r2, [r7, #28]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d903      	bls.n	8005c2a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c28:	e0e8      	b.n	8005dfc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	461c      	mov	r4, r3
 8005c30:	4615      	mov	r5, r2
 8005c32:	f04f 0200 	mov.w	r2, #0
 8005c36:	f04f 0300 	mov.w	r3, #0
 8005c3a:	022b      	lsls	r3, r5, #8
 8005c3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c40:	0222      	lsls	r2, r4, #8
 8005c42:	68f9      	ldr	r1, [r7, #12]
 8005c44:	6849      	ldr	r1, [r1, #4]
 8005c46:	0849      	lsrs	r1, r1, #1
 8005c48:	2000      	movs	r0, #0
 8005c4a:	4688      	mov	r8, r1
 8005c4c:	4681      	mov	r9, r0
 8005c4e:	eb12 0a08 	adds.w	sl, r2, r8
 8005c52:	eb43 0b09 	adc.w	fp, r3, r9
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	603b      	str	r3, [r7, #0]
 8005c5e:	607a      	str	r2, [r7, #4]
 8005c60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c64:	4650      	mov	r0, sl
 8005c66:	4659      	mov	r1, fp
 8005c68:	f7fb f90c 	bl	8000e84 <__aeabi_uldivmod>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	460b      	mov	r3, r1
 8005c70:	4613      	mov	r3, r2
 8005c72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c7a:	d308      	bcc.n	8005c8e <UART_SetConfig+0x3de>
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c82:	d204      	bcs.n	8005c8e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	69ba      	ldr	r2, [r7, #24]
 8005c8a:	60da      	str	r2, [r3, #12]
 8005c8c:	e0b6      	b.n	8005dfc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c94:	e0b2      	b.n	8005dfc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c9e:	d15e      	bne.n	8005d5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ca0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d828      	bhi.n	8005cfa <UART_SetConfig+0x44a>
 8005ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <UART_SetConfig+0x400>)
 8005caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cae:	bf00      	nop
 8005cb0:	08005cd5 	.word	0x08005cd5
 8005cb4:	08005cdd 	.word	0x08005cdd
 8005cb8:	08005ce5 	.word	0x08005ce5
 8005cbc:	08005cfb 	.word	0x08005cfb
 8005cc0:	08005ceb 	.word	0x08005ceb
 8005cc4:	08005cfb 	.word	0x08005cfb
 8005cc8:	08005cfb 	.word	0x08005cfb
 8005ccc:	08005cfb 	.word	0x08005cfb
 8005cd0:	08005cf3 	.word	0x08005cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cd4:	f7fe fc5a 	bl	800458c <HAL_RCC_GetPCLK1Freq>
 8005cd8:	61f8      	str	r0, [r7, #28]
        break;
 8005cda:	e014      	b.n	8005d06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cdc:	f7fe fc6c 	bl	80045b8 <HAL_RCC_GetPCLK2Freq>
 8005ce0:	61f8      	str	r0, [r7, #28]
        break;
 8005ce2:	e010      	b.n	8005d06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8005e1c <UART_SetConfig+0x56c>)
 8005ce6:	61fb      	str	r3, [r7, #28]
        break;
 8005ce8:	e00d      	b.n	8005d06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cea:	f7fe fbb7 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8005cee:	61f8      	str	r0, [r7, #28]
        break;
 8005cf0:	e009      	b.n	8005d06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cf6:	61fb      	str	r3, [r7, #28]
        break;
 8005cf8:	e005      	b.n	8005d06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d077      	beq.n	8005dfc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	005a      	lsls	r2, r3, #1
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	085b      	lsrs	r3, r3, #1
 8005d16:	441a      	add	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	2b0f      	cmp	r3, #15
 8005d26:	d916      	bls.n	8005d56 <UART_SetConfig+0x4a6>
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d2e:	d212      	bcs.n	8005d56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f023 030f 	bic.w	r3, r3, #15
 8005d38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	085b      	lsrs	r3, r3, #1
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	f003 0307 	and.w	r3, r3, #7
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	8afb      	ldrh	r3, [r7, #22]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	8afa      	ldrh	r2, [r7, #22]
 8005d52:	60da      	str	r2, [r3, #12]
 8005d54:	e052      	b.n	8005dfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d5c:	e04e      	b.n	8005dfc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d62:	2b08      	cmp	r3, #8
 8005d64:	d827      	bhi.n	8005db6 <UART_SetConfig+0x506>
 8005d66:	a201      	add	r2, pc, #4	@ (adr r2, 8005d6c <UART_SetConfig+0x4bc>)
 8005d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d6c:	08005d91 	.word	0x08005d91
 8005d70:	08005d99 	.word	0x08005d99
 8005d74:	08005da1 	.word	0x08005da1
 8005d78:	08005db7 	.word	0x08005db7
 8005d7c:	08005da7 	.word	0x08005da7
 8005d80:	08005db7 	.word	0x08005db7
 8005d84:	08005db7 	.word	0x08005db7
 8005d88:	08005db7 	.word	0x08005db7
 8005d8c:	08005daf 	.word	0x08005daf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d90:	f7fe fbfc 	bl	800458c <HAL_RCC_GetPCLK1Freq>
 8005d94:	61f8      	str	r0, [r7, #28]
        break;
 8005d96:	e014      	b.n	8005dc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d98:	f7fe fc0e 	bl	80045b8 <HAL_RCC_GetPCLK2Freq>
 8005d9c:	61f8      	str	r0, [r7, #28]
        break;
 8005d9e:	e010      	b.n	8005dc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005da0:	4b1e      	ldr	r3, [pc, #120]	@ (8005e1c <UART_SetConfig+0x56c>)
 8005da2:	61fb      	str	r3, [r7, #28]
        break;
 8005da4:	e00d      	b.n	8005dc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005da6:	f7fe fb59 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8005daa:	61f8      	str	r0, [r7, #28]
        break;
 8005dac:	e009      	b.n	8005dc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005db2:	61fb      	str	r3, [r7, #28]
        break;
 8005db4:	e005      	b.n	8005dc2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005db6:	2300      	movs	r3, #0
 8005db8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005dc0:	bf00      	nop
    }

    if (pclk != 0U)
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d019      	beq.n	8005dfc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	085a      	lsrs	r2, r3, #1
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	441a      	add	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dda:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2b0f      	cmp	r3, #15
 8005de0:	d909      	bls.n	8005df6 <UART_SetConfig+0x546>
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005de8:	d205      	bcs.n	8005df6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	60da      	str	r2, [r3, #12]
 8005df4:	e002      	b.n	8005dfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e08:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3728      	adds	r7, #40	@ 0x28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e16:	bf00      	nop
 8005e18:	40008000 	.word	0x40008000
 8005e1c:	00f42400 	.word	0x00f42400

08005e20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2c:	f003 0308 	and.w	r3, r3, #8
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00a      	beq.n	8005e4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00a      	beq.n	8005e6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e70:	f003 0302 	and.w	r3, r3, #2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	f003 0304 	and.w	r3, r3, #4
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00a      	beq.n	8005ef4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d01a      	beq.n	8005f36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f1e:	d10a      	bne.n	8005f36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00a      	beq.n	8005f58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	605a      	str	r2, [r3, #4]
  }
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b098      	sub	sp, #96	@ 0x60
 8005f68:	af02      	add	r7, sp, #8
 8005f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f74:	f7fc fb72 	bl	800265c <HAL_GetTick>
 8005f78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0308 	and.w	r3, r3, #8
 8005f84:	2b08      	cmp	r3, #8
 8005f86:	d12e      	bne.n	8005fe6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f8c:	9300      	str	r3, [sp, #0]
 8005f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f90:	2200      	movs	r2, #0
 8005f92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f88c 	bl	80060b4 <UART_WaitOnFlagUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d021      	beq.n	8005fe6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005faa:	e853 3f00 	ldrex	r3, [r3]
 8005fae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e6      	bne.n	8005fa2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e062      	b.n	80060ac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0304 	and.w	r3, r3, #4
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d149      	bne.n	8006088 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ff4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f856 	bl	80060b4 <UART_WaitOnFlagUntilTimeout>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d03c      	beq.n	8006088 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006016:	e853 3f00 	ldrex	r3, [r3]
 800601a:	623b      	str	r3, [r7, #32]
   return(result);
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	461a      	mov	r2, r3
 800602a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800602c:	633b      	str	r3, [r7, #48]	@ 0x30
 800602e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006030:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800603a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e6      	bne.n	800600e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	3308      	adds	r3, #8
 8006046:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0301 	bic.w	r3, r3, #1
 8006056:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3308      	adds	r3, #8
 800605e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006060:	61fa      	str	r2, [r7, #28]
 8006062:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	69b9      	ldr	r1, [r7, #24]
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	617b      	str	r3, [r7, #20]
   return(result);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e5      	bne.n	8006040 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006084:	2303      	movs	r3, #3
 8006086:	e011      	b.n	80060ac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2220      	movs	r2, #32
 800608c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3758      	adds	r7, #88	@ 0x58
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	603b      	str	r3, [r7, #0]
 80060c0:	4613      	mov	r3, r2
 80060c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060c4:	e04f      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060cc:	d04b      	beq.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ce:	f7fc fac5 	bl	800265c <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d302      	bcc.n	80060e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e04e      	b.n	8006186 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0304 	and.w	r3, r3, #4
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d037      	beq.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b80      	cmp	r3, #128	@ 0x80
 80060fa:	d034      	beq.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b40      	cmp	r3, #64	@ 0x40
 8006100:	d031      	beq.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	f003 0308 	and.w	r3, r3, #8
 800610c:	2b08      	cmp	r3, #8
 800610e:	d110      	bne.n	8006132 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2208      	movs	r2, #8
 8006116:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 f8ff 	bl	800631c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2208      	movs	r2, #8
 8006122:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e029      	b.n	8006186 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800613c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006140:	d111      	bne.n	8006166 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800614a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f8e5 	bl	800631c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2220      	movs	r2, #32
 8006156:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e00f      	b.n	8006186 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	69da      	ldr	r2, [r3, #28]
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4013      	ands	r3, r2
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	429a      	cmp	r2, r3
 8006174:	bf0c      	ite	eq
 8006176:	2301      	moveq	r3, #1
 8006178:	2300      	movne	r3, #0
 800617a:	b2db      	uxtb	r3, r3
 800617c:	461a      	mov	r2, r3
 800617e:	79fb      	ldrb	r3, [r7, #7]
 8006180:	429a      	cmp	r2, r3
 8006182:	d0a0      	beq.n	80060c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
	...

08006190 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006190:	b480      	push	{r7}
 8006192:	b097      	sub	sp, #92	@ 0x5c
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	4613      	mov	r3, r2
 800619c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	88fa      	ldrh	r2, [r7, #6]
 80061a8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061c2:	d10e      	bne.n	80061e2 <UART_Start_Receive_IT+0x52>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d105      	bne.n	80061d8 <UART_Start_Receive_IT+0x48>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80061d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061d6:	e02d      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	22ff      	movs	r2, #255	@ 0xff
 80061dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061e0:	e028      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10d      	bne.n	8006206 <UART_Start_Receive_IT+0x76>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d104      	bne.n	80061fc <UART_Start_Receive_IT+0x6c>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	22ff      	movs	r2, #255	@ 0xff
 80061f6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061fa:	e01b      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	227f      	movs	r2, #127	@ 0x7f
 8006200:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006204:	e016      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800620e:	d10d      	bne.n	800622c <UART_Start_Receive_IT+0x9c>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d104      	bne.n	8006222 <UART_Start_Receive_IT+0x92>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	227f      	movs	r2, #127	@ 0x7f
 800621c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006220:	e008      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	223f      	movs	r2, #63	@ 0x3f
 8006226:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800622a:	e003      	b.n	8006234 <UART_Start_Receive_IT+0xa4>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2222      	movs	r2, #34	@ 0x22
 8006240:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3308      	adds	r3, #8
 800624a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006256:	f043 0301 	orr.w	r3, r3, #1
 800625a:	657b      	str	r3, [r7, #84]	@ 0x54
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	3308      	adds	r3, #8
 8006262:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006264:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006266:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800626a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e5      	bne.n	8006244 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006280:	d107      	bne.n	8006292 <UART_Start_Receive_IT+0x102>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d103      	bne.n	8006292 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4a21      	ldr	r2, [pc, #132]	@ (8006314 <UART_Start_Receive_IT+0x184>)
 800628e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006290:	e002      	b.n	8006298 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4a20      	ldr	r2, [pc, #128]	@ (8006318 <UART_Start_Receive_IT+0x188>)
 8006296:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d019      	beq.n	80062d4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a8:	e853 3f00 	ldrex	r3, [r3]
 80062ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80062b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	461a      	mov	r2, r3
 80062bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062be:	637b      	str	r3, [r7, #52]	@ 0x34
 80062c0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062c6:	e841 2300 	strex	r3, r2, [r1]
 80062ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80062cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1e6      	bne.n	80062a0 <UART_Start_Receive_IT+0x110>
 80062d2:	e018      	b.n	8006306 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	e853 3f00 	ldrex	r3, [r3]
 80062e0:	613b      	str	r3, [r7, #16]
   return(result);
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f043 0320 	orr.w	r3, r3, #32
 80062e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	461a      	mov	r2, r3
 80062f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f2:	623b      	str	r3, [r7, #32]
 80062f4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f6:	69f9      	ldr	r1, [r7, #28]
 80062f8:	6a3a      	ldr	r2, [r7, #32]
 80062fa:	e841 2300 	strex	r3, r2, [r1]
 80062fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1e6      	bne.n	80062d4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	375c      	adds	r7, #92	@ 0x5c
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr
 8006314:	08006621 	.word	0x08006621
 8006318:	08006465 	.word	0x08006465

0800631c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800631c:	b480      	push	{r7}
 800631e:	b095      	sub	sp, #84	@ 0x54
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006338:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006342:	643b      	str	r3, [r7, #64]	@ 0x40
 8006344:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006348:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1e6      	bne.n	8006324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3308      	adds	r3, #8
 800635c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	e853 3f00 	ldrex	r3, [r3]
 8006364:	61fb      	str	r3, [r7, #28]
   return(result);
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	f023 0301 	bic.w	r3, r3, #1
 800636c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3308      	adds	r3, #8
 8006374:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006376:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006378:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800637c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800637e:	e841 2300 	strex	r3, r2, [r1]
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1e5      	bne.n	8006356 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800638e:	2b01      	cmp	r3, #1
 8006390:	d118      	bne.n	80063c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	e853 3f00 	ldrex	r3, [r3]
 800639e:	60bb      	str	r3, [r7, #8]
   return(result);
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f023 0310 	bic.w	r3, r3, #16
 80063a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	461a      	mov	r2, r3
 80063ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063b0:	61bb      	str	r3, [r7, #24]
 80063b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	6979      	ldr	r1, [r7, #20]
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	e841 2300 	strex	r3, r2, [r1]
 80063bc:	613b      	str	r3, [r7, #16]
   return(result);
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1e6      	bne.n	8006392 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80063d8:	bf00      	nop
 80063da:	3754      	adds	r7, #84	@ 0x54
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f7ff fa3e 	bl	8005884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006408:	bf00      	nop
 800640a:	3710      	adds	r7, #16
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b088      	sub	sp, #32
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	e853 3f00 	ldrex	r3, [r3]
 8006424:	60bb      	str	r3, [r7, #8]
   return(result);
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800642c:	61fb      	str	r3, [r7, #28]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	61bb      	str	r3, [r7, #24]
 8006438:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643a:	6979      	ldr	r1, [r7, #20]
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	613b      	str	r3, [r7, #16]
   return(result);
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1e6      	bne.n	8006418 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2220      	movs	r2, #32
 800644e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff fa0a 	bl	8005870 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800645c:	bf00      	nop
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b09c      	sub	sp, #112	@ 0x70
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006472:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800647c:	2b22      	cmp	r3, #34	@ 0x22
 800647e:	f040 80be 	bne.w	80065fe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006488:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800648c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006490:	b2d9      	uxtb	r1, r3
 8006492:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006496:	b2da      	uxtb	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649c:	400a      	ands	r2, r1
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f040 80a3 	bne.w	8006612 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064d4:	e853 3f00 	ldrex	r3, [r3]
 80064d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80064da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	461a      	mov	r2, r3
 80064e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064f2:	e841 2300 	strex	r3, r2, [r1]
 80064f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1e6      	bne.n	80064cc <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	3308      	adds	r3, #8
 8006504:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006508:	e853 3f00 	ldrex	r3, [r3]
 800650c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800650e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006510:	f023 0301 	bic.w	r3, r3, #1
 8006514:	667b      	str	r3, [r7, #100]	@ 0x64
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	3308      	adds	r3, #8
 800651c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800651e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006520:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006522:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006524:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006526:	e841 2300 	strex	r3, r2, [r1]
 800652a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800652c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e5      	bne.n	80064fe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2220      	movs	r2, #32
 8006536:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a34      	ldr	r2, [pc, #208]	@ (800661c <UART_RxISR_8BIT+0x1b8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d01f      	beq.n	8006590 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d018      	beq.n	8006590 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	623b      	str	r3, [r7, #32]
   return(result);
 800656c:	6a3b      	ldr	r3, [r7, #32]
 800656e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006572:	663b      	str	r3, [r7, #96]	@ 0x60
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	461a      	mov	r2, r3
 800657a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800657c:	633b      	str	r3, [r7, #48]	@ 0x30
 800657e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800658a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e6      	bne.n	800655e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006594:	2b01      	cmp	r3, #1
 8006596:	d12e      	bne.n	80065f6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	e853 3f00 	ldrex	r3, [r3]
 80065aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 0310 	bic.w	r3, r3, #16
 80065b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	461a      	mov	r2, r3
 80065ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	e841 2300 	strex	r3, r2, [r1]
 80065c8:	617b      	str	r3, [r7, #20]
   return(result);
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1e6      	bne.n	800659e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	2b10      	cmp	r3, #16
 80065dc:	d103      	bne.n	80065e6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2210      	movs	r2, #16
 80065e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065ec:	4619      	mov	r1, r3
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7ff f952 	bl	8005898 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065f4:	e00d      	b.n	8006612 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7fb fd7a 	bl	80020f0 <HAL_UART_RxCpltCallback>
}
 80065fc:	e009      	b.n	8006612 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	8b1b      	ldrh	r3, [r3, #24]
 8006604:	b29a      	uxth	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f042 0208 	orr.w	r2, r2, #8
 800660e:	b292      	uxth	r2, r2
 8006610:	831a      	strh	r2, [r3, #24]
}
 8006612:	bf00      	nop
 8006614:	3770      	adds	r7, #112	@ 0x70
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40008000 	.word	0x40008000

08006620 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b09c      	sub	sp, #112	@ 0x70
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800662e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006638:	2b22      	cmp	r3, #34	@ 0x22
 800663a:	f040 80be 	bne.w	80067ba <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006644:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800664e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006652:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006656:	4013      	ands	r3, r2
 8006658:	b29a      	uxth	r2, r3
 800665a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800665c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006662:	1c9a      	adds	r2, r3, #2
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006680:	b29b      	uxth	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	f040 80a3 	bne.w	80067ce <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006690:	e853 3f00 	ldrex	r3, [r3]
 8006694:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800669c:	667b      	str	r3, [r7, #100]	@ 0x64
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	461a      	mov	r2, r3
 80066a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80066a8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80066ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066ae:	e841 2300 	strex	r3, r2, [r1]
 80066b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80066b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1e6      	bne.n	8006688 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3308      	adds	r3, #8
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c4:	e853 3f00 	ldrex	r3, [r3]
 80066c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066cc:	f023 0301 	bic.w	r3, r3, #1
 80066d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3308      	adds	r3, #8
 80066d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80066da:	643a      	str	r2, [r7, #64]	@ 0x40
 80066dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e5      	bne.n	80066ba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2220      	movs	r2, #32
 80066f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a34      	ldr	r2, [pc, #208]	@ (80067d8 <UART_RxISR_16BIT+0x1b8>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d01f      	beq.n	800674c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d018      	beq.n	800674c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	61fb      	str	r3, [r7, #28]
   return(result);
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800672e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	461a      	mov	r2, r3
 8006736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006738:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800673a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800673e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006740:	e841 2300 	strex	r3, r2, [r1]
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1e6      	bne.n	800671a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006750:	2b01      	cmp	r3, #1
 8006752:	d12e      	bne.n	80067b2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	e853 3f00 	ldrex	r3, [r3]
 8006766:	60bb      	str	r3, [r7, #8]
   return(result);
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	f023 0310 	bic.w	r3, r3, #16
 800676e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	461a      	mov	r2, r3
 8006776:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006778:	61bb      	str	r3, [r7, #24]
 800677a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	6979      	ldr	r1, [r7, #20]
 800677e:	69ba      	ldr	r2, [r7, #24]
 8006780:	e841 2300 	strex	r3, r2, [r1]
 8006784:	613b      	str	r3, [r7, #16]
   return(result);
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e6      	bne.n	800675a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	69db      	ldr	r3, [r3, #28]
 8006792:	f003 0310 	and.w	r3, r3, #16
 8006796:	2b10      	cmp	r3, #16
 8006798:	d103      	bne.n	80067a2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2210      	movs	r2, #16
 80067a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80067a8:	4619      	mov	r1, r3
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff f874 	bl	8005898 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067b0:	e00d      	b.n	80067ce <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f7fb fc9c 	bl	80020f0 <HAL_UART_RxCpltCallback>
}
 80067b8:	e009      	b.n	80067ce <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	8b1b      	ldrh	r3, [r3, #24]
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f042 0208 	orr.w	r2, r2, #8
 80067ca:	b292      	uxth	r2, r2
 80067cc:	831a      	strh	r2, [r3, #24]
}
 80067ce:	bf00      	nop
 80067d0:	3770      	adds	r7, #112	@ 0x70
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	40008000 	.word	0x40008000

080067dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <__cvt>:
 80067f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067f4:	ec57 6b10 	vmov	r6, r7, d0
 80067f8:	2f00      	cmp	r7, #0
 80067fa:	460c      	mov	r4, r1
 80067fc:	4619      	mov	r1, r3
 80067fe:	463b      	mov	r3, r7
 8006800:	bfbb      	ittet	lt
 8006802:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006806:	461f      	movlt	r7, r3
 8006808:	2300      	movge	r3, #0
 800680a:	232d      	movlt	r3, #45	@ 0x2d
 800680c:	700b      	strb	r3, [r1, #0]
 800680e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006810:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006814:	4691      	mov	r9, r2
 8006816:	f023 0820 	bic.w	r8, r3, #32
 800681a:	bfbc      	itt	lt
 800681c:	4632      	movlt	r2, r6
 800681e:	4616      	movlt	r6, r2
 8006820:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006824:	d005      	beq.n	8006832 <__cvt+0x42>
 8006826:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800682a:	d100      	bne.n	800682e <__cvt+0x3e>
 800682c:	3401      	adds	r4, #1
 800682e:	2102      	movs	r1, #2
 8006830:	e000      	b.n	8006834 <__cvt+0x44>
 8006832:	2103      	movs	r1, #3
 8006834:	ab03      	add	r3, sp, #12
 8006836:	9301      	str	r3, [sp, #4]
 8006838:	ab02      	add	r3, sp, #8
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	ec47 6b10 	vmov	d0, r6, r7
 8006840:	4653      	mov	r3, sl
 8006842:	4622      	mov	r2, r4
 8006844:	f000 fe70 	bl	8007528 <_dtoa_r>
 8006848:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800684c:	4605      	mov	r5, r0
 800684e:	d119      	bne.n	8006884 <__cvt+0x94>
 8006850:	f019 0f01 	tst.w	r9, #1
 8006854:	d00e      	beq.n	8006874 <__cvt+0x84>
 8006856:	eb00 0904 	add.w	r9, r0, r4
 800685a:	2200      	movs	r2, #0
 800685c:	2300      	movs	r3, #0
 800685e:	4630      	mov	r0, r6
 8006860:	4639      	mov	r1, r7
 8006862:	f7fa f941 	bl	8000ae8 <__aeabi_dcmpeq>
 8006866:	b108      	cbz	r0, 800686c <__cvt+0x7c>
 8006868:	f8cd 900c 	str.w	r9, [sp, #12]
 800686c:	2230      	movs	r2, #48	@ 0x30
 800686e:	9b03      	ldr	r3, [sp, #12]
 8006870:	454b      	cmp	r3, r9
 8006872:	d31e      	bcc.n	80068b2 <__cvt+0xc2>
 8006874:	9b03      	ldr	r3, [sp, #12]
 8006876:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006878:	1b5b      	subs	r3, r3, r5
 800687a:	4628      	mov	r0, r5
 800687c:	6013      	str	r3, [r2, #0]
 800687e:	b004      	add	sp, #16
 8006880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006884:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006888:	eb00 0904 	add.w	r9, r0, r4
 800688c:	d1e5      	bne.n	800685a <__cvt+0x6a>
 800688e:	7803      	ldrb	r3, [r0, #0]
 8006890:	2b30      	cmp	r3, #48	@ 0x30
 8006892:	d10a      	bne.n	80068aa <__cvt+0xba>
 8006894:	2200      	movs	r2, #0
 8006896:	2300      	movs	r3, #0
 8006898:	4630      	mov	r0, r6
 800689a:	4639      	mov	r1, r7
 800689c:	f7fa f924 	bl	8000ae8 <__aeabi_dcmpeq>
 80068a0:	b918      	cbnz	r0, 80068aa <__cvt+0xba>
 80068a2:	f1c4 0401 	rsb	r4, r4, #1
 80068a6:	f8ca 4000 	str.w	r4, [sl]
 80068aa:	f8da 3000 	ldr.w	r3, [sl]
 80068ae:	4499      	add	r9, r3
 80068b0:	e7d3      	b.n	800685a <__cvt+0x6a>
 80068b2:	1c59      	adds	r1, r3, #1
 80068b4:	9103      	str	r1, [sp, #12]
 80068b6:	701a      	strb	r2, [r3, #0]
 80068b8:	e7d9      	b.n	800686e <__cvt+0x7e>

080068ba <__exponent>:
 80068ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068bc:	2900      	cmp	r1, #0
 80068be:	bfba      	itte	lt
 80068c0:	4249      	neglt	r1, r1
 80068c2:	232d      	movlt	r3, #45	@ 0x2d
 80068c4:	232b      	movge	r3, #43	@ 0x2b
 80068c6:	2909      	cmp	r1, #9
 80068c8:	7002      	strb	r2, [r0, #0]
 80068ca:	7043      	strb	r3, [r0, #1]
 80068cc:	dd29      	ble.n	8006922 <__exponent+0x68>
 80068ce:	f10d 0307 	add.w	r3, sp, #7
 80068d2:	461d      	mov	r5, r3
 80068d4:	270a      	movs	r7, #10
 80068d6:	461a      	mov	r2, r3
 80068d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80068dc:	fb07 1416 	mls	r4, r7, r6, r1
 80068e0:	3430      	adds	r4, #48	@ 0x30
 80068e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80068e6:	460c      	mov	r4, r1
 80068e8:	2c63      	cmp	r4, #99	@ 0x63
 80068ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80068ee:	4631      	mov	r1, r6
 80068f0:	dcf1      	bgt.n	80068d6 <__exponent+0x1c>
 80068f2:	3130      	adds	r1, #48	@ 0x30
 80068f4:	1e94      	subs	r4, r2, #2
 80068f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80068fa:	1c41      	adds	r1, r0, #1
 80068fc:	4623      	mov	r3, r4
 80068fe:	42ab      	cmp	r3, r5
 8006900:	d30a      	bcc.n	8006918 <__exponent+0x5e>
 8006902:	f10d 0309 	add.w	r3, sp, #9
 8006906:	1a9b      	subs	r3, r3, r2
 8006908:	42ac      	cmp	r4, r5
 800690a:	bf88      	it	hi
 800690c:	2300      	movhi	r3, #0
 800690e:	3302      	adds	r3, #2
 8006910:	4403      	add	r3, r0
 8006912:	1a18      	subs	r0, r3, r0
 8006914:	b003      	add	sp, #12
 8006916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006918:	f813 6b01 	ldrb.w	r6, [r3], #1
 800691c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006920:	e7ed      	b.n	80068fe <__exponent+0x44>
 8006922:	2330      	movs	r3, #48	@ 0x30
 8006924:	3130      	adds	r1, #48	@ 0x30
 8006926:	7083      	strb	r3, [r0, #2]
 8006928:	70c1      	strb	r1, [r0, #3]
 800692a:	1d03      	adds	r3, r0, #4
 800692c:	e7f1      	b.n	8006912 <__exponent+0x58>
	...

08006930 <_printf_float>:
 8006930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006934:	b08d      	sub	sp, #52	@ 0x34
 8006936:	460c      	mov	r4, r1
 8006938:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800693c:	4616      	mov	r6, r2
 800693e:	461f      	mov	r7, r3
 8006940:	4605      	mov	r5, r0
 8006942:	f000 fcef 	bl	8007324 <_localeconv_r>
 8006946:	6803      	ldr	r3, [r0, #0]
 8006948:	9304      	str	r3, [sp, #16]
 800694a:	4618      	mov	r0, r3
 800694c:	f7f9 fca0 	bl	8000290 <strlen>
 8006950:	2300      	movs	r3, #0
 8006952:	930a      	str	r3, [sp, #40]	@ 0x28
 8006954:	f8d8 3000 	ldr.w	r3, [r8]
 8006958:	9005      	str	r0, [sp, #20]
 800695a:	3307      	adds	r3, #7
 800695c:	f023 0307 	bic.w	r3, r3, #7
 8006960:	f103 0208 	add.w	r2, r3, #8
 8006964:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006968:	f8d4 b000 	ldr.w	fp, [r4]
 800696c:	f8c8 2000 	str.w	r2, [r8]
 8006970:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006974:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006978:	9307      	str	r3, [sp, #28]
 800697a:	f8cd 8018 	str.w	r8, [sp, #24]
 800697e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006986:	4b9c      	ldr	r3, [pc, #624]	@ (8006bf8 <_printf_float+0x2c8>)
 8006988:	f04f 32ff 	mov.w	r2, #4294967295
 800698c:	f7fa f8de 	bl	8000b4c <__aeabi_dcmpun>
 8006990:	bb70      	cbnz	r0, 80069f0 <_printf_float+0xc0>
 8006992:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006996:	4b98      	ldr	r3, [pc, #608]	@ (8006bf8 <_printf_float+0x2c8>)
 8006998:	f04f 32ff 	mov.w	r2, #4294967295
 800699c:	f7fa f8b8 	bl	8000b10 <__aeabi_dcmple>
 80069a0:	bb30      	cbnz	r0, 80069f0 <_printf_float+0xc0>
 80069a2:	2200      	movs	r2, #0
 80069a4:	2300      	movs	r3, #0
 80069a6:	4640      	mov	r0, r8
 80069a8:	4649      	mov	r1, r9
 80069aa:	f7fa f8a7 	bl	8000afc <__aeabi_dcmplt>
 80069ae:	b110      	cbz	r0, 80069b6 <_printf_float+0x86>
 80069b0:	232d      	movs	r3, #45	@ 0x2d
 80069b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b6:	4a91      	ldr	r2, [pc, #580]	@ (8006bfc <_printf_float+0x2cc>)
 80069b8:	4b91      	ldr	r3, [pc, #580]	@ (8006c00 <_printf_float+0x2d0>)
 80069ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80069be:	bf8c      	ite	hi
 80069c0:	4690      	movhi	r8, r2
 80069c2:	4698      	movls	r8, r3
 80069c4:	2303      	movs	r3, #3
 80069c6:	6123      	str	r3, [r4, #16]
 80069c8:	f02b 0304 	bic.w	r3, fp, #4
 80069cc:	6023      	str	r3, [r4, #0]
 80069ce:	f04f 0900 	mov.w	r9, #0
 80069d2:	9700      	str	r7, [sp, #0]
 80069d4:	4633      	mov	r3, r6
 80069d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80069d8:	4621      	mov	r1, r4
 80069da:	4628      	mov	r0, r5
 80069dc:	f000 f9d2 	bl	8006d84 <_printf_common>
 80069e0:	3001      	adds	r0, #1
 80069e2:	f040 808d 	bne.w	8006b00 <_printf_float+0x1d0>
 80069e6:	f04f 30ff 	mov.w	r0, #4294967295
 80069ea:	b00d      	add	sp, #52	@ 0x34
 80069ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f0:	4642      	mov	r2, r8
 80069f2:	464b      	mov	r3, r9
 80069f4:	4640      	mov	r0, r8
 80069f6:	4649      	mov	r1, r9
 80069f8:	f7fa f8a8 	bl	8000b4c <__aeabi_dcmpun>
 80069fc:	b140      	cbz	r0, 8006a10 <_printf_float+0xe0>
 80069fe:	464b      	mov	r3, r9
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	bfbc      	itt	lt
 8006a04:	232d      	movlt	r3, #45	@ 0x2d
 8006a06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8006c04 <_printf_float+0x2d4>)
 8006a0c:	4b7e      	ldr	r3, [pc, #504]	@ (8006c08 <_printf_float+0x2d8>)
 8006a0e:	e7d4      	b.n	80069ba <_printf_float+0x8a>
 8006a10:	6863      	ldr	r3, [r4, #4]
 8006a12:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a16:	9206      	str	r2, [sp, #24]
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	d13b      	bne.n	8006a94 <_printf_float+0x164>
 8006a1c:	2306      	movs	r3, #6
 8006a1e:	6063      	str	r3, [r4, #4]
 8006a20:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a24:	2300      	movs	r3, #0
 8006a26:	6022      	str	r2, [r4, #0]
 8006a28:	9303      	str	r3, [sp, #12]
 8006a2a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a2c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a30:	ab09      	add	r3, sp, #36	@ 0x24
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	6861      	ldr	r1, [r4, #4]
 8006a36:	ec49 8b10 	vmov	d0, r8, r9
 8006a3a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a3e:	4628      	mov	r0, r5
 8006a40:	f7ff fed6 	bl	80067f0 <__cvt>
 8006a44:	9b06      	ldr	r3, [sp, #24]
 8006a46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a48:	2b47      	cmp	r3, #71	@ 0x47
 8006a4a:	4680      	mov	r8, r0
 8006a4c:	d129      	bne.n	8006aa2 <_printf_float+0x172>
 8006a4e:	1cc8      	adds	r0, r1, #3
 8006a50:	db02      	blt.n	8006a58 <_printf_float+0x128>
 8006a52:	6863      	ldr	r3, [r4, #4]
 8006a54:	4299      	cmp	r1, r3
 8006a56:	dd41      	ble.n	8006adc <_printf_float+0x1ac>
 8006a58:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a5c:	fa5f fa8a 	uxtb.w	sl, sl
 8006a60:	3901      	subs	r1, #1
 8006a62:	4652      	mov	r2, sl
 8006a64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a68:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a6a:	f7ff ff26 	bl	80068ba <__exponent>
 8006a6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a70:	1813      	adds	r3, r2, r0
 8006a72:	2a01      	cmp	r2, #1
 8006a74:	4681      	mov	r9, r0
 8006a76:	6123      	str	r3, [r4, #16]
 8006a78:	dc02      	bgt.n	8006a80 <_printf_float+0x150>
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	07d2      	lsls	r2, r2, #31
 8006a7e:	d501      	bpl.n	8006a84 <_printf_float+0x154>
 8006a80:	3301      	adds	r3, #1
 8006a82:	6123      	str	r3, [r4, #16]
 8006a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0a2      	beq.n	80069d2 <_printf_float+0xa2>
 8006a8c:	232d      	movs	r3, #45	@ 0x2d
 8006a8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a92:	e79e      	b.n	80069d2 <_printf_float+0xa2>
 8006a94:	9a06      	ldr	r2, [sp, #24]
 8006a96:	2a47      	cmp	r2, #71	@ 0x47
 8006a98:	d1c2      	bne.n	8006a20 <_printf_float+0xf0>
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1c0      	bne.n	8006a20 <_printf_float+0xf0>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e7bd      	b.n	8006a1e <_printf_float+0xee>
 8006aa2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006aa6:	d9db      	bls.n	8006a60 <_printf_float+0x130>
 8006aa8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006aac:	d118      	bne.n	8006ae0 <_printf_float+0x1b0>
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	dd0b      	ble.n	8006acc <_printf_float+0x19c>
 8006ab4:	6121      	str	r1, [r4, #16]
 8006ab6:	b913      	cbnz	r3, 8006abe <_printf_float+0x18e>
 8006ab8:	6822      	ldr	r2, [r4, #0]
 8006aba:	07d0      	lsls	r0, r2, #31
 8006abc:	d502      	bpl.n	8006ac4 <_printf_float+0x194>
 8006abe:	3301      	adds	r3, #1
 8006ac0:	440b      	add	r3, r1
 8006ac2:	6123      	str	r3, [r4, #16]
 8006ac4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ac6:	f04f 0900 	mov.w	r9, #0
 8006aca:	e7db      	b.n	8006a84 <_printf_float+0x154>
 8006acc:	b913      	cbnz	r3, 8006ad4 <_printf_float+0x1a4>
 8006ace:	6822      	ldr	r2, [r4, #0]
 8006ad0:	07d2      	lsls	r2, r2, #31
 8006ad2:	d501      	bpl.n	8006ad8 <_printf_float+0x1a8>
 8006ad4:	3302      	adds	r3, #2
 8006ad6:	e7f4      	b.n	8006ac2 <_printf_float+0x192>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e7f2      	b.n	8006ac2 <_printf_float+0x192>
 8006adc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ae2:	4299      	cmp	r1, r3
 8006ae4:	db05      	blt.n	8006af2 <_printf_float+0x1c2>
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	6121      	str	r1, [r4, #16]
 8006aea:	07d8      	lsls	r0, r3, #31
 8006aec:	d5ea      	bpl.n	8006ac4 <_printf_float+0x194>
 8006aee:	1c4b      	adds	r3, r1, #1
 8006af0:	e7e7      	b.n	8006ac2 <_printf_float+0x192>
 8006af2:	2900      	cmp	r1, #0
 8006af4:	bfd4      	ite	le
 8006af6:	f1c1 0202 	rsble	r2, r1, #2
 8006afa:	2201      	movgt	r2, #1
 8006afc:	4413      	add	r3, r2
 8006afe:	e7e0      	b.n	8006ac2 <_printf_float+0x192>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	055a      	lsls	r2, r3, #21
 8006b04:	d407      	bmi.n	8006b16 <_printf_float+0x1e6>
 8006b06:	6923      	ldr	r3, [r4, #16]
 8006b08:	4642      	mov	r2, r8
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	d12b      	bne.n	8006b6c <_printf_float+0x23c>
 8006b14:	e767      	b.n	80069e6 <_printf_float+0xb6>
 8006b16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b1a:	f240 80dd 	bls.w	8006cd8 <_printf_float+0x3a8>
 8006b1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b22:	2200      	movs	r2, #0
 8006b24:	2300      	movs	r3, #0
 8006b26:	f7f9 ffdf 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	d033      	beq.n	8006b96 <_printf_float+0x266>
 8006b2e:	4a37      	ldr	r2, [pc, #220]	@ (8006c0c <_printf_float+0x2dc>)
 8006b30:	2301      	movs	r3, #1
 8006b32:	4631      	mov	r1, r6
 8006b34:	4628      	mov	r0, r5
 8006b36:	47b8      	blx	r7
 8006b38:	3001      	adds	r0, #1
 8006b3a:	f43f af54 	beq.w	80069e6 <_printf_float+0xb6>
 8006b3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b42:	4543      	cmp	r3, r8
 8006b44:	db02      	blt.n	8006b4c <_printf_float+0x21c>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	07d8      	lsls	r0, r3, #31
 8006b4a:	d50f      	bpl.n	8006b6c <_printf_float+0x23c>
 8006b4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b50:	4631      	mov	r1, r6
 8006b52:	4628      	mov	r0, r5
 8006b54:	47b8      	blx	r7
 8006b56:	3001      	adds	r0, #1
 8006b58:	f43f af45 	beq.w	80069e6 <_printf_float+0xb6>
 8006b5c:	f04f 0900 	mov.w	r9, #0
 8006b60:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b64:	f104 0a1a 	add.w	sl, r4, #26
 8006b68:	45c8      	cmp	r8, r9
 8006b6a:	dc09      	bgt.n	8006b80 <_printf_float+0x250>
 8006b6c:	6823      	ldr	r3, [r4, #0]
 8006b6e:	079b      	lsls	r3, r3, #30
 8006b70:	f100 8103 	bmi.w	8006d7a <_printf_float+0x44a>
 8006b74:	68e0      	ldr	r0, [r4, #12]
 8006b76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b78:	4298      	cmp	r0, r3
 8006b7a:	bfb8      	it	lt
 8006b7c:	4618      	movlt	r0, r3
 8006b7e:	e734      	b.n	80069ea <_printf_float+0xba>
 8006b80:	2301      	movs	r3, #1
 8006b82:	4652      	mov	r2, sl
 8006b84:	4631      	mov	r1, r6
 8006b86:	4628      	mov	r0, r5
 8006b88:	47b8      	blx	r7
 8006b8a:	3001      	adds	r0, #1
 8006b8c:	f43f af2b 	beq.w	80069e6 <_printf_float+0xb6>
 8006b90:	f109 0901 	add.w	r9, r9, #1
 8006b94:	e7e8      	b.n	8006b68 <_printf_float+0x238>
 8006b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	dc39      	bgt.n	8006c10 <_printf_float+0x2e0>
 8006b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c0c <_printf_float+0x2dc>)
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	47b8      	blx	r7
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	f43f af1d 	beq.w	80069e6 <_printf_float+0xb6>
 8006bac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006bb0:	ea59 0303 	orrs.w	r3, r9, r3
 8006bb4:	d102      	bne.n	8006bbc <_printf_float+0x28c>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	07d9      	lsls	r1, r3, #31
 8006bba:	d5d7      	bpl.n	8006b6c <_printf_float+0x23c>
 8006bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	47b8      	blx	r7
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	f43f af0d 	beq.w	80069e6 <_printf_float+0xb6>
 8006bcc:	f04f 0a00 	mov.w	sl, #0
 8006bd0:	f104 0b1a 	add.w	fp, r4, #26
 8006bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bd6:	425b      	negs	r3, r3
 8006bd8:	4553      	cmp	r3, sl
 8006bda:	dc01      	bgt.n	8006be0 <_printf_float+0x2b0>
 8006bdc:	464b      	mov	r3, r9
 8006bde:	e793      	b.n	8006b08 <_printf_float+0x1d8>
 8006be0:	2301      	movs	r3, #1
 8006be2:	465a      	mov	r2, fp
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f aefb 	beq.w	80069e6 <_printf_float+0xb6>
 8006bf0:	f10a 0a01 	add.w	sl, sl, #1
 8006bf4:	e7ee      	b.n	8006bd4 <_printf_float+0x2a4>
 8006bf6:	bf00      	nop
 8006bf8:	7fefffff 	.word	0x7fefffff
 8006bfc:	080095e0 	.word	0x080095e0
 8006c00:	080095dc 	.word	0x080095dc
 8006c04:	080095e8 	.word	0x080095e8
 8006c08:	080095e4 	.word	0x080095e4
 8006c0c:	080095ec 	.word	0x080095ec
 8006c10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c16:	4553      	cmp	r3, sl
 8006c18:	bfa8      	it	ge
 8006c1a:	4653      	movge	r3, sl
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	4699      	mov	r9, r3
 8006c20:	dc36      	bgt.n	8006c90 <_printf_float+0x360>
 8006c22:	f04f 0b00 	mov.w	fp, #0
 8006c26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c2a:	f104 021a 	add.w	r2, r4, #26
 8006c2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c30:	9306      	str	r3, [sp, #24]
 8006c32:	eba3 0309 	sub.w	r3, r3, r9
 8006c36:	455b      	cmp	r3, fp
 8006c38:	dc31      	bgt.n	8006c9e <_printf_float+0x36e>
 8006c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c3c:	459a      	cmp	sl, r3
 8006c3e:	dc3a      	bgt.n	8006cb6 <_printf_float+0x386>
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	07da      	lsls	r2, r3, #31
 8006c44:	d437      	bmi.n	8006cb6 <_printf_float+0x386>
 8006c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c48:	ebaa 0903 	sub.w	r9, sl, r3
 8006c4c:	9b06      	ldr	r3, [sp, #24]
 8006c4e:	ebaa 0303 	sub.w	r3, sl, r3
 8006c52:	4599      	cmp	r9, r3
 8006c54:	bfa8      	it	ge
 8006c56:	4699      	movge	r9, r3
 8006c58:	f1b9 0f00 	cmp.w	r9, #0
 8006c5c:	dc33      	bgt.n	8006cc6 <_printf_float+0x396>
 8006c5e:	f04f 0800 	mov.w	r8, #0
 8006c62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c66:	f104 0b1a 	add.w	fp, r4, #26
 8006c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c6c:	ebaa 0303 	sub.w	r3, sl, r3
 8006c70:	eba3 0309 	sub.w	r3, r3, r9
 8006c74:	4543      	cmp	r3, r8
 8006c76:	f77f af79 	ble.w	8006b6c <_printf_float+0x23c>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	465a      	mov	r2, fp
 8006c7e:	4631      	mov	r1, r6
 8006c80:	4628      	mov	r0, r5
 8006c82:	47b8      	blx	r7
 8006c84:	3001      	adds	r0, #1
 8006c86:	f43f aeae 	beq.w	80069e6 <_printf_float+0xb6>
 8006c8a:	f108 0801 	add.w	r8, r8, #1
 8006c8e:	e7ec      	b.n	8006c6a <_printf_float+0x33a>
 8006c90:	4642      	mov	r2, r8
 8006c92:	4631      	mov	r1, r6
 8006c94:	4628      	mov	r0, r5
 8006c96:	47b8      	blx	r7
 8006c98:	3001      	adds	r0, #1
 8006c9a:	d1c2      	bne.n	8006c22 <_printf_float+0x2f2>
 8006c9c:	e6a3      	b.n	80069e6 <_printf_float+0xb6>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	9206      	str	r2, [sp, #24]
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	f43f ae9c 	beq.w	80069e6 <_printf_float+0xb6>
 8006cae:	9a06      	ldr	r2, [sp, #24]
 8006cb0:	f10b 0b01 	add.w	fp, fp, #1
 8006cb4:	e7bb      	b.n	8006c2e <_printf_float+0x2fe>
 8006cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cba:	4631      	mov	r1, r6
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	47b8      	blx	r7
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	d1c0      	bne.n	8006c46 <_printf_float+0x316>
 8006cc4:	e68f      	b.n	80069e6 <_printf_float+0xb6>
 8006cc6:	9a06      	ldr	r2, [sp, #24]
 8006cc8:	464b      	mov	r3, r9
 8006cca:	4442      	add	r2, r8
 8006ccc:	4631      	mov	r1, r6
 8006cce:	4628      	mov	r0, r5
 8006cd0:	47b8      	blx	r7
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	d1c3      	bne.n	8006c5e <_printf_float+0x32e>
 8006cd6:	e686      	b.n	80069e6 <_printf_float+0xb6>
 8006cd8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006cdc:	f1ba 0f01 	cmp.w	sl, #1
 8006ce0:	dc01      	bgt.n	8006ce6 <_printf_float+0x3b6>
 8006ce2:	07db      	lsls	r3, r3, #31
 8006ce4:	d536      	bpl.n	8006d54 <_printf_float+0x424>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	4642      	mov	r2, r8
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	f43f ae78 	beq.w	80069e6 <_printf_float+0xb6>
 8006cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	47b8      	blx	r7
 8006d00:	3001      	adds	r0, #1
 8006d02:	f43f ae70 	beq.w	80069e6 <_printf_float+0xb6>
 8006d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d12:	f7f9 fee9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d16:	b9c0      	cbnz	r0, 8006d4a <_printf_float+0x41a>
 8006d18:	4653      	mov	r3, sl
 8006d1a:	f108 0201 	add.w	r2, r8, #1
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	d10c      	bne.n	8006d42 <_printf_float+0x412>
 8006d28:	e65d      	b.n	80069e6 <_printf_float+0xb6>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	465a      	mov	r2, fp
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	f43f ae56 	beq.w	80069e6 <_printf_float+0xb6>
 8006d3a:	f108 0801 	add.w	r8, r8, #1
 8006d3e:	45d0      	cmp	r8, sl
 8006d40:	dbf3      	blt.n	8006d2a <_printf_float+0x3fa>
 8006d42:	464b      	mov	r3, r9
 8006d44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d48:	e6df      	b.n	8006b0a <_printf_float+0x1da>
 8006d4a:	f04f 0800 	mov.w	r8, #0
 8006d4e:	f104 0b1a 	add.w	fp, r4, #26
 8006d52:	e7f4      	b.n	8006d3e <_printf_float+0x40e>
 8006d54:	2301      	movs	r3, #1
 8006d56:	4642      	mov	r2, r8
 8006d58:	e7e1      	b.n	8006d1e <_printf_float+0x3ee>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	464a      	mov	r2, r9
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4628      	mov	r0, r5
 8006d62:	47b8      	blx	r7
 8006d64:	3001      	adds	r0, #1
 8006d66:	f43f ae3e 	beq.w	80069e6 <_printf_float+0xb6>
 8006d6a:	f108 0801 	add.w	r8, r8, #1
 8006d6e:	68e3      	ldr	r3, [r4, #12]
 8006d70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d72:	1a5b      	subs	r3, r3, r1
 8006d74:	4543      	cmp	r3, r8
 8006d76:	dcf0      	bgt.n	8006d5a <_printf_float+0x42a>
 8006d78:	e6fc      	b.n	8006b74 <_printf_float+0x244>
 8006d7a:	f04f 0800 	mov.w	r8, #0
 8006d7e:	f104 0919 	add.w	r9, r4, #25
 8006d82:	e7f4      	b.n	8006d6e <_printf_float+0x43e>

08006d84 <_printf_common>:
 8006d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d88:	4616      	mov	r6, r2
 8006d8a:	4698      	mov	r8, r3
 8006d8c:	688a      	ldr	r2, [r1, #8]
 8006d8e:	690b      	ldr	r3, [r1, #16]
 8006d90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d94:	4293      	cmp	r3, r2
 8006d96:	bfb8      	it	lt
 8006d98:	4613      	movlt	r3, r2
 8006d9a:	6033      	str	r3, [r6, #0]
 8006d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006da0:	4607      	mov	r7, r0
 8006da2:	460c      	mov	r4, r1
 8006da4:	b10a      	cbz	r2, 8006daa <_printf_common+0x26>
 8006da6:	3301      	adds	r3, #1
 8006da8:	6033      	str	r3, [r6, #0]
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	0699      	lsls	r1, r3, #26
 8006dae:	bf42      	ittt	mi
 8006db0:	6833      	ldrmi	r3, [r6, #0]
 8006db2:	3302      	addmi	r3, #2
 8006db4:	6033      	strmi	r3, [r6, #0]
 8006db6:	6825      	ldr	r5, [r4, #0]
 8006db8:	f015 0506 	ands.w	r5, r5, #6
 8006dbc:	d106      	bne.n	8006dcc <_printf_common+0x48>
 8006dbe:	f104 0a19 	add.w	sl, r4, #25
 8006dc2:	68e3      	ldr	r3, [r4, #12]
 8006dc4:	6832      	ldr	r2, [r6, #0]
 8006dc6:	1a9b      	subs	r3, r3, r2
 8006dc8:	42ab      	cmp	r3, r5
 8006dca:	dc26      	bgt.n	8006e1a <_printf_common+0x96>
 8006dcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	3b00      	subs	r3, #0
 8006dd4:	bf18      	it	ne
 8006dd6:	2301      	movne	r3, #1
 8006dd8:	0692      	lsls	r2, r2, #26
 8006dda:	d42b      	bmi.n	8006e34 <_printf_common+0xb0>
 8006ddc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006de0:	4641      	mov	r1, r8
 8006de2:	4638      	mov	r0, r7
 8006de4:	47c8      	blx	r9
 8006de6:	3001      	adds	r0, #1
 8006de8:	d01e      	beq.n	8006e28 <_printf_common+0xa4>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	6922      	ldr	r2, [r4, #16]
 8006dee:	f003 0306 	and.w	r3, r3, #6
 8006df2:	2b04      	cmp	r3, #4
 8006df4:	bf02      	ittt	eq
 8006df6:	68e5      	ldreq	r5, [r4, #12]
 8006df8:	6833      	ldreq	r3, [r6, #0]
 8006dfa:	1aed      	subeq	r5, r5, r3
 8006dfc:	68a3      	ldr	r3, [r4, #8]
 8006dfe:	bf0c      	ite	eq
 8006e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e04:	2500      	movne	r5, #0
 8006e06:	4293      	cmp	r3, r2
 8006e08:	bfc4      	itt	gt
 8006e0a:	1a9b      	subgt	r3, r3, r2
 8006e0c:	18ed      	addgt	r5, r5, r3
 8006e0e:	2600      	movs	r6, #0
 8006e10:	341a      	adds	r4, #26
 8006e12:	42b5      	cmp	r5, r6
 8006e14:	d11a      	bne.n	8006e4c <_printf_common+0xc8>
 8006e16:	2000      	movs	r0, #0
 8006e18:	e008      	b.n	8006e2c <_printf_common+0xa8>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	4652      	mov	r2, sl
 8006e1e:	4641      	mov	r1, r8
 8006e20:	4638      	mov	r0, r7
 8006e22:	47c8      	blx	r9
 8006e24:	3001      	adds	r0, #1
 8006e26:	d103      	bne.n	8006e30 <_printf_common+0xac>
 8006e28:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	3501      	adds	r5, #1
 8006e32:	e7c6      	b.n	8006dc2 <_printf_common+0x3e>
 8006e34:	18e1      	adds	r1, r4, r3
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	2030      	movs	r0, #48	@ 0x30
 8006e3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e3e:	4422      	add	r2, r4
 8006e40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e48:	3302      	adds	r3, #2
 8006e4a:	e7c7      	b.n	8006ddc <_printf_common+0x58>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4622      	mov	r2, r4
 8006e50:	4641      	mov	r1, r8
 8006e52:	4638      	mov	r0, r7
 8006e54:	47c8      	blx	r9
 8006e56:	3001      	adds	r0, #1
 8006e58:	d0e6      	beq.n	8006e28 <_printf_common+0xa4>
 8006e5a:	3601      	adds	r6, #1
 8006e5c:	e7d9      	b.n	8006e12 <_printf_common+0x8e>
	...

08006e60 <_printf_i>:
 8006e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e64:	7e0f      	ldrb	r7, [r1, #24]
 8006e66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e68:	2f78      	cmp	r7, #120	@ 0x78
 8006e6a:	4691      	mov	r9, r2
 8006e6c:	4680      	mov	r8, r0
 8006e6e:	460c      	mov	r4, r1
 8006e70:	469a      	mov	sl, r3
 8006e72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e76:	d807      	bhi.n	8006e88 <_printf_i+0x28>
 8006e78:	2f62      	cmp	r7, #98	@ 0x62
 8006e7a:	d80a      	bhi.n	8006e92 <_printf_i+0x32>
 8006e7c:	2f00      	cmp	r7, #0
 8006e7e:	f000 80d1 	beq.w	8007024 <_printf_i+0x1c4>
 8006e82:	2f58      	cmp	r7, #88	@ 0x58
 8006e84:	f000 80b8 	beq.w	8006ff8 <_printf_i+0x198>
 8006e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e90:	e03a      	b.n	8006f08 <_printf_i+0xa8>
 8006e92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e96:	2b15      	cmp	r3, #21
 8006e98:	d8f6      	bhi.n	8006e88 <_printf_i+0x28>
 8006e9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006ea0 <_printf_i+0x40>)
 8006e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ea0:	08006ef9 	.word	0x08006ef9
 8006ea4:	08006f0d 	.word	0x08006f0d
 8006ea8:	08006e89 	.word	0x08006e89
 8006eac:	08006e89 	.word	0x08006e89
 8006eb0:	08006e89 	.word	0x08006e89
 8006eb4:	08006e89 	.word	0x08006e89
 8006eb8:	08006f0d 	.word	0x08006f0d
 8006ebc:	08006e89 	.word	0x08006e89
 8006ec0:	08006e89 	.word	0x08006e89
 8006ec4:	08006e89 	.word	0x08006e89
 8006ec8:	08006e89 	.word	0x08006e89
 8006ecc:	0800700b 	.word	0x0800700b
 8006ed0:	08006f37 	.word	0x08006f37
 8006ed4:	08006fc5 	.word	0x08006fc5
 8006ed8:	08006e89 	.word	0x08006e89
 8006edc:	08006e89 	.word	0x08006e89
 8006ee0:	0800702d 	.word	0x0800702d
 8006ee4:	08006e89 	.word	0x08006e89
 8006ee8:	08006f37 	.word	0x08006f37
 8006eec:	08006e89 	.word	0x08006e89
 8006ef0:	08006e89 	.word	0x08006e89
 8006ef4:	08006fcd 	.word	0x08006fcd
 8006ef8:	6833      	ldr	r3, [r6, #0]
 8006efa:	1d1a      	adds	r2, r3, #4
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6032      	str	r2, [r6, #0]
 8006f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e09c      	b.n	8007046 <_printf_i+0x1e6>
 8006f0c:	6833      	ldr	r3, [r6, #0]
 8006f0e:	6820      	ldr	r0, [r4, #0]
 8006f10:	1d19      	adds	r1, r3, #4
 8006f12:	6031      	str	r1, [r6, #0]
 8006f14:	0606      	lsls	r6, r0, #24
 8006f16:	d501      	bpl.n	8006f1c <_printf_i+0xbc>
 8006f18:	681d      	ldr	r5, [r3, #0]
 8006f1a:	e003      	b.n	8006f24 <_printf_i+0xc4>
 8006f1c:	0645      	lsls	r5, r0, #25
 8006f1e:	d5fb      	bpl.n	8006f18 <_printf_i+0xb8>
 8006f20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f24:	2d00      	cmp	r5, #0
 8006f26:	da03      	bge.n	8006f30 <_printf_i+0xd0>
 8006f28:	232d      	movs	r3, #45	@ 0x2d
 8006f2a:	426d      	negs	r5, r5
 8006f2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f30:	4858      	ldr	r0, [pc, #352]	@ (8007094 <_printf_i+0x234>)
 8006f32:	230a      	movs	r3, #10
 8006f34:	e011      	b.n	8006f5a <_printf_i+0xfa>
 8006f36:	6821      	ldr	r1, [r4, #0]
 8006f38:	6833      	ldr	r3, [r6, #0]
 8006f3a:	0608      	lsls	r0, r1, #24
 8006f3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f40:	d402      	bmi.n	8006f48 <_printf_i+0xe8>
 8006f42:	0649      	lsls	r1, r1, #25
 8006f44:	bf48      	it	mi
 8006f46:	b2ad      	uxthmi	r5, r5
 8006f48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f4a:	4852      	ldr	r0, [pc, #328]	@ (8007094 <_printf_i+0x234>)
 8006f4c:	6033      	str	r3, [r6, #0]
 8006f4e:	bf14      	ite	ne
 8006f50:	230a      	movne	r3, #10
 8006f52:	2308      	moveq	r3, #8
 8006f54:	2100      	movs	r1, #0
 8006f56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f5a:	6866      	ldr	r6, [r4, #4]
 8006f5c:	60a6      	str	r6, [r4, #8]
 8006f5e:	2e00      	cmp	r6, #0
 8006f60:	db05      	blt.n	8006f6e <_printf_i+0x10e>
 8006f62:	6821      	ldr	r1, [r4, #0]
 8006f64:	432e      	orrs	r6, r5
 8006f66:	f021 0104 	bic.w	r1, r1, #4
 8006f6a:	6021      	str	r1, [r4, #0]
 8006f6c:	d04b      	beq.n	8007006 <_printf_i+0x1a6>
 8006f6e:	4616      	mov	r6, r2
 8006f70:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f74:	fb03 5711 	mls	r7, r3, r1, r5
 8006f78:	5dc7      	ldrb	r7, [r0, r7]
 8006f7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f7e:	462f      	mov	r7, r5
 8006f80:	42bb      	cmp	r3, r7
 8006f82:	460d      	mov	r5, r1
 8006f84:	d9f4      	bls.n	8006f70 <_printf_i+0x110>
 8006f86:	2b08      	cmp	r3, #8
 8006f88:	d10b      	bne.n	8006fa2 <_printf_i+0x142>
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	07df      	lsls	r7, r3, #31
 8006f8e:	d508      	bpl.n	8006fa2 <_printf_i+0x142>
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	6861      	ldr	r1, [r4, #4]
 8006f94:	4299      	cmp	r1, r3
 8006f96:	bfde      	ittt	le
 8006f98:	2330      	movle	r3, #48	@ 0x30
 8006f9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fa2:	1b92      	subs	r2, r2, r6
 8006fa4:	6122      	str	r2, [r4, #16]
 8006fa6:	f8cd a000 	str.w	sl, [sp]
 8006faa:	464b      	mov	r3, r9
 8006fac:	aa03      	add	r2, sp, #12
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4640      	mov	r0, r8
 8006fb2:	f7ff fee7 	bl	8006d84 <_printf_common>
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	d14a      	bne.n	8007050 <_printf_i+0x1f0>
 8006fba:	f04f 30ff 	mov.w	r0, #4294967295
 8006fbe:	b004      	add	sp, #16
 8006fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	f043 0320 	orr.w	r3, r3, #32
 8006fca:	6023      	str	r3, [r4, #0]
 8006fcc:	4832      	ldr	r0, [pc, #200]	@ (8007098 <_printf_i+0x238>)
 8006fce:	2778      	movs	r7, #120	@ 0x78
 8006fd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	6831      	ldr	r1, [r6, #0]
 8006fd8:	061f      	lsls	r7, r3, #24
 8006fda:	f851 5b04 	ldr.w	r5, [r1], #4
 8006fde:	d402      	bmi.n	8006fe6 <_printf_i+0x186>
 8006fe0:	065f      	lsls	r7, r3, #25
 8006fe2:	bf48      	it	mi
 8006fe4:	b2ad      	uxthmi	r5, r5
 8006fe6:	6031      	str	r1, [r6, #0]
 8006fe8:	07d9      	lsls	r1, r3, #31
 8006fea:	bf44      	itt	mi
 8006fec:	f043 0320 	orrmi.w	r3, r3, #32
 8006ff0:	6023      	strmi	r3, [r4, #0]
 8006ff2:	b11d      	cbz	r5, 8006ffc <_printf_i+0x19c>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	e7ad      	b.n	8006f54 <_printf_i+0xf4>
 8006ff8:	4826      	ldr	r0, [pc, #152]	@ (8007094 <_printf_i+0x234>)
 8006ffa:	e7e9      	b.n	8006fd0 <_printf_i+0x170>
 8006ffc:	6823      	ldr	r3, [r4, #0]
 8006ffe:	f023 0320 	bic.w	r3, r3, #32
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	e7f6      	b.n	8006ff4 <_printf_i+0x194>
 8007006:	4616      	mov	r6, r2
 8007008:	e7bd      	b.n	8006f86 <_printf_i+0x126>
 800700a:	6833      	ldr	r3, [r6, #0]
 800700c:	6825      	ldr	r5, [r4, #0]
 800700e:	6961      	ldr	r1, [r4, #20]
 8007010:	1d18      	adds	r0, r3, #4
 8007012:	6030      	str	r0, [r6, #0]
 8007014:	062e      	lsls	r6, r5, #24
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	d501      	bpl.n	800701e <_printf_i+0x1be>
 800701a:	6019      	str	r1, [r3, #0]
 800701c:	e002      	b.n	8007024 <_printf_i+0x1c4>
 800701e:	0668      	lsls	r0, r5, #25
 8007020:	d5fb      	bpl.n	800701a <_printf_i+0x1ba>
 8007022:	8019      	strh	r1, [r3, #0]
 8007024:	2300      	movs	r3, #0
 8007026:	6123      	str	r3, [r4, #16]
 8007028:	4616      	mov	r6, r2
 800702a:	e7bc      	b.n	8006fa6 <_printf_i+0x146>
 800702c:	6833      	ldr	r3, [r6, #0]
 800702e:	1d1a      	adds	r2, r3, #4
 8007030:	6032      	str	r2, [r6, #0]
 8007032:	681e      	ldr	r6, [r3, #0]
 8007034:	6862      	ldr	r2, [r4, #4]
 8007036:	2100      	movs	r1, #0
 8007038:	4630      	mov	r0, r6
 800703a:	f7f9 f8d9 	bl	80001f0 <memchr>
 800703e:	b108      	cbz	r0, 8007044 <_printf_i+0x1e4>
 8007040:	1b80      	subs	r0, r0, r6
 8007042:	6060      	str	r0, [r4, #4]
 8007044:	6863      	ldr	r3, [r4, #4]
 8007046:	6123      	str	r3, [r4, #16]
 8007048:	2300      	movs	r3, #0
 800704a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800704e:	e7aa      	b.n	8006fa6 <_printf_i+0x146>
 8007050:	6923      	ldr	r3, [r4, #16]
 8007052:	4632      	mov	r2, r6
 8007054:	4649      	mov	r1, r9
 8007056:	4640      	mov	r0, r8
 8007058:	47d0      	blx	sl
 800705a:	3001      	adds	r0, #1
 800705c:	d0ad      	beq.n	8006fba <_printf_i+0x15a>
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	079b      	lsls	r3, r3, #30
 8007062:	d413      	bmi.n	800708c <_printf_i+0x22c>
 8007064:	68e0      	ldr	r0, [r4, #12]
 8007066:	9b03      	ldr	r3, [sp, #12]
 8007068:	4298      	cmp	r0, r3
 800706a:	bfb8      	it	lt
 800706c:	4618      	movlt	r0, r3
 800706e:	e7a6      	b.n	8006fbe <_printf_i+0x15e>
 8007070:	2301      	movs	r3, #1
 8007072:	4632      	mov	r2, r6
 8007074:	4649      	mov	r1, r9
 8007076:	4640      	mov	r0, r8
 8007078:	47d0      	blx	sl
 800707a:	3001      	adds	r0, #1
 800707c:	d09d      	beq.n	8006fba <_printf_i+0x15a>
 800707e:	3501      	adds	r5, #1
 8007080:	68e3      	ldr	r3, [r4, #12]
 8007082:	9903      	ldr	r1, [sp, #12]
 8007084:	1a5b      	subs	r3, r3, r1
 8007086:	42ab      	cmp	r3, r5
 8007088:	dcf2      	bgt.n	8007070 <_printf_i+0x210>
 800708a:	e7eb      	b.n	8007064 <_printf_i+0x204>
 800708c:	2500      	movs	r5, #0
 800708e:	f104 0619 	add.w	r6, r4, #25
 8007092:	e7f5      	b.n	8007080 <_printf_i+0x220>
 8007094:	080095ee 	.word	0x080095ee
 8007098:	080095ff 	.word	0x080095ff

0800709c <std>:
 800709c:	2300      	movs	r3, #0
 800709e:	b510      	push	{r4, lr}
 80070a0:	4604      	mov	r4, r0
 80070a2:	e9c0 3300 	strd	r3, r3, [r0]
 80070a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070aa:	6083      	str	r3, [r0, #8]
 80070ac:	8181      	strh	r1, [r0, #12]
 80070ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80070b0:	81c2      	strh	r2, [r0, #14]
 80070b2:	6183      	str	r3, [r0, #24]
 80070b4:	4619      	mov	r1, r3
 80070b6:	2208      	movs	r2, #8
 80070b8:	305c      	adds	r0, #92	@ 0x5c
 80070ba:	f000 f92a 	bl	8007312 <memset>
 80070be:	4b0d      	ldr	r3, [pc, #52]	@ (80070f4 <std+0x58>)
 80070c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80070c2:	4b0d      	ldr	r3, [pc, #52]	@ (80070f8 <std+0x5c>)
 80070c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070c6:	4b0d      	ldr	r3, [pc, #52]	@ (80070fc <std+0x60>)
 80070c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007100 <std+0x64>)
 80070cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80070ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <std+0x68>)
 80070d0:	6224      	str	r4, [r4, #32]
 80070d2:	429c      	cmp	r4, r3
 80070d4:	d006      	beq.n	80070e4 <std+0x48>
 80070d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070da:	4294      	cmp	r4, r2
 80070dc:	d002      	beq.n	80070e4 <std+0x48>
 80070de:	33d0      	adds	r3, #208	@ 0xd0
 80070e0:	429c      	cmp	r4, r3
 80070e2:	d105      	bne.n	80070f0 <std+0x54>
 80070e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ec:	f000 b98e 	b.w	800740c <__retarget_lock_init_recursive>
 80070f0:	bd10      	pop	{r4, pc}
 80070f2:	bf00      	nop
 80070f4:	0800728d 	.word	0x0800728d
 80070f8:	080072af 	.word	0x080072af
 80070fc:	080072e7 	.word	0x080072e7
 8007100:	0800730b 	.word	0x0800730b
 8007104:	20000364 	.word	0x20000364

08007108 <stdio_exit_handler>:
 8007108:	4a02      	ldr	r2, [pc, #8]	@ (8007114 <stdio_exit_handler+0xc>)
 800710a:	4903      	ldr	r1, [pc, #12]	@ (8007118 <stdio_exit_handler+0x10>)
 800710c:	4803      	ldr	r0, [pc, #12]	@ (800711c <stdio_exit_handler+0x14>)
 800710e:	f000 b869 	b.w	80071e4 <_fwalk_sglue>
 8007112:	bf00      	nop
 8007114:	2000000c 	.word	0x2000000c
 8007118:	08008d75 	.word	0x08008d75
 800711c:	2000001c 	.word	0x2000001c

08007120 <cleanup_stdio>:
 8007120:	6841      	ldr	r1, [r0, #4]
 8007122:	4b0c      	ldr	r3, [pc, #48]	@ (8007154 <cleanup_stdio+0x34>)
 8007124:	4299      	cmp	r1, r3
 8007126:	b510      	push	{r4, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	d001      	beq.n	8007130 <cleanup_stdio+0x10>
 800712c:	f001 fe22 	bl	8008d74 <_fflush_r>
 8007130:	68a1      	ldr	r1, [r4, #8]
 8007132:	4b09      	ldr	r3, [pc, #36]	@ (8007158 <cleanup_stdio+0x38>)
 8007134:	4299      	cmp	r1, r3
 8007136:	d002      	beq.n	800713e <cleanup_stdio+0x1e>
 8007138:	4620      	mov	r0, r4
 800713a:	f001 fe1b 	bl	8008d74 <_fflush_r>
 800713e:	68e1      	ldr	r1, [r4, #12]
 8007140:	4b06      	ldr	r3, [pc, #24]	@ (800715c <cleanup_stdio+0x3c>)
 8007142:	4299      	cmp	r1, r3
 8007144:	d004      	beq.n	8007150 <cleanup_stdio+0x30>
 8007146:	4620      	mov	r0, r4
 8007148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714c:	f001 be12 	b.w	8008d74 <_fflush_r>
 8007150:	bd10      	pop	{r4, pc}
 8007152:	bf00      	nop
 8007154:	20000364 	.word	0x20000364
 8007158:	200003cc 	.word	0x200003cc
 800715c:	20000434 	.word	0x20000434

08007160 <global_stdio_init.part.0>:
 8007160:	b510      	push	{r4, lr}
 8007162:	4b0b      	ldr	r3, [pc, #44]	@ (8007190 <global_stdio_init.part.0+0x30>)
 8007164:	4c0b      	ldr	r4, [pc, #44]	@ (8007194 <global_stdio_init.part.0+0x34>)
 8007166:	4a0c      	ldr	r2, [pc, #48]	@ (8007198 <global_stdio_init.part.0+0x38>)
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	4620      	mov	r0, r4
 800716c:	2200      	movs	r2, #0
 800716e:	2104      	movs	r1, #4
 8007170:	f7ff ff94 	bl	800709c <std>
 8007174:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007178:	2201      	movs	r2, #1
 800717a:	2109      	movs	r1, #9
 800717c:	f7ff ff8e 	bl	800709c <std>
 8007180:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007184:	2202      	movs	r2, #2
 8007186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800718a:	2112      	movs	r1, #18
 800718c:	f7ff bf86 	b.w	800709c <std>
 8007190:	2000049c 	.word	0x2000049c
 8007194:	20000364 	.word	0x20000364
 8007198:	08007109 	.word	0x08007109

0800719c <__sfp_lock_acquire>:
 800719c:	4801      	ldr	r0, [pc, #4]	@ (80071a4 <__sfp_lock_acquire+0x8>)
 800719e:	f000 b936 	b.w	800740e <__retarget_lock_acquire_recursive>
 80071a2:	bf00      	nop
 80071a4:	200004a5 	.word	0x200004a5

080071a8 <__sfp_lock_release>:
 80071a8:	4801      	ldr	r0, [pc, #4]	@ (80071b0 <__sfp_lock_release+0x8>)
 80071aa:	f000 b931 	b.w	8007410 <__retarget_lock_release_recursive>
 80071ae:	bf00      	nop
 80071b0:	200004a5 	.word	0x200004a5

080071b4 <__sinit>:
 80071b4:	b510      	push	{r4, lr}
 80071b6:	4604      	mov	r4, r0
 80071b8:	f7ff fff0 	bl	800719c <__sfp_lock_acquire>
 80071bc:	6a23      	ldr	r3, [r4, #32]
 80071be:	b11b      	cbz	r3, 80071c8 <__sinit+0x14>
 80071c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c4:	f7ff bff0 	b.w	80071a8 <__sfp_lock_release>
 80071c8:	4b04      	ldr	r3, [pc, #16]	@ (80071dc <__sinit+0x28>)
 80071ca:	6223      	str	r3, [r4, #32]
 80071cc:	4b04      	ldr	r3, [pc, #16]	@ (80071e0 <__sinit+0x2c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1f5      	bne.n	80071c0 <__sinit+0xc>
 80071d4:	f7ff ffc4 	bl	8007160 <global_stdio_init.part.0>
 80071d8:	e7f2      	b.n	80071c0 <__sinit+0xc>
 80071da:	bf00      	nop
 80071dc:	08007121 	.word	0x08007121
 80071e0:	2000049c 	.word	0x2000049c

080071e4 <_fwalk_sglue>:
 80071e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e8:	4607      	mov	r7, r0
 80071ea:	4688      	mov	r8, r1
 80071ec:	4614      	mov	r4, r2
 80071ee:	2600      	movs	r6, #0
 80071f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071f4:	f1b9 0901 	subs.w	r9, r9, #1
 80071f8:	d505      	bpl.n	8007206 <_fwalk_sglue+0x22>
 80071fa:	6824      	ldr	r4, [r4, #0]
 80071fc:	2c00      	cmp	r4, #0
 80071fe:	d1f7      	bne.n	80071f0 <_fwalk_sglue+0xc>
 8007200:	4630      	mov	r0, r6
 8007202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007206:	89ab      	ldrh	r3, [r5, #12]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d907      	bls.n	800721c <_fwalk_sglue+0x38>
 800720c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007210:	3301      	adds	r3, #1
 8007212:	d003      	beq.n	800721c <_fwalk_sglue+0x38>
 8007214:	4629      	mov	r1, r5
 8007216:	4638      	mov	r0, r7
 8007218:	47c0      	blx	r8
 800721a:	4306      	orrs	r6, r0
 800721c:	3568      	adds	r5, #104	@ 0x68
 800721e:	e7e9      	b.n	80071f4 <_fwalk_sglue+0x10>

08007220 <sniprintf>:
 8007220:	b40c      	push	{r2, r3}
 8007222:	b530      	push	{r4, r5, lr}
 8007224:	4b18      	ldr	r3, [pc, #96]	@ (8007288 <sniprintf+0x68>)
 8007226:	1e0c      	subs	r4, r1, #0
 8007228:	681d      	ldr	r5, [r3, #0]
 800722a:	b09d      	sub	sp, #116	@ 0x74
 800722c:	da08      	bge.n	8007240 <sniprintf+0x20>
 800722e:	238b      	movs	r3, #139	@ 0x8b
 8007230:	602b      	str	r3, [r5, #0]
 8007232:	f04f 30ff 	mov.w	r0, #4294967295
 8007236:	b01d      	add	sp, #116	@ 0x74
 8007238:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800723c:	b002      	add	sp, #8
 800723e:	4770      	bx	lr
 8007240:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007244:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007248:	f04f 0300 	mov.w	r3, #0
 800724c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800724e:	bf14      	ite	ne
 8007250:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007254:	4623      	moveq	r3, r4
 8007256:	9304      	str	r3, [sp, #16]
 8007258:	9307      	str	r3, [sp, #28]
 800725a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800725e:	9002      	str	r0, [sp, #8]
 8007260:	9006      	str	r0, [sp, #24]
 8007262:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007266:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007268:	ab21      	add	r3, sp, #132	@ 0x84
 800726a:	a902      	add	r1, sp, #8
 800726c:	4628      	mov	r0, r5
 800726e:	9301      	str	r3, [sp, #4]
 8007270:	f001 fc00 	bl	8008a74 <_svfiprintf_r>
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	bfbc      	itt	lt
 8007278:	238b      	movlt	r3, #139	@ 0x8b
 800727a:	602b      	strlt	r3, [r5, #0]
 800727c:	2c00      	cmp	r4, #0
 800727e:	d0da      	beq.n	8007236 <sniprintf+0x16>
 8007280:	9b02      	ldr	r3, [sp, #8]
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]
 8007286:	e7d6      	b.n	8007236 <sniprintf+0x16>
 8007288:	20000018 	.word	0x20000018

0800728c <__sread>:
 800728c:	b510      	push	{r4, lr}
 800728e:	460c      	mov	r4, r1
 8007290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007294:	f000 f86c 	bl	8007370 <_read_r>
 8007298:	2800      	cmp	r0, #0
 800729a:	bfab      	itete	ge
 800729c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800729e:	89a3      	ldrhlt	r3, [r4, #12]
 80072a0:	181b      	addge	r3, r3, r0
 80072a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072a6:	bfac      	ite	ge
 80072a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072aa:	81a3      	strhlt	r3, [r4, #12]
 80072ac:	bd10      	pop	{r4, pc}

080072ae <__swrite>:
 80072ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b2:	461f      	mov	r7, r3
 80072b4:	898b      	ldrh	r3, [r1, #12]
 80072b6:	05db      	lsls	r3, r3, #23
 80072b8:	4605      	mov	r5, r0
 80072ba:	460c      	mov	r4, r1
 80072bc:	4616      	mov	r6, r2
 80072be:	d505      	bpl.n	80072cc <__swrite+0x1e>
 80072c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c4:	2302      	movs	r3, #2
 80072c6:	2200      	movs	r2, #0
 80072c8:	f000 f840 	bl	800734c <_lseek_r>
 80072cc:	89a3      	ldrh	r3, [r4, #12]
 80072ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072d6:	81a3      	strh	r3, [r4, #12]
 80072d8:	4632      	mov	r2, r6
 80072da:	463b      	mov	r3, r7
 80072dc:	4628      	mov	r0, r5
 80072de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072e2:	f000 b857 	b.w	8007394 <_write_r>

080072e6 <__sseek>:
 80072e6:	b510      	push	{r4, lr}
 80072e8:	460c      	mov	r4, r1
 80072ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ee:	f000 f82d 	bl	800734c <_lseek_r>
 80072f2:	1c43      	adds	r3, r0, #1
 80072f4:	89a3      	ldrh	r3, [r4, #12]
 80072f6:	bf15      	itete	ne
 80072f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007302:	81a3      	strheq	r3, [r4, #12]
 8007304:	bf18      	it	ne
 8007306:	81a3      	strhne	r3, [r4, #12]
 8007308:	bd10      	pop	{r4, pc}

0800730a <__sclose>:
 800730a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730e:	f000 b80d 	b.w	800732c <_close_r>

08007312 <memset>:
 8007312:	4402      	add	r2, r0
 8007314:	4603      	mov	r3, r0
 8007316:	4293      	cmp	r3, r2
 8007318:	d100      	bne.n	800731c <memset+0xa>
 800731a:	4770      	bx	lr
 800731c:	f803 1b01 	strb.w	r1, [r3], #1
 8007320:	e7f9      	b.n	8007316 <memset+0x4>
	...

08007324 <_localeconv_r>:
 8007324:	4800      	ldr	r0, [pc, #0]	@ (8007328 <_localeconv_r+0x4>)
 8007326:	4770      	bx	lr
 8007328:	20000158 	.word	0x20000158

0800732c <_close_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4d06      	ldr	r5, [pc, #24]	@ (8007348 <_close_r+0x1c>)
 8007330:	2300      	movs	r3, #0
 8007332:	4604      	mov	r4, r0
 8007334:	4608      	mov	r0, r1
 8007336:	602b      	str	r3, [r5, #0]
 8007338:	f7fb f87a 	bl	8002430 <_close>
 800733c:	1c43      	adds	r3, r0, #1
 800733e:	d102      	bne.n	8007346 <_close_r+0x1a>
 8007340:	682b      	ldr	r3, [r5, #0]
 8007342:	b103      	cbz	r3, 8007346 <_close_r+0x1a>
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	bd38      	pop	{r3, r4, r5, pc}
 8007348:	200004a0 	.word	0x200004a0

0800734c <_lseek_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d07      	ldr	r5, [pc, #28]	@ (800736c <_lseek_r+0x20>)
 8007350:	4604      	mov	r4, r0
 8007352:	4608      	mov	r0, r1
 8007354:	4611      	mov	r1, r2
 8007356:	2200      	movs	r2, #0
 8007358:	602a      	str	r2, [r5, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	f7fb f88f 	bl	800247e <_lseek>
 8007360:	1c43      	adds	r3, r0, #1
 8007362:	d102      	bne.n	800736a <_lseek_r+0x1e>
 8007364:	682b      	ldr	r3, [r5, #0]
 8007366:	b103      	cbz	r3, 800736a <_lseek_r+0x1e>
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	bd38      	pop	{r3, r4, r5, pc}
 800736c:	200004a0 	.word	0x200004a0

08007370 <_read_r>:
 8007370:	b538      	push	{r3, r4, r5, lr}
 8007372:	4d07      	ldr	r5, [pc, #28]	@ (8007390 <_read_r+0x20>)
 8007374:	4604      	mov	r4, r0
 8007376:	4608      	mov	r0, r1
 8007378:	4611      	mov	r1, r2
 800737a:	2200      	movs	r2, #0
 800737c:	602a      	str	r2, [r5, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	f7fb f81d 	bl	80023be <_read>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_read_r+0x1e>
 8007388:	682b      	ldr	r3, [r5, #0]
 800738a:	b103      	cbz	r3, 800738e <_read_r+0x1e>
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	200004a0 	.word	0x200004a0

08007394 <_write_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	4d07      	ldr	r5, [pc, #28]	@ (80073b4 <_write_r+0x20>)
 8007398:	4604      	mov	r4, r0
 800739a:	4608      	mov	r0, r1
 800739c:	4611      	mov	r1, r2
 800739e:	2200      	movs	r2, #0
 80073a0:	602a      	str	r2, [r5, #0]
 80073a2:	461a      	mov	r2, r3
 80073a4:	f7fb f828 	bl	80023f8 <_write>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d102      	bne.n	80073b2 <_write_r+0x1e>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	b103      	cbz	r3, 80073b2 <_write_r+0x1e>
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	200004a0 	.word	0x200004a0

080073b8 <__errno>:
 80073b8:	4b01      	ldr	r3, [pc, #4]	@ (80073c0 <__errno+0x8>)
 80073ba:	6818      	ldr	r0, [r3, #0]
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	20000018 	.word	0x20000018

080073c4 <__libc_init_array>:
 80073c4:	b570      	push	{r4, r5, r6, lr}
 80073c6:	4d0d      	ldr	r5, [pc, #52]	@ (80073fc <__libc_init_array+0x38>)
 80073c8:	4c0d      	ldr	r4, [pc, #52]	@ (8007400 <__libc_init_array+0x3c>)
 80073ca:	1b64      	subs	r4, r4, r5
 80073cc:	10a4      	asrs	r4, r4, #2
 80073ce:	2600      	movs	r6, #0
 80073d0:	42a6      	cmp	r6, r4
 80073d2:	d109      	bne.n	80073e8 <__libc_init_array+0x24>
 80073d4:	4d0b      	ldr	r5, [pc, #44]	@ (8007404 <__libc_init_array+0x40>)
 80073d6:	4c0c      	ldr	r4, [pc, #48]	@ (8007408 <__libc_init_array+0x44>)
 80073d8:	f002 f86a 	bl	80094b0 <_init>
 80073dc:	1b64      	subs	r4, r4, r5
 80073de:	10a4      	asrs	r4, r4, #2
 80073e0:	2600      	movs	r6, #0
 80073e2:	42a6      	cmp	r6, r4
 80073e4:	d105      	bne.n	80073f2 <__libc_init_array+0x2e>
 80073e6:	bd70      	pop	{r4, r5, r6, pc}
 80073e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ec:	4798      	blx	r3
 80073ee:	3601      	adds	r6, #1
 80073f0:	e7ee      	b.n	80073d0 <__libc_init_array+0xc>
 80073f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f6:	4798      	blx	r3
 80073f8:	3601      	adds	r6, #1
 80073fa:	e7f2      	b.n	80073e2 <__libc_init_array+0x1e>
 80073fc:	0800995c 	.word	0x0800995c
 8007400:	0800995c 	.word	0x0800995c
 8007404:	0800995c 	.word	0x0800995c
 8007408:	08009960 	.word	0x08009960

0800740c <__retarget_lock_init_recursive>:
 800740c:	4770      	bx	lr

0800740e <__retarget_lock_acquire_recursive>:
 800740e:	4770      	bx	lr

08007410 <__retarget_lock_release_recursive>:
 8007410:	4770      	bx	lr

08007412 <quorem>:
 8007412:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007416:	6903      	ldr	r3, [r0, #16]
 8007418:	690c      	ldr	r4, [r1, #16]
 800741a:	42a3      	cmp	r3, r4
 800741c:	4607      	mov	r7, r0
 800741e:	db7e      	blt.n	800751e <quorem+0x10c>
 8007420:	3c01      	subs	r4, #1
 8007422:	f101 0814 	add.w	r8, r1, #20
 8007426:	00a3      	lsls	r3, r4, #2
 8007428:	f100 0514 	add.w	r5, r0, #20
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007432:	9301      	str	r3, [sp, #4]
 8007434:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007438:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800743c:	3301      	adds	r3, #1
 800743e:	429a      	cmp	r2, r3
 8007440:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007444:	fbb2 f6f3 	udiv	r6, r2, r3
 8007448:	d32e      	bcc.n	80074a8 <quorem+0x96>
 800744a:	f04f 0a00 	mov.w	sl, #0
 800744e:	46c4      	mov	ip, r8
 8007450:	46ae      	mov	lr, r5
 8007452:	46d3      	mov	fp, sl
 8007454:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007458:	b298      	uxth	r0, r3
 800745a:	fb06 a000 	mla	r0, r6, r0, sl
 800745e:	0c02      	lsrs	r2, r0, #16
 8007460:	0c1b      	lsrs	r3, r3, #16
 8007462:	fb06 2303 	mla	r3, r6, r3, r2
 8007466:	f8de 2000 	ldr.w	r2, [lr]
 800746a:	b280      	uxth	r0, r0
 800746c:	b292      	uxth	r2, r2
 800746e:	1a12      	subs	r2, r2, r0
 8007470:	445a      	add	r2, fp
 8007472:	f8de 0000 	ldr.w	r0, [lr]
 8007476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800747a:	b29b      	uxth	r3, r3
 800747c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007480:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007484:	b292      	uxth	r2, r2
 8007486:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800748a:	45e1      	cmp	r9, ip
 800748c:	f84e 2b04 	str.w	r2, [lr], #4
 8007490:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007494:	d2de      	bcs.n	8007454 <quorem+0x42>
 8007496:	9b00      	ldr	r3, [sp, #0]
 8007498:	58eb      	ldr	r3, [r5, r3]
 800749a:	b92b      	cbnz	r3, 80074a8 <quorem+0x96>
 800749c:	9b01      	ldr	r3, [sp, #4]
 800749e:	3b04      	subs	r3, #4
 80074a0:	429d      	cmp	r5, r3
 80074a2:	461a      	mov	r2, r3
 80074a4:	d32f      	bcc.n	8007506 <quorem+0xf4>
 80074a6:	613c      	str	r4, [r7, #16]
 80074a8:	4638      	mov	r0, r7
 80074aa:	f001 f97f 	bl	80087ac <__mcmp>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	db25      	blt.n	80074fe <quorem+0xec>
 80074b2:	4629      	mov	r1, r5
 80074b4:	2000      	movs	r0, #0
 80074b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80074ba:	f8d1 c000 	ldr.w	ip, [r1]
 80074be:	fa1f fe82 	uxth.w	lr, r2
 80074c2:	fa1f f38c 	uxth.w	r3, ip
 80074c6:	eba3 030e 	sub.w	r3, r3, lr
 80074ca:	4403      	add	r3, r0
 80074cc:	0c12      	lsrs	r2, r2, #16
 80074ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80074d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074dc:	45c1      	cmp	r9, r8
 80074de:	f841 3b04 	str.w	r3, [r1], #4
 80074e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074e6:	d2e6      	bcs.n	80074b6 <quorem+0xa4>
 80074e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074f0:	b922      	cbnz	r2, 80074fc <quorem+0xea>
 80074f2:	3b04      	subs	r3, #4
 80074f4:	429d      	cmp	r5, r3
 80074f6:	461a      	mov	r2, r3
 80074f8:	d30b      	bcc.n	8007512 <quorem+0x100>
 80074fa:	613c      	str	r4, [r7, #16]
 80074fc:	3601      	adds	r6, #1
 80074fe:	4630      	mov	r0, r6
 8007500:	b003      	add	sp, #12
 8007502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007506:	6812      	ldr	r2, [r2, #0]
 8007508:	3b04      	subs	r3, #4
 800750a:	2a00      	cmp	r2, #0
 800750c:	d1cb      	bne.n	80074a6 <quorem+0x94>
 800750e:	3c01      	subs	r4, #1
 8007510:	e7c6      	b.n	80074a0 <quorem+0x8e>
 8007512:	6812      	ldr	r2, [r2, #0]
 8007514:	3b04      	subs	r3, #4
 8007516:	2a00      	cmp	r2, #0
 8007518:	d1ef      	bne.n	80074fa <quorem+0xe8>
 800751a:	3c01      	subs	r4, #1
 800751c:	e7ea      	b.n	80074f4 <quorem+0xe2>
 800751e:	2000      	movs	r0, #0
 8007520:	e7ee      	b.n	8007500 <quorem+0xee>
 8007522:	0000      	movs	r0, r0
 8007524:	0000      	movs	r0, r0
	...

08007528 <_dtoa_r>:
 8007528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	69c7      	ldr	r7, [r0, #28]
 800752e:	b097      	sub	sp, #92	@ 0x5c
 8007530:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007534:	ec55 4b10 	vmov	r4, r5, d0
 8007538:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800753a:	9107      	str	r1, [sp, #28]
 800753c:	4681      	mov	r9, r0
 800753e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007540:	9311      	str	r3, [sp, #68]	@ 0x44
 8007542:	b97f      	cbnz	r7, 8007564 <_dtoa_r+0x3c>
 8007544:	2010      	movs	r0, #16
 8007546:	f000 fe09 	bl	800815c <malloc>
 800754a:	4602      	mov	r2, r0
 800754c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007550:	b920      	cbnz	r0, 800755c <_dtoa_r+0x34>
 8007552:	4ba9      	ldr	r3, [pc, #676]	@ (80077f8 <_dtoa_r+0x2d0>)
 8007554:	21ef      	movs	r1, #239	@ 0xef
 8007556:	48a9      	ldr	r0, [pc, #676]	@ (80077fc <_dtoa_r+0x2d4>)
 8007558:	f001 fc6c 	bl	8008e34 <__assert_func>
 800755c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007560:	6007      	str	r7, [r0, #0]
 8007562:	60c7      	str	r7, [r0, #12]
 8007564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007568:	6819      	ldr	r1, [r3, #0]
 800756a:	b159      	cbz	r1, 8007584 <_dtoa_r+0x5c>
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	604a      	str	r2, [r1, #4]
 8007570:	2301      	movs	r3, #1
 8007572:	4093      	lsls	r3, r2
 8007574:	608b      	str	r3, [r1, #8]
 8007576:	4648      	mov	r0, r9
 8007578:	f000 fee6 	bl	8008348 <_Bfree>
 800757c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007580:	2200      	movs	r2, #0
 8007582:	601a      	str	r2, [r3, #0]
 8007584:	1e2b      	subs	r3, r5, #0
 8007586:	bfb9      	ittee	lt
 8007588:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800758c:	9305      	strlt	r3, [sp, #20]
 800758e:	2300      	movge	r3, #0
 8007590:	6033      	strge	r3, [r6, #0]
 8007592:	9f05      	ldr	r7, [sp, #20]
 8007594:	4b9a      	ldr	r3, [pc, #616]	@ (8007800 <_dtoa_r+0x2d8>)
 8007596:	bfbc      	itt	lt
 8007598:	2201      	movlt	r2, #1
 800759a:	6032      	strlt	r2, [r6, #0]
 800759c:	43bb      	bics	r3, r7
 800759e:	d112      	bne.n	80075c6 <_dtoa_r+0x9e>
 80075a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075ac:	4323      	orrs	r3, r4
 80075ae:	f000 855a 	beq.w	8008066 <_dtoa_r+0xb3e>
 80075b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007814 <_dtoa_r+0x2ec>
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 855c 	beq.w	8008076 <_dtoa_r+0xb4e>
 80075be:	f10a 0303 	add.w	r3, sl, #3
 80075c2:	f000 bd56 	b.w	8008072 <_dtoa_r+0xb4a>
 80075c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80075ca:	2200      	movs	r2, #0
 80075cc:	ec51 0b17 	vmov	r0, r1, d7
 80075d0:	2300      	movs	r3, #0
 80075d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80075d6:	f7f9 fa87 	bl	8000ae8 <__aeabi_dcmpeq>
 80075da:	4680      	mov	r8, r0
 80075dc:	b158      	cbz	r0, 80075f6 <_dtoa_r+0xce>
 80075de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075e0:	2301      	movs	r3, #1
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075e6:	b113      	cbz	r3, 80075ee <_dtoa_r+0xc6>
 80075e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80075ea:	4b86      	ldr	r3, [pc, #536]	@ (8007804 <_dtoa_r+0x2dc>)
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007818 <_dtoa_r+0x2f0>
 80075f2:	f000 bd40 	b.w	8008076 <_dtoa_r+0xb4e>
 80075f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80075fa:	aa14      	add	r2, sp, #80	@ 0x50
 80075fc:	a915      	add	r1, sp, #84	@ 0x54
 80075fe:	4648      	mov	r0, r9
 8007600:	f001 f984 	bl	800890c <__d2b>
 8007604:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007608:	9002      	str	r0, [sp, #8]
 800760a:	2e00      	cmp	r6, #0
 800760c:	d078      	beq.n	8007700 <_dtoa_r+0x1d8>
 800760e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007610:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800761c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007620:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007624:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007628:	4619      	mov	r1, r3
 800762a:	2200      	movs	r2, #0
 800762c:	4b76      	ldr	r3, [pc, #472]	@ (8007808 <_dtoa_r+0x2e0>)
 800762e:	f7f8 fe3b 	bl	80002a8 <__aeabi_dsub>
 8007632:	a36b      	add	r3, pc, #428	@ (adr r3, 80077e0 <_dtoa_r+0x2b8>)
 8007634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007638:	f7f8 ffee 	bl	8000618 <__aeabi_dmul>
 800763c:	a36a      	add	r3, pc, #424	@ (adr r3, 80077e8 <_dtoa_r+0x2c0>)
 800763e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007642:	f7f8 fe33 	bl	80002ac <__adddf3>
 8007646:	4604      	mov	r4, r0
 8007648:	4630      	mov	r0, r6
 800764a:	460d      	mov	r5, r1
 800764c:	f7f8 ff7a 	bl	8000544 <__aeabi_i2d>
 8007650:	a367      	add	r3, pc, #412	@ (adr r3, 80077f0 <_dtoa_r+0x2c8>)
 8007652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007656:	f7f8 ffdf 	bl	8000618 <__aeabi_dmul>
 800765a:	4602      	mov	r2, r0
 800765c:	460b      	mov	r3, r1
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f8 fe23 	bl	80002ac <__adddf3>
 8007666:	4604      	mov	r4, r0
 8007668:	460d      	mov	r5, r1
 800766a:	f7f9 fa85 	bl	8000b78 <__aeabi_d2iz>
 800766e:	2200      	movs	r2, #0
 8007670:	4607      	mov	r7, r0
 8007672:	2300      	movs	r3, #0
 8007674:	4620      	mov	r0, r4
 8007676:	4629      	mov	r1, r5
 8007678:	f7f9 fa40 	bl	8000afc <__aeabi_dcmplt>
 800767c:	b140      	cbz	r0, 8007690 <_dtoa_r+0x168>
 800767e:	4638      	mov	r0, r7
 8007680:	f7f8 ff60 	bl	8000544 <__aeabi_i2d>
 8007684:	4622      	mov	r2, r4
 8007686:	462b      	mov	r3, r5
 8007688:	f7f9 fa2e 	bl	8000ae8 <__aeabi_dcmpeq>
 800768c:	b900      	cbnz	r0, 8007690 <_dtoa_r+0x168>
 800768e:	3f01      	subs	r7, #1
 8007690:	2f16      	cmp	r7, #22
 8007692:	d852      	bhi.n	800773a <_dtoa_r+0x212>
 8007694:	4b5d      	ldr	r3, [pc, #372]	@ (800780c <_dtoa_r+0x2e4>)
 8007696:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076a2:	f7f9 fa2b 	bl	8000afc <__aeabi_dcmplt>
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d049      	beq.n	800773e <_dtoa_r+0x216>
 80076aa:	3f01      	subs	r7, #1
 80076ac:	2300      	movs	r3, #0
 80076ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80076b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076b2:	1b9b      	subs	r3, r3, r6
 80076b4:	1e5a      	subs	r2, r3, #1
 80076b6:	bf45      	ittet	mi
 80076b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80076bc:	9300      	strmi	r3, [sp, #0]
 80076be:	2300      	movpl	r3, #0
 80076c0:	2300      	movmi	r3, #0
 80076c2:	9206      	str	r2, [sp, #24]
 80076c4:	bf54      	ite	pl
 80076c6:	9300      	strpl	r3, [sp, #0]
 80076c8:	9306      	strmi	r3, [sp, #24]
 80076ca:	2f00      	cmp	r7, #0
 80076cc:	db39      	blt.n	8007742 <_dtoa_r+0x21a>
 80076ce:	9b06      	ldr	r3, [sp, #24]
 80076d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80076d2:	443b      	add	r3, r7
 80076d4:	9306      	str	r3, [sp, #24]
 80076d6:	2300      	movs	r3, #0
 80076d8:	9308      	str	r3, [sp, #32]
 80076da:	9b07      	ldr	r3, [sp, #28]
 80076dc:	2b09      	cmp	r3, #9
 80076de:	d863      	bhi.n	80077a8 <_dtoa_r+0x280>
 80076e0:	2b05      	cmp	r3, #5
 80076e2:	bfc4      	itt	gt
 80076e4:	3b04      	subgt	r3, #4
 80076e6:	9307      	strgt	r3, [sp, #28]
 80076e8:	9b07      	ldr	r3, [sp, #28]
 80076ea:	f1a3 0302 	sub.w	r3, r3, #2
 80076ee:	bfcc      	ite	gt
 80076f0:	2400      	movgt	r4, #0
 80076f2:	2401      	movle	r4, #1
 80076f4:	2b03      	cmp	r3, #3
 80076f6:	d863      	bhi.n	80077c0 <_dtoa_r+0x298>
 80076f8:	e8df f003 	tbb	[pc, r3]
 80076fc:	2b375452 	.word	0x2b375452
 8007700:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007704:	441e      	add	r6, r3
 8007706:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800770a:	2b20      	cmp	r3, #32
 800770c:	bfc1      	itttt	gt
 800770e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007712:	409f      	lslgt	r7, r3
 8007714:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007718:	fa24 f303 	lsrgt.w	r3, r4, r3
 800771c:	bfd6      	itet	le
 800771e:	f1c3 0320 	rsble	r3, r3, #32
 8007722:	ea47 0003 	orrgt.w	r0, r7, r3
 8007726:	fa04 f003 	lslle.w	r0, r4, r3
 800772a:	f7f8 fefb 	bl	8000524 <__aeabi_ui2d>
 800772e:	2201      	movs	r2, #1
 8007730:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007734:	3e01      	subs	r6, #1
 8007736:	9212      	str	r2, [sp, #72]	@ 0x48
 8007738:	e776      	b.n	8007628 <_dtoa_r+0x100>
 800773a:	2301      	movs	r3, #1
 800773c:	e7b7      	b.n	80076ae <_dtoa_r+0x186>
 800773e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007740:	e7b6      	b.n	80076b0 <_dtoa_r+0x188>
 8007742:	9b00      	ldr	r3, [sp, #0]
 8007744:	1bdb      	subs	r3, r3, r7
 8007746:	9300      	str	r3, [sp, #0]
 8007748:	427b      	negs	r3, r7
 800774a:	9308      	str	r3, [sp, #32]
 800774c:	2300      	movs	r3, #0
 800774e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007750:	e7c3      	b.n	80076da <_dtoa_r+0x1b2>
 8007752:	2301      	movs	r3, #1
 8007754:	9309      	str	r3, [sp, #36]	@ 0x24
 8007756:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007758:	eb07 0b03 	add.w	fp, r7, r3
 800775c:	f10b 0301 	add.w	r3, fp, #1
 8007760:	2b01      	cmp	r3, #1
 8007762:	9303      	str	r3, [sp, #12]
 8007764:	bfb8      	it	lt
 8007766:	2301      	movlt	r3, #1
 8007768:	e006      	b.n	8007778 <_dtoa_r+0x250>
 800776a:	2301      	movs	r3, #1
 800776c:	9309      	str	r3, [sp, #36]	@ 0x24
 800776e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007770:	2b00      	cmp	r3, #0
 8007772:	dd28      	ble.n	80077c6 <_dtoa_r+0x29e>
 8007774:	469b      	mov	fp, r3
 8007776:	9303      	str	r3, [sp, #12]
 8007778:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800777c:	2100      	movs	r1, #0
 800777e:	2204      	movs	r2, #4
 8007780:	f102 0514 	add.w	r5, r2, #20
 8007784:	429d      	cmp	r5, r3
 8007786:	d926      	bls.n	80077d6 <_dtoa_r+0x2ae>
 8007788:	6041      	str	r1, [r0, #4]
 800778a:	4648      	mov	r0, r9
 800778c:	f000 fd9c 	bl	80082c8 <_Balloc>
 8007790:	4682      	mov	sl, r0
 8007792:	2800      	cmp	r0, #0
 8007794:	d142      	bne.n	800781c <_dtoa_r+0x2f4>
 8007796:	4b1e      	ldr	r3, [pc, #120]	@ (8007810 <_dtoa_r+0x2e8>)
 8007798:	4602      	mov	r2, r0
 800779a:	f240 11af 	movw	r1, #431	@ 0x1af
 800779e:	e6da      	b.n	8007556 <_dtoa_r+0x2e>
 80077a0:	2300      	movs	r3, #0
 80077a2:	e7e3      	b.n	800776c <_dtoa_r+0x244>
 80077a4:	2300      	movs	r3, #0
 80077a6:	e7d5      	b.n	8007754 <_dtoa_r+0x22c>
 80077a8:	2401      	movs	r4, #1
 80077aa:	2300      	movs	r3, #0
 80077ac:	9307      	str	r3, [sp, #28]
 80077ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80077b0:	f04f 3bff 	mov.w	fp, #4294967295
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80077ba:	2312      	movs	r3, #18
 80077bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80077be:	e7db      	b.n	8007778 <_dtoa_r+0x250>
 80077c0:	2301      	movs	r3, #1
 80077c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80077c4:	e7f4      	b.n	80077b0 <_dtoa_r+0x288>
 80077c6:	f04f 0b01 	mov.w	fp, #1
 80077ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80077ce:	465b      	mov	r3, fp
 80077d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80077d4:	e7d0      	b.n	8007778 <_dtoa_r+0x250>
 80077d6:	3101      	adds	r1, #1
 80077d8:	0052      	lsls	r2, r2, #1
 80077da:	e7d1      	b.n	8007780 <_dtoa_r+0x258>
 80077dc:	f3af 8000 	nop.w
 80077e0:	636f4361 	.word	0x636f4361
 80077e4:	3fd287a7 	.word	0x3fd287a7
 80077e8:	8b60c8b3 	.word	0x8b60c8b3
 80077ec:	3fc68a28 	.word	0x3fc68a28
 80077f0:	509f79fb 	.word	0x509f79fb
 80077f4:	3fd34413 	.word	0x3fd34413
 80077f8:	0800961d 	.word	0x0800961d
 80077fc:	08009634 	.word	0x08009634
 8007800:	7ff00000 	.word	0x7ff00000
 8007804:	080095ed 	.word	0x080095ed
 8007808:	3ff80000 	.word	0x3ff80000
 800780c:	08009788 	.word	0x08009788
 8007810:	0800968c 	.word	0x0800968c
 8007814:	08009619 	.word	0x08009619
 8007818:	080095ec 	.word	0x080095ec
 800781c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007820:	6018      	str	r0, [r3, #0]
 8007822:	9b03      	ldr	r3, [sp, #12]
 8007824:	2b0e      	cmp	r3, #14
 8007826:	f200 80a1 	bhi.w	800796c <_dtoa_r+0x444>
 800782a:	2c00      	cmp	r4, #0
 800782c:	f000 809e 	beq.w	800796c <_dtoa_r+0x444>
 8007830:	2f00      	cmp	r7, #0
 8007832:	dd33      	ble.n	800789c <_dtoa_r+0x374>
 8007834:	4b9c      	ldr	r3, [pc, #624]	@ (8007aa8 <_dtoa_r+0x580>)
 8007836:	f007 020f 	and.w	r2, r7, #15
 800783a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800783e:	ed93 7b00 	vldr	d7, [r3]
 8007842:	05f8      	lsls	r0, r7, #23
 8007844:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007848:	ea4f 1427 	mov.w	r4, r7, asr #4
 800784c:	d516      	bpl.n	800787c <_dtoa_r+0x354>
 800784e:	4b97      	ldr	r3, [pc, #604]	@ (8007aac <_dtoa_r+0x584>)
 8007850:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007854:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007858:	f7f9 f808 	bl	800086c <__aeabi_ddiv>
 800785c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007860:	f004 040f 	and.w	r4, r4, #15
 8007864:	2603      	movs	r6, #3
 8007866:	4d91      	ldr	r5, [pc, #580]	@ (8007aac <_dtoa_r+0x584>)
 8007868:	b954      	cbnz	r4, 8007880 <_dtoa_r+0x358>
 800786a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800786e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007872:	f7f8 fffb 	bl	800086c <__aeabi_ddiv>
 8007876:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800787a:	e028      	b.n	80078ce <_dtoa_r+0x3a6>
 800787c:	2602      	movs	r6, #2
 800787e:	e7f2      	b.n	8007866 <_dtoa_r+0x33e>
 8007880:	07e1      	lsls	r1, r4, #31
 8007882:	d508      	bpl.n	8007896 <_dtoa_r+0x36e>
 8007884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007888:	e9d5 2300 	ldrd	r2, r3, [r5]
 800788c:	f7f8 fec4 	bl	8000618 <__aeabi_dmul>
 8007890:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007894:	3601      	adds	r6, #1
 8007896:	1064      	asrs	r4, r4, #1
 8007898:	3508      	adds	r5, #8
 800789a:	e7e5      	b.n	8007868 <_dtoa_r+0x340>
 800789c:	f000 80af 	beq.w	80079fe <_dtoa_r+0x4d6>
 80078a0:	427c      	negs	r4, r7
 80078a2:	4b81      	ldr	r3, [pc, #516]	@ (8007aa8 <_dtoa_r+0x580>)
 80078a4:	4d81      	ldr	r5, [pc, #516]	@ (8007aac <_dtoa_r+0x584>)
 80078a6:	f004 020f 	and.w	r2, r4, #15
 80078aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80078b6:	f7f8 feaf 	bl	8000618 <__aeabi_dmul>
 80078ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078be:	1124      	asrs	r4, r4, #4
 80078c0:	2300      	movs	r3, #0
 80078c2:	2602      	movs	r6, #2
 80078c4:	2c00      	cmp	r4, #0
 80078c6:	f040 808f 	bne.w	80079e8 <_dtoa_r+0x4c0>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1d3      	bne.n	8007876 <_dtoa_r+0x34e>
 80078ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 8094 	beq.w	8007a02 <_dtoa_r+0x4da>
 80078da:	4b75      	ldr	r3, [pc, #468]	@ (8007ab0 <_dtoa_r+0x588>)
 80078dc:	2200      	movs	r2, #0
 80078de:	4620      	mov	r0, r4
 80078e0:	4629      	mov	r1, r5
 80078e2:	f7f9 f90b 	bl	8000afc <__aeabi_dcmplt>
 80078e6:	2800      	cmp	r0, #0
 80078e8:	f000 808b 	beq.w	8007a02 <_dtoa_r+0x4da>
 80078ec:	9b03      	ldr	r3, [sp, #12]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 8087 	beq.w	8007a02 <_dtoa_r+0x4da>
 80078f4:	f1bb 0f00 	cmp.w	fp, #0
 80078f8:	dd34      	ble.n	8007964 <_dtoa_r+0x43c>
 80078fa:	4620      	mov	r0, r4
 80078fc:	4b6d      	ldr	r3, [pc, #436]	@ (8007ab4 <_dtoa_r+0x58c>)
 80078fe:	2200      	movs	r2, #0
 8007900:	4629      	mov	r1, r5
 8007902:	f7f8 fe89 	bl	8000618 <__aeabi_dmul>
 8007906:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800790a:	f107 38ff 	add.w	r8, r7, #4294967295
 800790e:	3601      	adds	r6, #1
 8007910:	465c      	mov	r4, fp
 8007912:	4630      	mov	r0, r6
 8007914:	f7f8 fe16 	bl	8000544 <__aeabi_i2d>
 8007918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800791c:	f7f8 fe7c 	bl	8000618 <__aeabi_dmul>
 8007920:	4b65      	ldr	r3, [pc, #404]	@ (8007ab8 <_dtoa_r+0x590>)
 8007922:	2200      	movs	r2, #0
 8007924:	f7f8 fcc2 	bl	80002ac <__adddf3>
 8007928:	4605      	mov	r5, r0
 800792a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800792e:	2c00      	cmp	r4, #0
 8007930:	d16a      	bne.n	8007a08 <_dtoa_r+0x4e0>
 8007932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007936:	4b61      	ldr	r3, [pc, #388]	@ (8007abc <_dtoa_r+0x594>)
 8007938:	2200      	movs	r2, #0
 800793a:	f7f8 fcb5 	bl	80002a8 <__aeabi_dsub>
 800793e:	4602      	mov	r2, r0
 8007940:	460b      	mov	r3, r1
 8007942:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007946:	462a      	mov	r2, r5
 8007948:	4633      	mov	r3, r6
 800794a:	f7f9 f8f5 	bl	8000b38 <__aeabi_dcmpgt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f040 8298 	bne.w	8007e84 <_dtoa_r+0x95c>
 8007954:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007958:	462a      	mov	r2, r5
 800795a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800795e:	f7f9 f8cd 	bl	8000afc <__aeabi_dcmplt>
 8007962:	bb38      	cbnz	r0, 80079b4 <_dtoa_r+0x48c>
 8007964:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007968:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800796c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800796e:	2b00      	cmp	r3, #0
 8007970:	f2c0 8157 	blt.w	8007c22 <_dtoa_r+0x6fa>
 8007974:	2f0e      	cmp	r7, #14
 8007976:	f300 8154 	bgt.w	8007c22 <_dtoa_r+0x6fa>
 800797a:	4b4b      	ldr	r3, [pc, #300]	@ (8007aa8 <_dtoa_r+0x580>)
 800797c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007980:	ed93 7b00 	vldr	d7, [r3]
 8007984:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007986:	2b00      	cmp	r3, #0
 8007988:	ed8d 7b00 	vstr	d7, [sp]
 800798c:	f280 80e5 	bge.w	8007b5a <_dtoa_r+0x632>
 8007990:	9b03      	ldr	r3, [sp, #12]
 8007992:	2b00      	cmp	r3, #0
 8007994:	f300 80e1 	bgt.w	8007b5a <_dtoa_r+0x632>
 8007998:	d10c      	bne.n	80079b4 <_dtoa_r+0x48c>
 800799a:	4b48      	ldr	r3, [pc, #288]	@ (8007abc <_dtoa_r+0x594>)
 800799c:	2200      	movs	r2, #0
 800799e:	ec51 0b17 	vmov	r0, r1, d7
 80079a2:	f7f8 fe39 	bl	8000618 <__aeabi_dmul>
 80079a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079aa:	f7f9 f8bb 	bl	8000b24 <__aeabi_dcmpge>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f000 8266 	beq.w	8007e80 <_dtoa_r+0x958>
 80079b4:	2400      	movs	r4, #0
 80079b6:	4625      	mov	r5, r4
 80079b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079ba:	4656      	mov	r6, sl
 80079bc:	ea6f 0803 	mvn.w	r8, r3
 80079c0:	2700      	movs	r7, #0
 80079c2:	4621      	mov	r1, r4
 80079c4:	4648      	mov	r0, r9
 80079c6:	f000 fcbf 	bl	8008348 <_Bfree>
 80079ca:	2d00      	cmp	r5, #0
 80079cc:	f000 80bd 	beq.w	8007b4a <_dtoa_r+0x622>
 80079d0:	b12f      	cbz	r7, 80079de <_dtoa_r+0x4b6>
 80079d2:	42af      	cmp	r7, r5
 80079d4:	d003      	beq.n	80079de <_dtoa_r+0x4b6>
 80079d6:	4639      	mov	r1, r7
 80079d8:	4648      	mov	r0, r9
 80079da:	f000 fcb5 	bl	8008348 <_Bfree>
 80079de:	4629      	mov	r1, r5
 80079e0:	4648      	mov	r0, r9
 80079e2:	f000 fcb1 	bl	8008348 <_Bfree>
 80079e6:	e0b0      	b.n	8007b4a <_dtoa_r+0x622>
 80079e8:	07e2      	lsls	r2, r4, #31
 80079ea:	d505      	bpl.n	80079f8 <_dtoa_r+0x4d0>
 80079ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079f0:	f7f8 fe12 	bl	8000618 <__aeabi_dmul>
 80079f4:	3601      	adds	r6, #1
 80079f6:	2301      	movs	r3, #1
 80079f8:	1064      	asrs	r4, r4, #1
 80079fa:	3508      	adds	r5, #8
 80079fc:	e762      	b.n	80078c4 <_dtoa_r+0x39c>
 80079fe:	2602      	movs	r6, #2
 8007a00:	e765      	b.n	80078ce <_dtoa_r+0x3a6>
 8007a02:	9c03      	ldr	r4, [sp, #12]
 8007a04:	46b8      	mov	r8, r7
 8007a06:	e784      	b.n	8007912 <_dtoa_r+0x3ea>
 8007a08:	4b27      	ldr	r3, [pc, #156]	@ (8007aa8 <_dtoa_r+0x580>)
 8007a0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a14:	4454      	add	r4, sl
 8007a16:	2900      	cmp	r1, #0
 8007a18:	d054      	beq.n	8007ac4 <_dtoa_r+0x59c>
 8007a1a:	4929      	ldr	r1, [pc, #164]	@ (8007ac0 <_dtoa_r+0x598>)
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	f7f8 ff25 	bl	800086c <__aeabi_ddiv>
 8007a22:	4633      	mov	r3, r6
 8007a24:	462a      	mov	r2, r5
 8007a26:	f7f8 fc3f 	bl	80002a8 <__aeabi_dsub>
 8007a2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a2e:	4656      	mov	r6, sl
 8007a30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a34:	f7f9 f8a0 	bl	8000b78 <__aeabi_d2iz>
 8007a38:	4605      	mov	r5, r0
 8007a3a:	f7f8 fd83 	bl	8000544 <__aeabi_i2d>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a46:	f7f8 fc2f 	bl	80002a8 <__aeabi_dsub>
 8007a4a:	3530      	adds	r5, #48	@ 0x30
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a54:	f806 5b01 	strb.w	r5, [r6], #1
 8007a58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a5c:	f7f9 f84e 	bl	8000afc <__aeabi_dcmplt>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d172      	bne.n	8007b4a <_dtoa_r+0x622>
 8007a64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a68:	4911      	ldr	r1, [pc, #68]	@ (8007ab0 <_dtoa_r+0x588>)
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	f7f8 fc1c 	bl	80002a8 <__aeabi_dsub>
 8007a70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a74:	f7f9 f842 	bl	8000afc <__aeabi_dcmplt>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	f040 80b4 	bne.w	8007be6 <_dtoa_r+0x6be>
 8007a7e:	42a6      	cmp	r6, r4
 8007a80:	f43f af70 	beq.w	8007964 <_dtoa_r+0x43c>
 8007a84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a88:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <_dtoa_r+0x58c>)
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f7f8 fdc4 	bl	8000618 <__aeabi_dmul>
 8007a90:	4b08      	ldr	r3, [pc, #32]	@ (8007ab4 <_dtoa_r+0x58c>)
 8007a92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a96:	2200      	movs	r2, #0
 8007a98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a9c:	f7f8 fdbc 	bl	8000618 <__aeabi_dmul>
 8007aa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aa4:	e7c4      	b.n	8007a30 <_dtoa_r+0x508>
 8007aa6:	bf00      	nop
 8007aa8:	08009788 	.word	0x08009788
 8007aac:	08009760 	.word	0x08009760
 8007ab0:	3ff00000 	.word	0x3ff00000
 8007ab4:	40240000 	.word	0x40240000
 8007ab8:	401c0000 	.word	0x401c0000
 8007abc:	40140000 	.word	0x40140000
 8007ac0:	3fe00000 	.word	0x3fe00000
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	f7f8 fda6 	bl	8000618 <__aeabi_dmul>
 8007acc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ad0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007ad2:	4656      	mov	r6, sl
 8007ad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad8:	f7f9 f84e 	bl	8000b78 <__aeabi_d2iz>
 8007adc:	4605      	mov	r5, r0
 8007ade:	f7f8 fd31 	bl	8000544 <__aeabi_i2d>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007aea:	f7f8 fbdd 	bl	80002a8 <__aeabi_dsub>
 8007aee:	3530      	adds	r5, #48	@ 0x30
 8007af0:	f806 5b01 	strb.w	r5, [r6], #1
 8007af4:	4602      	mov	r2, r0
 8007af6:	460b      	mov	r3, r1
 8007af8:	42a6      	cmp	r6, r4
 8007afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007afe:	f04f 0200 	mov.w	r2, #0
 8007b02:	d124      	bne.n	8007b4e <_dtoa_r+0x626>
 8007b04:	4baf      	ldr	r3, [pc, #700]	@ (8007dc4 <_dtoa_r+0x89c>)
 8007b06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b0a:	f7f8 fbcf 	bl	80002ac <__adddf3>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b16:	f7f9 f80f 	bl	8000b38 <__aeabi_dcmpgt>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d163      	bne.n	8007be6 <_dtoa_r+0x6be>
 8007b1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b22:	49a8      	ldr	r1, [pc, #672]	@ (8007dc4 <_dtoa_r+0x89c>)
 8007b24:	2000      	movs	r0, #0
 8007b26:	f7f8 fbbf 	bl	80002a8 <__aeabi_dsub>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b32:	f7f8 ffe3 	bl	8000afc <__aeabi_dcmplt>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	f43f af14 	beq.w	8007964 <_dtoa_r+0x43c>
 8007b3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007b3e:	1e73      	subs	r3, r6, #1
 8007b40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b46:	2b30      	cmp	r3, #48	@ 0x30
 8007b48:	d0f8      	beq.n	8007b3c <_dtoa_r+0x614>
 8007b4a:	4647      	mov	r7, r8
 8007b4c:	e03b      	b.n	8007bc6 <_dtoa_r+0x69e>
 8007b4e:	4b9e      	ldr	r3, [pc, #632]	@ (8007dc8 <_dtoa_r+0x8a0>)
 8007b50:	f7f8 fd62 	bl	8000618 <__aeabi_dmul>
 8007b54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b58:	e7bc      	b.n	8007ad4 <_dtoa_r+0x5ac>
 8007b5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007b5e:	4656      	mov	r6, sl
 8007b60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b64:	4620      	mov	r0, r4
 8007b66:	4629      	mov	r1, r5
 8007b68:	f7f8 fe80 	bl	800086c <__aeabi_ddiv>
 8007b6c:	f7f9 f804 	bl	8000b78 <__aeabi_d2iz>
 8007b70:	4680      	mov	r8, r0
 8007b72:	f7f8 fce7 	bl	8000544 <__aeabi_i2d>
 8007b76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b7a:	f7f8 fd4d 	bl	8000618 <__aeabi_dmul>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	4620      	mov	r0, r4
 8007b84:	4629      	mov	r1, r5
 8007b86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b8a:	f7f8 fb8d 	bl	80002a8 <__aeabi_dsub>
 8007b8e:	f806 4b01 	strb.w	r4, [r6], #1
 8007b92:	9d03      	ldr	r5, [sp, #12]
 8007b94:	eba6 040a 	sub.w	r4, r6, sl
 8007b98:	42a5      	cmp	r5, r4
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	d133      	bne.n	8007c08 <_dtoa_r+0x6e0>
 8007ba0:	f7f8 fb84 	bl	80002ac <__adddf3>
 8007ba4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ba8:	4604      	mov	r4, r0
 8007baa:	460d      	mov	r5, r1
 8007bac:	f7f8 ffc4 	bl	8000b38 <__aeabi_dcmpgt>
 8007bb0:	b9c0      	cbnz	r0, 8007be4 <_dtoa_r+0x6bc>
 8007bb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	4629      	mov	r1, r5
 8007bba:	f7f8 ff95 	bl	8000ae8 <__aeabi_dcmpeq>
 8007bbe:	b110      	cbz	r0, 8007bc6 <_dtoa_r+0x69e>
 8007bc0:	f018 0f01 	tst.w	r8, #1
 8007bc4:	d10e      	bne.n	8007be4 <_dtoa_r+0x6bc>
 8007bc6:	9902      	ldr	r1, [sp, #8]
 8007bc8:	4648      	mov	r0, r9
 8007bca:	f000 fbbd 	bl	8008348 <_Bfree>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	7033      	strb	r3, [r6, #0]
 8007bd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007bd4:	3701      	adds	r7, #1
 8007bd6:	601f      	str	r7, [r3, #0]
 8007bd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 824b 	beq.w	8008076 <_dtoa_r+0xb4e>
 8007be0:	601e      	str	r6, [r3, #0]
 8007be2:	e248      	b.n	8008076 <_dtoa_r+0xb4e>
 8007be4:	46b8      	mov	r8, r7
 8007be6:	4633      	mov	r3, r6
 8007be8:	461e      	mov	r6, r3
 8007bea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bee:	2a39      	cmp	r2, #57	@ 0x39
 8007bf0:	d106      	bne.n	8007c00 <_dtoa_r+0x6d8>
 8007bf2:	459a      	cmp	sl, r3
 8007bf4:	d1f8      	bne.n	8007be8 <_dtoa_r+0x6c0>
 8007bf6:	2230      	movs	r2, #48	@ 0x30
 8007bf8:	f108 0801 	add.w	r8, r8, #1
 8007bfc:	f88a 2000 	strb.w	r2, [sl]
 8007c00:	781a      	ldrb	r2, [r3, #0]
 8007c02:	3201      	adds	r2, #1
 8007c04:	701a      	strb	r2, [r3, #0]
 8007c06:	e7a0      	b.n	8007b4a <_dtoa_r+0x622>
 8007c08:	4b6f      	ldr	r3, [pc, #444]	@ (8007dc8 <_dtoa_r+0x8a0>)
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f7f8 fd04 	bl	8000618 <__aeabi_dmul>
 8007c10:	2200      	movs	r2, #0
 8007c12:	2300      	movs	r3, #0
 8007c14:	4604      	mov	r4, r0
 8007c16:	460d      	mov	r5, r1
 8007c18:	f7f8 ff66 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d09f      	beq.n	8007b60 <_dtoa_r+0x638>
 8007c20:	e7d1      	b.n	8007bc6 <_dtoa_r+0x69e>
 8007c22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c24:	2a00      	cmp	r2, #0
 8007c26:	f000 80ea 	beq.w	8007dfe <_dtoa_r+0x8d6>
 8007c2a:	9a07      	ldr	r2, [sp, #28]
 8007c2c:	2a01      	cmp	r2, #1
 8007c2e:	f300 80cd 	bgt.w	8007dcc <_dtoa_r+0x8a4>
 8007c32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c34:	2a00      	cmp	r2, #0
 8007c36:	f000 80c1 	beq.w	8007dbc <_dtoa_r+0x894>
 8007c3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c3e:	9c08      	ldr	r4, [sp, #32]
 8007c40:	9e00      	ldr	r6, [sp, #0]
 8007c42:	9a00      	ldr	r2, [sp, #0]
 8007c44:	441a      	add	r2, r3
 8007c46:	9200      	str	r2, [sp, #0]
 8007c48:	9a06      	ldr	r2, [sp, #24]
 8007c4a:	2101      	movs	r1, #1
 8007c4c:	441a      	add	r2, r3
 8007c4e:	4648      	mov	r0, r9
 8007c50:	9206      	str	r2, [sp, #24]
 8007c52:	f000 fc2d 	bl	80084b0 <__i2b>
 8007c56:	4605      	mov	r5, r0
 8007c58:	b166      	cbz	r6, 8007c74 <_dtoa_r+0x74c>
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dd09      	ble.n	8007c74 <_dtoa_r+0x74c>
 8007c60:	42b3      	cmp	r3, r6
 8007c62:	9a00      	ldr	r2, [sp, #0]
 8007c64:	bfa8      	it	ge
 8007c66:	4633      	movge	r3, r6
 8007c68:	1ad2      	subs	r2, r2, r3
 8007c6a:	9200      	str	r2, [sp, #0]
 8007c6c:	9a06      	ldr	r2, [sp, #24]
 8007c6e:	1af6      	subs	r6, r6, r3
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	9306      	str	r3, [sp, #24]
 8007c74:	9b08      	ldr	r3, [sp, #32]
 8007c76:	b30b      	cbz	r3, 8007cbc <_dtoa_r+0x794>
 8007c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 80c6 	beq.w	8007e0c <_dtoa_r+0x8e4>
 8007c80:	2c00      	cmp	r4, #0
 8007c82:	f000 80c0 	beq.w	8007e06 <_dtoa_r+0x8de>
 8007c86:	4629      	mov	r1, r5
 8007c88:	4622      	mov	r2, r4
 8007c8a:	4648      	mov	r0, r9
 8007c8c:	f000 fcc8 	bl	8008620 <__pow5mult>
 8007c90:	9a02      	ldr	r2, [sp, #8]
 8007c92:	4601      	mov	r1, r0
 8007c94:	4605      	mov	r5, r0
 8007c96:	4648      	mov	r0, r9
 8007c98:	f000 fc20 	bl	80084dc <__multiply>
 8007c9c:	9902      	ldr	r1, [sp, #8]
 8007c9e:	4680      	mov	r8, r0
 8007ca0:	4648      	mov	r0, r9
 8007ca2:	f000 fb51 	bl	8008348 <_Bfree>
 8007ca6:	9b08      	ldr	r3, [sp, #32]
 8007ca8:	1b1b      	subs	r3, r3, r4
 8007caa:	9308      	str	r3, [sp, #32]
 8007cac:	f000 80b1 	beq.w	8007e12 <_dtoa_r+0x8ea>
 8007cb0:	9a08      	ldr	r2, [sp, #32]
 8007cb2:	4641      	mov	r1, r8
 8007cb4:	4648      	mov	r0, r9
 8007cb6:	f000 fcb3 	bl	8008620 <__pow5mult>
 8007cba:	9002      	str	r0, [sp, #8]
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	4648      	mov	r0, r9
 8007cc0:	f000 fbf6 	bl	80084b0 <__i2b>
 8007cc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 81d8 	beq.w	800807e <_dtoa_r+0xb56>
 8007cce:	461a      	mov	r2, r3
 8007cd0:	4601      	mov	r1, r0
 8007cd2:	4648      	mov	r0, r9
 8007cd4:	f000 fca4 	bl	8008620 <__pow5mult>
 8007cd8:	9b07      	ldr	r3, [sp, #28]
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	4604      	mov	r4, r0
 8007cde:	f300 809f 	bgt.w	8007e20 <_dtoa_r+0x8f8>
 8007ce2:	9b04      	ldr	r3, [sp, #16]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f040 8097 	bne.w	8007e18 <_dtoa_r+0x8f0>
 8007cea:	9b05      	ldr	r3, [sp, #20]
 8007cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f040 8093 	bne.w	8007e1c <_dtoa_r+0x8f4>
 8007cf6:	9b05      	ldr	r3, [sp, #20]
 8007cf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cfc:	0d1b      	lsrs	r3, r3, #20
 8007cfe:	051b      	lsls	r3, r3, #20
 8007d00:	b133      	cbz	r3, 8007d10 <_dtoa_r+0x7e8>
 8007d02:	9b00      	ldr	r3, [sp, #0]
 8007d04:	3301      	adds	r3, #1
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	9b06      	ldr	r3, [sp, #24]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	9306      	str	r3, [sp, #24]
 8007d0e:	2301      	movs	r3, #1
 8007d10:	9308      	str	r3, [sp, #32]
 8007d12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f000 81b8 	beq.w	800808a <_dtoa_r+0xb62>
 8007d1a:	6923      	ldr	r3, [r4, #16]
 8007d1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d20:	6918      	ldr	r0, [r3, #16]
 8007d22:	f000 fb79 	bl	8008418 <__hi0bits>
 8007d26:	f1c0 0020 	rsb	r0, r0, #32
 8007d2a:	9b06      	ldr	r3, [sp, #24]
 8007d2c:	4418      	add	r0, r3
 8007d2e:	f010 001f 	ands.w	r0, r0, #31
 8007d32:	f000 8082 	beq.w	8007e3a <_dtoa_r+0x912>
 8007d36:	f1c0 0320 	rsb	r3, r0, #32
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	dd73      	ble.n	8007e26 <_dtoa_r+0x8fe>
 8007d3e:	9b00      	ldr	r3, [sp, #0]
 8007d40:	f1c0 001c 	rsb	r0, r0, #28
 8007d44:	4403      	add	r3, r0
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	9b06      	ldr	r3, [sp, #24]
 8007d4a:	4403      	add	r3, r0
 8007d4c:	4406      	add	r6, r0
 8007d4e:	9306      	str	r3, [sp, #24]
 8007d50:	9b00      	ldr	r3, [sp, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	dd05      	ble.n	8007d62 <_dtoa_r+0x83a>
 8007d56:	9902      	ldr	r1, [sp, #8]
 8007d58:	461a      	mov	r2, r3
 8007d5a:	4648      	mov	r0, r9
 8007d5c:	f000 fcba 	bl	80086d4 <__lshift>
 8007d60:	9002      	str	r0, [sp, #8]
 8007d62:	9b06      	ldr	r3, [sp, #24]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	dd05      	ble.n	8007d74 <_dtoa_r+0x84c>
 8007d68:	4621      	mov	r1, r4
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	4648      	mov	r0, r9
 8007d6e:	f000 fcb1 	bl	80086d4 <__lshift>
 8007d72:	4604      	mov	r4, r0
 8007d74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d061      	beq.n	8007e3e <_dtoa_r+0x916>
 8007d7a:	9802      	ldr	r0, [sp, #8]
 8007d7c:	4621      	mov	r1, r4
 8007d7e:	f000 fd15 	bl	80087ac <__mcmp>
 8007d82:	2800      	cmp	r0, #0
 8007d84:	da5b      	bge.n	8007e3e <_dtoa_r+0x916>
 8007d86:	2300      	movs	r3, #0
 8007d88:	9902      	ldr	r1, [sp, #8]
 8007d8a:	220a      	movs	r2, #10
 8007d8c:	4648      	mov	r0, r9
 8007d8e:	f000 fafd 	bl	800838c <__multadd>
 8007d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d94:	9002      	str	r0, [sp, #8]
 8007d96:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 8177 	beq.w	800808e <_dtoa_r+0xb66>
 8007da0:	4629      	mov	r1, r5
 8007da2:	2300      	movs	r3, #0
 8007da4:	220a      	movs	r2, #10
 8007da6:	4648      	mov	r0, r9
 8007da8:	f000 faf0 	bl	800838c <__multadd>
 8007dac:	f1bb 0f00 	cmp.w	fp, #0
 8007db0:	4605      	mov	r5, r0
 8007db2:	dc6f      	bgt.n	8007e94 <_dtoa_r+0x96c>
 8007db4:	9b07      	ldr	r3, [sp, #28]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	dc49      	bgt.n	8007e4e <_dtoa_r+0x926>
 8007dba:	e06b      	b.n	8007e94 <_dtoa_r+0x96c>
 8007dbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007dbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007dc2:	e73c      	b.n	8007c3e <_dtoa_r+0x716>
 8007dc4:	3fe00000 	.word	0x3fe00000
 8007dc8:	40240000 	.word	0x40240000
 8007dcc:	9b03      	ldr	r3, [sp, #12]
 8007dce:	1e5c      	subs	r4, r3, #1
 8007dd0:	9b08      	ldr	r3, [sp, #32]
 8007dd2:	42a3      	cmp	r3, r4
 8007dd4:	db09      	blt.n	8007dea <_dtoa_r+0x8c2>
 8007dd6:	1b1c      	subs	r4, r3, r4
 8007dd8:	9b03      	ldr	r3, [sp, #12]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f6bf af30 	bge.w	8007c40 <_dtoa_r+0x718>
 8007de0:	9b00      	ldr	r3, [sp, #0]
 8007de2:	9a03      	ldr	r2, [sp, #12]
 8007de4:	1a9e      	subs	r6, r3, r2
 8007de6:	2300      	movs	r3, #0
 8007de8:	e72b      	b.n	8007c42 <_dtoa_r+0x71a>
 8007dea:	9b08      	ldr	r3, [sp, #32]
 8007dec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007dee:	9408      	str	r4, [sp, #32]
 8007df0:	1ae3      	subs	r3, r4, r3
 8007df2:	441a      	add	r2, r3
 8007df4:	9e00      	ldr	r6, [sp, #0]
 8007df6:	9b03      	ldr	r3, [sp, #12]
 8007df8:	920d      	str	r2, [sp, #52]	@ 0x34
 8007dfa:	2400      	movs	r4, #0
 8007dfc:	e721      	b.n	8007c42 <_dtoa_r+0x71a>
 8007dfe:	9c08      	ldr	r4, [sp, #32]
 8007e00:	9e00      	ldr	r6, [sp, #0]
 8007e02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007e04:	e728      	b.n	8007c58 <_dtoa_r+0x730>
 8007e06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007e0a:	e751      	b.n	8007cb0 <_dtoa_r+0x788>
 8007e0c:	9a08      	ldr	r2, [sp, #32]
 8007e0e:	9902      	ldr	r1, [sp, #8]
 8007e10:	e750      	b.n	8007cb4 <_dtoa_r+0x78c>
 8007e12:	f8cd 8008 	str.w	r8, [sp, #8]
 8007e16:	e751      	b.n	8007cbc <_dtoa_r+0x794>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	e779      	b.n	8007d10 <_dtoa_r+0x7e8>
 8007e1c:	9b04      	ldr	r3, [sp, #16]
 8007e1e:	e777      	b.n	8007d10 <_dtoa_r+0x7e8>
 8007e20:	2300      	movs	r3, #0
 8007e22:	9308      	str	r3, [sp, #32]
 8007e24:	e779      	b.n	8007d1a <_dtoa_r+0x7f2>
 8007e26:	d093      	beq.n	8007d50 <_dtoa_r+0x828>
 8007e28:	9a00      	ldr	r2, [sp, #0]
 8007e2a:	331c      	adds	r3, #28
 8007e2c:	441a      	add	r2, r3
 8007e2e:	9200      	str	r2, [sp, #0]
 8007e30:	9a06      	ldr	r2, [sp, #24]
 8007e32:	441a      	add	r2, r3
 8007e34:	441e      	add	r6, r3
 8007e36:	9206      	str	r2, [sp, #24]
 8007e38:	e78a      	b.n	8007d50 <_dtoa_r+0x828>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	e7f4      	b.n	8007e28 <_dtoa_r+0x900>
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	46b8      	mov	r8, r7
 8007e44:	dc20      	bgt.n	8007e88 <_dtoa_r+0x960>
 8007e46:	469b      	mov	fp, r3
 8007e48:	9b07      	ldr	r3, [sp, #28]
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	dd1e      	ble.n	8007e8c <_dtoa_r+0x964>
 8007e4e:	f1bb 0f00 	cmp.w	fp, #0
 8007e52:	f47f adb1 	bne.w	80079b8 <_dtoa_r+0x490>
 8007e56:	4621      	mov	r1, r4
 8007e58:	465b      	mov	r3, fp
 8007e5a:	2205      	movs	r2, #5
 8007e5c:	4648      	mov	r0, r9
 8007e5e:	f000 fa95 	bl	800838c <__multadd>
 8007e62:	4601      	mov	r1, r0
 8007e64:	4604      	mov	r4, r0
 8007e66:	9802      	ldr	r0, [sp, #8]
 8007e68:	f000 fca0 	bl	80087ac <__mcmp>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	f77f ada3 	ble.w	80079b8 <_dtoa_r+0x490>
 8007e72:	4656      	mov	r6, sl
 8007e74:	2331      	movs	r3, #49	@ 0x31
 8007e76:	f806 3b01 	strb.w	r3, [r6], #1
 8007e7a:	f108 0801 	add.w	r8, r8, #1
 8007e7e:	e59f      	b.n	80079c0 <_dtoa_r+0x498>
 8007e80:	9c03      	ldr	r4, [sp, #12]
 8007e82:	46b8      	mov	r8, r7
 8007e84:	4625      	mov	r5, r4
 8007e86:	e7f4      	b.n	8007e72 <_dtoa_r+0x94a>
 8007e88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 8101 	beq.w	8008096 <_dtoa_r+0xb6e>
 8007e94:	2e00      	cmp	r6, #0
 8007e96:	dd05      	ble.n	8007ea4 <_dtoa_r+0x97c>
 8007e98:	4629      	mov	r1, r5
 8007e9a:	4632      	mov	r2, r6
 8007e9c:	4648      	mov	r0, r9
 8007e9e:	f000 fc19 	bl	80086d4 <__lshift>
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	9b08      	ldr	r3, [sp, #32]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d05c      	beq.n	8007f64 <_dtoa_r+0xa3c>
 8007eaa:	6869      	ldr	r1, [r5, #4]
 8007eac:	4648      	mov	r0, r9
 8007eae:	f000 fa0b 	bl	80082c8 <_Balloc>
 8007eb2:	4606      	mov	r6, r0
 8007eb4:	b928      	cbnz	r0, 8007ec2 <_dtoa_r+0x99a>
 8007eb6:	4b82      	ldr	r3, [pc, #520]	@ (80080c0 <_dtoa_r+0xb98>)
 8007eb8:	4602      	mov	r2, r0
 8007eba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ebe:	f7ff bb4a 	b.w	8007556 <_dtoa_r+0x2e>
 8007ec2:	692a      	ldr	r2, [r5, #16]
 8007ec4:	3202      	adds	r2, #2
 8007ec6:	0092      	lsls	r2, r2, #2
 8007ec8:	f105 010c 	add.w	r1, r5, #12
 8007ecc:	300c      	adds	r0, #12
 8007ece:	f000 ffa3 	bl	8008e18 <memcpy>
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4648      	mov	r0, r9
 8007ed8:	f000 fbfc 	bl	80086d4 <__lshift>
 8007edc:	f10a 0301 	add.w	r3, sl, #1
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	eb0a 030b 	add.w	r3, sl, fp
 8007ee6:	9308      	str	r3, [sp, #32]
 8007ee8:	9b04      	ldr	r3, [sp, #16]
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	462f      	mov	r7, r5
 8007ef0:	9306      	str	r3, [sp, #24]
 8007ef2:	4605      	mov	r5, r0
 8007ef4:	9b00      	ldr	r3, [sp, #0]
 8007ef6:	9802      	ldr	r0, [sp, #8]
 8007ef8:	4621      	mov	r1, r4
 8007efa:	f103 3bff 	add.w	fp, r3, #4294967295
 8007efe:	f7ff fa88 	bl	8007412 <quorem>
 8007f02:	4603      	mov	r3, r0
 8007f04:	3330      	adds	r3, #48	@ 0x30
 8007f06:	9003      	str	r0, [sp, #12]
 8007f08:	4639      	mov	r1, r7
 8007f0a:	9802      	ldr	r0, [sp, #8]
 8007f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f0e:	f000 fc4d 	bl	80087ac <__mcmp>
 8007f12:	462a      	mov	r2, r5
 8007f14:	9004      	str	r0, [sp, #16]
 8007f16:	4621      	mov	r1, r4
 8007f18:	4648      	mov	r0, r9
 8007f1a:	f000 fc63 	bl	80087e4 <__mdiff>
 8007f1e:	68c2      	ldr	r2, [r0, #12]
 8007f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f22:	4606      	mov	r6, r0
 8007f24:	bb02      	cbnz	r2, 8007f68 <_dtoa_r+0xa40>
 8007f26:	4601      	mov	r1, r0
 8007f28:	9802      	ldr	r0, [sp, #8]
 8007f2a:	f000 fc3f 	bl	80087ac <__mcmp>
 8007f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f30:	4602      	mov	r2, r0
 8007f32:	4631      	mov	r1, r6
 8007f34:	4648      	mov	r0, r9
 8007f36:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f38:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f3a:	f000 fa05 	bl	8008348 <_Bfree>
 8007f3e:	9b07      	ldr	r3, [sp, #28]
 8007f40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f42:	9e00      	ldr	r6, [sp, #0]
 8007f44:	ea42 0103 	orr.w	r1, r2, r3
 8007f48:	9b06      	ldr	r3, [sp, #24]
 8007f4a:	4319      	orrs	r1, r3
 8007f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f4e:	d10d      	bne.n	8007f6c <_dtoa_r+0xa44>
 8007f50:	2b39      	cmp	r3, #57	@ 0x39
 8007f52:	d027      	beq.n	8007fa4 <_dtoa_r+0xa7c>
 8007f54:	9a04      	ldr	r2, [sp, #16]
 8007f56:	2a00      	cmp	r2, #0
 8007f58:	dd01      	ble.n	8007f5e <_dtoa_r+0xa36>
 8007f5a:	9b03      	ldr	r3, [sp, #12]
 8007f5c:	3331      	adds	r3, #49	@ 0x31
 8007f5e:	f88b 3000 	strb.w	r3, [fp]
 8007f62:	e52e      	b.n	80079c2 <_dtoa_r+0x49a>
 8007f64:	4628      	mov	r0, r5
 8007f66:	e7b9      	b.n	8007edc <_dtoa_r+0x9b4>
 8007f68:	2201      	movs	r2, #1
 8007f6a:	e7e2      	b.n	8007f32 <_dtoa_r+0xa0a>
 8007f6c:	9904      	ldr	r1, [sp, #16]
 8007f6e:	2900      	cmp	r1, #0
 8007f70:	db04      	blt.n	8007f7c <_dtoa_r+0xa54>
 8007f72:	9807      	ldr	r0, [sp, #28]
 8007f74:	4301      	orrs	r1, r0
 8007f76:	9806      	ldr	r0, [sp, #24]
 8007f78:	4301      	orrs	r1, r0
 8007f7a:	d120      	bne.n	8007fbe <_dtoa_r+0xa96>
 8007f7c:	2a00      	cmp	r2, #0
 8007f7e:	ddee      	ble.n	8007f5e <_dtoa_r+0xa36>
 8007f80:	9902      	ldr	r1, [sp, #8]
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	2201      	movs	r2, #1
 8007f86:	4648      	mov	r0, r9
 8007f88:	f000 fba4 	bl	80086d4 <__lshift>
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	9002      	str	r0, [sp, #8]
 8007f90:	f000 fc0c 	bl	80087ac <__mcmp>
 8007f94:	2800      	cmp	r0, #0
 8007f96:	9b00      	ldr	r3, [sp, #0]
 8007f98:	dc02      	bgt.n	8007fa0 <_dtoa_r+0xa78>
 8007f9a:	d1e0      	bne.n	8007f5e <_dtoa_r+0xa36>
 8007f9c:	07da      	lsls	r2, r3, #31
 8007f9e:	d5de      	bpl.n	8007f5e <_dtoa_r+0xa36>
 8007fa0:	2b39      	cmp	r3, #57	@ 0x39
 8007fa2:	d1da      	bne.n	8007f5a <_dtoa_r+0xa32>
 8007fa4:	2339      	movs	r3, #57	@ 0x39
 8007fa6:	f88b 3000 	strb.w	r3, [fp]
 8007faa:	4633      	mov	r3, r6
 8007fac:	461e      	mov	r6, r3
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fb4:	2a39      	cmp	r2, #57	@ 0x39
 8007fb6:	d04e      	beq.n	8008056 <_dtoa_r+0xb2e>
 8007fb8:	3201      	adds	r2, #1
 8007fba:	701a      	strb	r2, [r3, #0]
 8007fbc:	e501      	b.n	80079c2 <_dtoa_r+0x49a>
 8007fbe:	2a00      	cmp	r2, #0
 8007fc0:	dd03      	ble.n	8007fca <_dtoa_r+0xaa2>
 8007fc2:	2b39      	cmp	r3, #57	@ 0x39
 8007fc4:	d0ee      	beq.n	8007fa4 <_dtoa_r+0xa7c>
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	e7c9      	b.n	8007f5e <_dtoa_r+0xa36>
 8007fca:	9a00      	ldr	r2, [sp, #0]
 8007fcc:	9908      	ldr	r1, [sp, #32]
 8007fce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fd2:	428a      	cmp	r2, r1
 8007fd4:	d028      	beq.n	8008028 <_dtoa_r+0xb00>
 8007fd6:	9902      	ldr	r1, [sp, #8]
 8007fd8:	2300      	movs	r3, #0
 8007fda:	220a      	movs	r2, #10
 8007fdc:	4648      	mov	r0, r9
 8007fde:	f000 f9d5 	bl	800838c <__multadd>
 8007fe2:	42af      	cmp	r7, r5
 8007fe4:	9002      	str	r0, [sp, #8]
 8007fe6:	f04f 0300 	mov.w	r3, #0
 8007fea:	f04f 020a 	mov.w	r2, #10
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4648      	mov	r0, r9
 8007ff2:	d107      	bne.n	8008004 <_dtoa_r+0xadc>
 8007ff4:	f000 f9ca 	bl	800838c <__multadd>
 8007ff8:	4607      	mov	r7, r0
 8007ffa:	4605      	mov	r5, r0
 8007ffc:	9b00      	ldr	r3, [sp, #0]
 8007ffe:	3301      	adds	r3, #1
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	e777      	b.n	8007ef4 <_dtoa_r+0x9cc>
 8008004:	f000 f9c2 	bl	800838c <__multadd>
 8008008:	4629      	mov	r1, r5
 800800a:	4607      	mov	r7, r0
 800800c:	2300      	movs	r3, #0
 800800e:	220a      	movs	r2, #10
 8008010:	4648      	mov	r0, r9
 8008012:	f000 f9bb 	bl	800838c <__multadd>
 8008016:	4605      	mov	r5, r0
 8008018:	e7f0      	b.n	8007ffc <_dtoa_r+0xad4>
 800801a:	f1bb 0f00 	cmp.w	fp, #0
 800801e:	bfcc      	ite	gt
 8008020:	465e      	movgt	r6, fp
 8008022:	2601      	movle	r6, #1
 8008024:	4456      	add	r6, sl
 8008026:	2700      	movs	r7, #0
 8008028:	9902      	ldr	r1, [sp, #8]
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	2201      	movs	r2, #1
 800802e:	4648      	mov	r0, r9
 8008030:	f000 fb50 	bl	80086d4 <__lshift>
 8008034:	4621      	mov	r1, r4
 8008036:	9002      	str	r0, [sp, #8]
 8008038:	f000 fbb8 	bl	80087ac <__mcmp>
 800803c:	2800      	cmp	r0, #0
 800803e:	dcb4      	bgt.n	8007faa <_dtoa_r+0xa82>
 8008040:	d102      	bne.n	8008048 <_dtoa_r+0xb20>
 8008042:	9b00      	ldr	r3, [sp, #0]
 8008044:	07db      	lsls	r3, r3, #31
 8008046:	d4b0      	bmi.n	8007faa <_dtoa_r+0xa82>
 8008048:	4633      	mov	r3, r6
 800804a:	461e      	mov	r6, r3
 800804c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008050:	2a30      	cmp	r2, #48	@ 0x30
 8008052:	d0fa      	beq.n	800804a <_dtoa_r+0xb22>
 8008054:	e4b5      	b.n	80079c2 <_dtoa_r+0x49a>
 8008056:	459a      	cmp	sl, r3
 8008058:	d1a8      	bne.n	8007fac <_dtoa_r+0xa84>
 800805a:	2331      	movs	r3, #49	@ 0x31
 800805c:	f108 0801 	add.w	r8, r8, #1
 8008060:	f88a 3000 	strb.w	r3, [sl]
 8008064:	e4ad      	b.n	80079c2 <_dtoa_r+0x49a>
 8008066:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008068:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80080c4 <_dtoa_r+0xb9c>
 800806c:	b11b      	cbz	r3, 8008076 <_dtoa_r+0xb4e>
 800806e:	f10a 0308 	add.w	r3, sl, #8
 8008072:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	4650      	mov	r0, sl
 8008078:	b017      	add	sp, #92	@ 0x5c
 800807a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807e:	9b07      	ldr	r3, [sp, #28]
 8008080:	2b01      	cmp	r3, #1
 8008082:	f77f ae2e 	ble.w	8007ce2 <_dtoa_r+0x7ba>
 8008086:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008088:	9308      	str	r3, [sp, #32]
 800808a:	2001      	movs	r0, #1
 800808c:	e64d      	b.n	8007d2a <_dtoa_r+0x802>
 800808e:	f1bb 0f00 	cmp.w	fp, #0
 8008092:	f77f aed9 	ble.w	8007e48 <_dtoa_r+0x920>
 8008096:	4656      	mov	r6, sl
 8008098:	9802      	ldr	r0, [sp, #8]
 800809a:	4621      	mov	r1, r4
 800809c:	f7ff f9b9 	bl	8007412 <quorem>
 80080a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80080a4:	f806 3b01 	strb.w	r3, [r6], #1
 80080a8:	eba6 020a 	sub.w	r2, r6, sl
 80080ac:	4593      	cmp	fp, r2
 80080ae:	ddb4      	ble.n	800801a <_dtoa_r+0xaf2>
 80080b0:	9902      	ldr	r1, [sp, #8]
 80080b2:	2300      	movs	r3, #0
 80080b4:	220a      	movs	r2, #10
 80080b6:	4648      	mov	r0, r9
 80080b8:	f000 f968 	bl	800838c <__multadd>
 80080bc:	9002      	str	r0, [sp, #8]
 80080be:	e7eb      	b.n	8008098 <_dtoa_r+0xb70>
 80080c0:	0800968c 	.word	0x0800968c
 80080c4:	08009610 	.word	0x08009610

080080c8 <_free_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4605      	mov	r5, r0
 80080cc:	2900      	cmp	r1, #0
 80080ce:	d041      	beq.n	8008154 <_free_r+0x8c>
 80080d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080d4:	1f0c      	subs	r4, r1, #4
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	bfb8      	it	lt
 80080da:	18e4      	addlt	r4, r4, r3
 80080dc:	f000 f8e8 	bl	80082b0 <__malloc_lock>
 80080e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008158 <_free_r+0x90>)
 80080e2:	6813      	ldr	r3, [r2, #0]
 80080e4:	b933      	cbnz	r3, 80080f4 <_free_r+0x2c>
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	6014      	str	r4, [r2, #0]
 80080ea:	4628      	mov	r0, r5
 80080ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080f0:	f000 b8e4 	b.w	80082bc <__malloc_unlock>
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	d908      	bls.n	800810a <_free_r+0x42>
 80080f8:	6820      	ldr	r0, [r4, #0]
 80080fa:	1821      	adds	r1, r4, r0
 80080fc:	428b      	cmp	r3, r1
 80080fe:	bf01      	itttt	eq
 8008100:	6819      	ldreq	r1, [r3, #0]
 8008102:	685b      	ldreq	r3, [r3, #4]
 8008104:	1809      	addeq	r1, r1, r0
 8008106:	6021      	streq	r1, [r4, #0]
 8008108:	e7ed      	b.n	80080e6 <_free_r+0x1e>
 800810a:	461a      	mov	r2, r3
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	b10b      	cbz	r3, 8008114 <_free_r+0x4c>
 8008110:	42a3      	cmp	r3, r4
 8008112:	d9fa      	bls.n	800810a <_free_r+0x42>
 8008114:	6811      	ldr	r1, [r2, #0]
 8008116:	1850      	adds	r0, r2, r1
 8008118:	42a0      	cmp	r0, r4
 800811a:	d10b      	bne.n	8008134 <_free_r+0x6c>
 800811c:	6820      	ldr	r0, [r4, #0]
 800811e:	4401      	add	r1, r0
 8008120:	1850      	adds	r0, r2, r1
 8008122:	4283      	cmp	r3, r0
 8008124:	6011      	str	r1, [r2, #0]
 8008126:	d1e0      	bne.n	80080ea <_free_r+0x22>
 8008128:	6818      	ldr	r0, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	6053      	str	r3, [r2, #4]
 800812e:	4408      	add	r0, r1
 8008130:	6010      	str	r0, [r2, #0]
 8008132:	e7da      	b.n	80080ea <_free_r+0x22>
 8008134:	d902      	bls.n	800813c <_free_r+0x74>
 8008136:	230c      	movs	r3, #12
 8008138:	602b      	str	r3, [r5, #0]
 800813a:	e7d6      	b.n	80080ea <_free_r+0x22>
 800813c:	6820      	ldr	r0, [r4, #0]
 800813e:	1821      	adds	r1, r4, r0
 8008140:	428b      	cmp	r3, r1
 8008142:	bf04      	itt	eq
 8008144:	6819      	ldreq	r1, [r3, #0]
 8008146:	685b      	ldreq	r3, [r3, #4]
 8008148:	6063      	str	r3, [r4, #4]
 800814a:	bf04      	itt	eq
 800814c:	1809      	addeq	r1, r1, r0
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	6054      	str	r4, [r2, #4]
 8008152:	e7ca      	b.n	80080ea <_free_r+0x22>
 8008154:	bd38      	pop	{r3, r4, r5, pc}
 8008156:	bf00      	nop
 8008158:	200004ac 	.word	0x200004ac

0800815c <malloc>:
 800815c:	4b02      	ldr	r3, [pc, #8]	@ (8008168 <malloc+0xc>)
 800815e:	4601      	mov	r1, r0
 8008160:	6818      	ldr	r0, [r3, #0]
 8008162:	f000 b825 	b.w	80081b0 <_malloc_r>
 8008166:	bf00      	nop
 8008168:	20000018 	.word	0x20000018

0800816c <sbrk_aligned>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	4e0f      	ldr	r6, [pc, #60]	@ (80081ac <sbrk_aligned+0x40>)
 8008170:	460c      	mov	r4, r1
 8008172:	6831      	ldr	r1, [r6, #0]
 8008174:	4605      	mov	r5, r0
 8008176:	b911      	cbnz	r1, 800817e <sbrk_aligned+0x12>
 8008178:	f000 fe3e 	bl	8008df8 <_sbrk_r>
 800817c:	6030      	str	r0, [r6, #0]
 800817e:	4621      	mov	r1, r4
 8008180:	4628      	mov	r0, r5
 8008182:	f000 fe39 	bl	8008df8 <_sbrk_r>
 8008186:	1c43      	adds	r3, r0, #1
 8008188:	d103      	bne.n	8008192 <sbrk_aligned+0x26>
 800818a:	f04f 34ff 	mov.w	r4, #4294967295
 800818e:	4620      	mov	r0, r4
 8008190:	bd70      	pop	{r4, r5, r6, pc}
 8008192:	1cc4      	adds	r4, r0, #3
 8008194:	f024 0403 	bic.w	r4, r4, #3
 8008198:	42a0      	cmp	r0, r4
 800819a:	d0f8      	beq.n	800818e <sbrk_aligned+0x22>
 800819c:	1a21      	subs	r1, r4, r0
 800819e:	4628      	mov	r0, r5
 80081a0:	f000 fe2a 	bl	8008df8 <_sbrk_r>
 80081a4:	3001      	adds	r0, #1
 80081a6:	d1f2      	bne.n	800818e <sbrk_aligned+0x22>
 80081a8:	e7ef      	b.n	800818a <sbrk_aligned+0x1e>
 80081aa:	bf00      	nop
 80081ac:	200004a8 	.word	0x200004a8

080081b0 <_malloc_r>:
 80081b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081b4:	1ccd      	adds	r5, r1, #3
 80081b6:	f025 0503 	bic.w	r5, r5, #3
 80081ba:	3508      	adds	r5, #8
 80081bc:	2d0c      	cmp	r5, #12
 80081be:	bf38      	it	cc
 80081c0:	250c      	movcc	r5, #12
 80081c2:	2d00      	cmp	r5, #0
 80081c4:	4606      	mov	r6, r0
 80081c6:	db01      	blt.n	80081cc <_malloc_r+0x1c>
 80081c8:	42a9      	cmp	r1, r5
 80081ca:	d904      	bls.n	80081d6 <_malloc_r+0x26>
 80081cc:	230c      	movs	r3, #12
 80081ce:	6033      	str	r3, [r6, #0]
 80081d0:	2000      	movs	r0, #0
 80081d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082ac <_malloc_r+0xfc>
 80081da:	f000 f869 	bl	80082b0 <__malloc_lock>
 80081de:	f8d8 3000 	ldr.w	r3, [r8]
 80081e2:	461c      	mov	r4, r3
 80081e4:	bb44      	cbnz	r4, 8008238 <_malloc_r+0x88>
 80081e6:	4629      	mov	r1, r5
 80081e8:	4630      	mov	r0, r6
 80081ea:	f7ff ffbf 	bl	800816c <sbrk_aligned>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	4604      	mov	r4, r0
 80081f2:	d158      	bne.n	80082a6 <_malloc_r+0xf6>
 80081f4:	f8d8 4000 	ldr.w	r4, [r8]
 80081f8:	4627      	mov	r7, r4
 80081fa:	2f00      	cmp	r7, #0
 80081fc:	d143      	bne.n	8008286 <_malloc_r+0xd6>
 80081fe:	2c00      	cmp	r4, #0
 8008200:	d04b      	beq.n	800829a <_malloc_r+0xea>
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	4639      	mov	r1, r7
 8008206:	4630      	mov	r0, r6
 8008208:	eb04 0903 	add.w	r9, r4, r3
 800820c:	f000 fdf4 	bl	8008df8 <_sbrk_r>
 8008210:	4581      	cmp	r9, r0
 8008212:	d142      	bne.n	800829a <_malloc_r+0xea>
 8008214:	6821      	ldr	r1, [r4, #0]
 8008216:	1a6d      	subs	r5, r5, r1
 8008218:	4629      	mov	r1, r5
 800821a:	4630      	mov	r0, r6
 800821c:	f7ff ffa6 	bl	800816c <sbrk_aligned>
 8008220:	3001      	adds	r0, #1
 8008222:	d03a      	beq.n	800829a <_malloc_r+0xea>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	442b      	add	r3, r5
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	f8d8 3000 	ldr.w	r3, [r8]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	bb62      	cbnz	r2, 800828c <_malloc_r+0xdc>
 8008232:	f8c8 7000 	str.w	r7, [r8]
 8008236:	e00f      	b.n	8008258 <_malloc_r+0xa8>
 8008238:	6822      	ldr	r2, [r4, #0]
 800823a:	1b52      	subs	r2, r2, r5
 800823c:	d420      	bmi.n	8008280 <_malloc_r+0xd0>
 800823e:	2a0b      	cmp	r2, #11
 8008240:	d917      	bls.n	8008272 <_malloc_r+0xc2>
 8008242:	1961      	adds	r1, r4, r5
 8008244:	42a3      	cmp	r3, r4
 8008246:	6025      	str	r5, [r4, #0]
 8008248:	bf18      	it	ne
 800824a:	6059      	strne	r1, [r3, #4]
 800824c:	6863      	ldr	r3, [r4, #4]
 800824e:	bf08      	it	eq
 8008250:	f8c8 1000 	streq.w	r1, [r8]
 8008254:	5162      	str	r2, [r4, r5]
 8008256:	604b      	str	r3, [r1, #4]
 8008258:	4630      	mov	r0, r6
 800825a:	f000 f82f 	bl	80082bc <__malloc_unlock>
 800825e:	f104 000b 	add.w	r0, r4, #11
 8008262:	1d23      	adds	r3, r4, #4
 8008264:	f020 0007 	bic.w	r0, r0, #7
 8008268:	1ac2      	subs	r2, r0, r3
 800826a:	bf1c      	itt	ne
 800826c:	1a1b      	subne	r3, r3, r0
 800826e:	50a3      	strne	r3, [r4, r2]
 8008270:	e7af      	b.n	80081d2 <_malloc_r+0x22>
 8008272:	6862      	ldr	r2, [r4, #4]
 8008274:	42a3      	cmp	r3, r4
 8008276:	bf0c      	ite	eq
 8008278:	f8c8 2000 	streq.w	r2, [r8]
 800827c:	605a      	strne	r2, [r3, #4]
 800827e:	e7eb      	b.n	8008258 <_malloc_r+0xa8>
 8008280:	4623      	mov	r3, r4
 8008282:	6864      	ldr	r4, [r4, #4]
 8008284:	e7ae      	b.n	80081e4 <_malloc_r+0x34>
 8008286:	463c      	mov	r4, r7
 8008288:	687f      	ldr	r7, [r7, #4]
 800828a:	e7b6      	b.n	80081fa <_malloc_r+0x4a>
 800828c:	461a      	mov	r2, r3
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	42a3      	cmp	r3, r4
 8008292:	d1fb      	bne.n	800828c <_malloc_r+0xdc>
 8008294:	2300      	movs	r3, #0
 8008296:	6053      	str	r3, [r2, #4]
 8008298:	e7de      	b.n	8008258 <_malloc_r+0xa8>
 800829a:	230c      	movs	r3, #12
 800829c:	6033      	str	r3, [r6, #0]
 800829e:	4630      	mov	r0, r6
 80082a0:	f000 f80c 	bl	80082bc <__malloc_unlock>
 80082a4:	e794      	b.n	80081d0 <_malloc_r+0x20>
 80082a6:	6005      	str	r5, [r0, #0]
 80082a8:	e7d6      	b.n	8008258 <_malloc_r+0xa8>
 80082aa:	bf00      	nop
 80082ac:	200004ac 	.word	0x200004ac

080082b0 <__malloc_lock>:
 80082b0:	4801      	ldr	r0, [pc, #4]	@ (80082b8 <__malloc_lock+0x8>)
 80082b2:	f7ff b8ac 	b.w	800740e <__retarget_lock_acquire_recursive>
 80082b6:	bf00      	nop
 80082b8:	200004a4 	.word	0x200004a4

080082bc <__malloc_unlock>:
 80082bc:	4801      	ldr	r0, [pc, #4]	@ (80082c4 <__malloc_unlock+0x8>)
 80082be:	f7ff b8a7 	b.w	8007410 <__retarget_lock_release_recursive>
 80082c2:	bf00      	nop
 80082c4:	200004a4 	.word	0x200004a4

080082c8 <_Balloc>:
 80082c8:	b570      	push	{r4, r5, r6, lr}
 80082ca:	69c6      	ldr	r6, [r0, #28]
 80082cc:	4604      	mov	r4, r0
 80082ce:	460d      	mov	r5, r1
 80082d0:	b976      	cbnz	r6, 80082f0 <_Balloc+0x28>
 80082d2:	2010      	movs	r0, #16
 80082d4:	f7ff ff42 	bl	800815c <malloc>
 80082d8:	4602      	mov	r2, r0
 80082da:	61e0      	str	r0, [r4, #28]
 80082dc:	b920      	cbnz	r0, 80082e8 <_Balloc+0x20>
 80082de:	4b18      	ldr	r3, [pc, #96]	@ (8008340 <_Balloc+0x78>)
 80082e0:	4818      	ldr	r0, [pc, #96]	@ (8008344 <_Balloc+0x7c>)
 80082e2:	216b      	movs	r1, #107	@ 0x6b
 80082e4:	f000 fda6 	bl	8008e34 <__assert_func>
 80082e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082ec:	6006      	str	r6, [r0, #0]
 80082ee:	60c6      	str	r6, [r0, #12]
 80082f0:	69e6      	ldr	r6, [r4, #28]
 80082f2:	68f3      	ldr	r3, [r6, #12]
 80082f4:	b183      	cbz	r3, 8008318 <_Balloc+0x50>
 80082f6:	69e3      	ldr	r3, [r4, #28]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082fe:	b9b8      	cbnz	r0, 8008330 <_Balloc+0x68>
 8008300:	2101      	movs	r1, #1
 8008302:	fa01 f605 	lsl.w	r6, r1, r5
 8008306:	1d72      	adds	r2, r6, #5
 8008308:	0092      	lsls	r2, r2, #2
 800830a:	4620      	mov	r0, r4
 800830c:	f000 fdb0 	bl	8008e70 <_calloc_r>
 8008310:	b160      	cbz	r0, 800832c <_Balloc+0x64>
 8008312:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008316:	e00e      	b.n	8008336 <_Balloc+0x6e>
 8008318:	2221      	movs	r2, #33	@ 0x21
 800831a:	2104      	movs	r1, #4
 800831c:	4620      	mov	r0, r4
 800831e:	f000 fda7 	bl	8008e70 <_calloc_r>
 8008322:	69e3      	ldr	r3, [r4, #28]
 8008324:	60f0      	str	r0, [r6, #12]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d1e4      	bne.n	80082f6 <_Balloc+0x2e>
 800832c:	2000      	movs	r0, #0
 800832e:	bd70      	pop	{r4, r5, r6, pc}
 8008330:	6802      	ldr	r2, [r0, #0]
 8008332:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008336:	2300      	movs	r3, #0
 8008338:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800833c:	e7f7      	b.n	800832e <_Balloc+0x66>
 800833e:	bf00      	nop
 8008340:	0800961d 	.word	0x0800961d
 8008344:	0800969d 	.word	0x0800969d

08008348 <_Bfree>:
 8008348:	b570      	push	{r4, r5, r6, lr}
 800834a:	69c6      	ldr	r6, [r0, #28]
 800834c:	4605      	mov	r5, r0
 800834e:	460c      	mov	r4, r1
 8008350:	b976      	cbnz	r6, 8008370 <_Bfree+0x28>
 8008352:	2010      	movs	r0, #16
 8008354:	f7ff ff02 	bl	800815c <malloc>
 8008358:	4602      	mov	r2, r0
 800835a:	61e8      	str	r0, [r5, #28]
 800835c:	b920      	cbnz	r0, 8008368 <_Bfree+0x20>
 800835e:	4b09      	ldr	r3, [pc, #36]	@ (8008384 <_Bfree+0x3c>)
 8008360:	4809      	ldr	r0, [pc, #36]	@ (8008388 <_Bfree+0x40>)
 8008362:	218f      	movs	r1, #143	@ 0x8f
 8008364:	f000 fd66 	bl	8008e34 <__assert_func>
 8008368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800836c:	6006      	str	r6, [r0, #0]
 800836e:	60c6      	str	r6, [r0, #12]
 8008370:	b13c      	cbz	r4, 8008382 <_Bfree+0x3a>
 8008372:	69eb      	ldr	r3, [r5, #28]
 8008374:	6862      	ldr	r2, [r4, #4]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800837c:	6021      	str	r1, [r4, #0]
 800837e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008382:	bd70      	pop	{r4, r5, r6, pc}
 8008384:	0800961d 	.word	0x0800961d
 8008388:	0800969d 	.word	0x0800969d

0800838c <__multadd>:
 800838c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008390:	690d      	ldr	r5, [r1, #16]
 8008392:	4607      	mov	r7, r0
 8008394:	460c      	mov	r4, r1
 8008396:	461e      	mov	r6, r3
 8008398:	f101 0c14 	add.w	ip, r1, #20
 800839c:	2000      	movs	r0, #0
 800839e:	f8dc 3000 	ldr.w	r3, [ip]
 80083a2:	b299      	uxth	r1, r3
 80083a4:	fb02 6101 	mla	r1, r2, r1, r6
 80083a8:	0c1e      	lsrs	r6, r3, #16
 80083aa:	0c0b      	lsrs	r3, r1, #16
 80083ac:	fb02 3306 	mla	r3, r2, r6, r3
 80083b0:	b289      	uxth	r1, r1
 80083b2:	3001      	adds	r0, #1
 80083b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083b8:	4285      	cmp	r5, r0
 80083ba:	f84c 1b04 	str.w	r1, [ip], #4
 80083be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083c2:	dcec      	bgt.n	800839e <__multadd+0x12>
 80083c4:	b30e      	cbz	r6, 800840a <__multadd+0x7e>
 80083c6:	68a3      	ldr	r3, [r4, #8]
 80083c8:	42ab      	cmp	r3, r5
 80083ca:	dc19      	bgt.n	8008400 <__multadd+0x74>
 80083cc:	6861      	ldr	r1, [r4, #4]
 80083ce:	4638      	mov	r0, r7
 80083d0:	3101      	adds	r1, #1
 80083d2:	f7ff ff79 	bl	80082c8 <_Balloc>
 80083d6:	4680      	mov	r8, r0
 80083d8:	b928      	cbnz	r0, 80083e6 <__multadd+0x5a>
 80083da:	4602      	mov	r2, r0
 80083dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008410 <__multadd+0x84>)
 80083de:	480d      	ldr	r0, [pc, #52]	@ (8008414 <__multadd+0x88>)
 80083e0:	21ba      	movs	r1, #186	@ 0xba
 80083e2:	f000 fd27 	bl	8008e34 <__assert_func>
 80083e6:	6922      	ldr	r2, [r4, #16]
 80083e8:	3202      	adds	r2, #2
 80083ea:	f104 010c 	add.w	r1, r4, #12
 80083ee:	0092      	lsls	r2, r2, #2
 80083f0:	300c      	adds	r0, #12
 80083f2:	f000 fd11 	bl	8008e18 <memcpy>
 80083f6:	4621      	mov	r1, r4
 80083f8:	4638      	mov	r0, r7
 80083fa:	f7ff ffa5 	bl	8008348 <_Bfree>
 80083fe:	4644      	mov	r4, r8
 8008400:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008404:	3501      	adds	r5, #1
 8008406:	615e      	str	r6, [r3, #20]
 8008408:	6125      	str	r5, [r4, #16]
 800840a:	4620      	mov	r0, r4
 800840c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008410:	0800968c 	.word	0x0800968c
 8008414:	0800969d 	.word	0x0800969d

08008418 <__hi0bits>:
 8008418:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800841c:	4603      	mov	r3, r0
 800841e:	bf36      	itet	cc
 8008420:	0403      	lslcc	r3, r0, #16
 8008422:	2000      	movcs	r0, #0
 8008424:	2010      	movcc	r0, #16
 8008426:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800842a:	bf3c      	itt	cc
 800842c:	021b      	lslcc	r3, r3, #8
 800842e:	3008      	addcc	r0, #8
 8008430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008434:	bf3c      	itt	cc
 8008436:	011b      	lslcc	r3, r3, #4
 8008438:	3004      	addcc	r0, #4
 800843a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843e:	bf3c      	itt	cc
 8008440:	009b      	lslcc	r3, r3, #2
 8008442:	3002      	addcc	r0, #2
 8008444:	2b00      	cmp	r3, #0
 8008446:	db05      	blt.n	8008454 <__hi0bits+0x3c>
 8008448:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800844c:	f100 0001 	add.w	r0, r0, #1
 8008450:	bf08      	it	eq
 8008452:	2020      	moveq	r0, #32
 8008454:	4770      	bx	lr

08008456 <__lo0bits>:
 8008456:	6803      	ldr	r3, [r0, #0]
 8008458:	4602      	mov	r2, r0
 800845a:	f013 0007 	ands.w	r0, r3, #7
 800845e:	d00b      	beq.n	8008478 <__lo0bits+0x22>
 8008460:	07d9      	lsls	r1, r3, #31
 8008462:	d421      	bmi.n	80084a8 <__lo0bits+0x52>
 8008464:	0798      	lsls	r0, r3, #30
 8008466:	bf49      	itett	mi
 8008468:	085b      	lsrmi	r3, r3, #1
 800846a:	089b      	lsrpl	r3, r3, #2
 800846c:	2001      	movmi	r0, #1
 800846e:	6013      	strmi	r3, [r2, #0]
 8008470:	bf5c      	itt	pl
 8008472:	6013      	strpl	r3, [r2, #0]
 8008474:	2002      	movpl	r0, #2
 8008476:	4770      	bx	lr
 8008478:	b299      	uxth	r1, r3
 800847a:	b909      	cbnz	r1, 8008480 <__lo0bits+0x2a>
 800847c:	0c1b      	lsrs	r3, r3, #16
 800847e:	2010      	movs	r0, #16
 8008480:	b2d9      	uxtb	r1, r3
 8008482:	b909      	cbnz	r1, 8008488 <__lo0bits+0x32>
 8008484:	3008      	adds	r0, #8
 8008486:	0a1b      	lsrs	r3, r3, #8
 8008488:	0719      	lsls	r1, r3, #28
 800848a:	bf04      	itt	eq
 800848c:	091b      	lsreq	r3, r3, #4
 800848e:	3004      	addeq	r0, #4
 8008490:	0799      	lsls	r1, r3, #30
 8008492:	bf04      	itt	eq
 8008494:	089b      	lsreq	r3, r3, #2
 8008496:	3002      	addeq	r0, #2
 8008498:	07d9      	lsls	r1, r3, #31
 800849a:	d403      	bmi.n	80084a4 <__lo0bits+0x4e>
 800849c:	085b      	lsrs	r3, r3, #1
 800849e:	f100 0001 	add.w	r0, r0, #1
 80084a2:	d003      	beq.n	80084ac <__lo0bits+0x56>
 80084a4:	6013      	str	r3, [r2, #0]
 80084a6:	4770      	bx	lr
 80084a8:	2000      	movs	r0, #0
 80084aa:	4770      	bx	lr
 80084ac:	2020      	movs	r0, #32
 80084ae:	4770      	bx	lr

080084b0 <__i2b>:
 80084b0:	b510      	push	{r4, lr}
 80084b2:	460c      	mov	r4, r1
 80084b4:	2101      	movs	r1, #1
 80084b6:	f7ff ff07 	bl	80082c8 <_Balloc>
 80084ba:	4602      	mov	r2, r0
 80084bc:	b928      	cbnz	r0, 80084ca <__i2b+0x1a>
 80084be:	4b05      	ldr	r3, [pc, #20]	@ (80084d4 <__i2b+0x24>)
 80084c0:	4805      	ldr	r0, [pc, #20]	@ (80084d8 <__i2b+0x28>)
 80084c2:	f240 1145 	movw	r1, #325	@ 0x145
 80084c6:	f000 fcb5 	bl	8008e34 <__assert_func>
 80084ca:	2301      	movs	r3, #1
 80084cc:	6144      	str	r4, [r0, #20]
 80084ce:	6103      	str	r3, [r0, #16]
 80084d0:	bd10      	pop	{r4, pc}
 80084d2:	bf00      	nop
 80084d4:	0800968c 	.word	0x0800968c
 80084d8:	0800969d 	.word	0x0800969d

080084dc <__multiply>:
 80084dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e0:	4617      	mov	r7, r2
 80084e2:	690a      	ldr	r2, [r1, #16]
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	bfa8      	it	ge
 80084ea:	463b      	movge	r3, r7
 80084ec:	4689      	mov	r9, r1
 80084ee:	bfa4      	itt	ge
 80084f0:	460f      	movge	r7, r1
 80084f2:	4699      	movge	r9, r3
 80084f4:	693d      	ldr	r5, [r7, #16]
 80084f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	6879      	ldr	r1, [r7, #4]
 80084fe:	eb05 060a 	add.w	r6, r5, sl
 8008502:	42b3      	cmp	r3, r6
 8008504:	b085      	sub	sp, #20
 8008506:	bfb8      	it	lt
 8008508:	3101      	addlt	r1, #1
 800850a:	f7ff fedd 	bl	80082c8 <_Balloc>
 800850e:	b930      	cbnz	r0, 800851e <__multiply+0x42>
 8008510:	4602      	mov	r2, r0
 8008512:	4b41      	ldr	r3, [pc, #260]	@ (8008618 <__multiply+0x13c>)
 8008514:	4841      	ldr	r0, [pc, #260]	@ (800861c <__multiply+0x140>)
 8008516:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800851a:	f000 fc8b 	bl	8008e34 <__assert_func>
 800851e:	f100 0414 	add.w	r4, r0, #20
 8008522:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008526:	4623      	mov	r3, r4
 8008528:	2200      	movs	r2, #0
 800852a:	4573      	cmp	r3, lr
 800852c:	d320      	bcc.n	8008570 <__multiply+0x94>
 800852e:	f107 0814 	add.w	r8, r7, #20
 8008532:	f109 0114 	add.w	r1, r9, #20
 8008536:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800853a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800853e:	9302      	str	r3, [sp, #8]
 8008540:	1beb      	subs	r3, r5, r7
 8008542:	3b15      	subs	r3, #21
 8008544:	f023 0303 	bic.w	r3, r3, #3
 8008548:	3304      	adds	r3, #4
 800854a:	3715      	adds	r7, #21
 800854c:	42bd      	cmp	r5, r7
 800854e:	bf38      	it	cc
 8008550:	2304      	movcc	r3, #4
 8008552:	9301      	str	r3, [sp, #4]
 8008554:	9b02      	ldr	r3, [sp, #8]
 8008556:	9103      	str	r1, [sp, #12]
 8008558:	428b      	cmp	r3, r1
 800855a:	d80c      	bhi.n	8008576 <__multiply+0x9a>
 800855c:	2e00      	cmp	r6, #0
 800855e:	dd03      	ble.n	8008568 <__multiply+0x8c>
 8008560:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008564:	2b00      	cmp	r3, #0
 8008566:	d055      	beq.n	8008614 <__multiply+0x138>
 8008568:	6106      	str	r6, [r0, #16]
 800856a:	b005      	add	sp, #20
 800856c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008570:	f843 2b04 	str.w	r2, [r3], #4
 8008574:	e7d9      	b.n	800852a <__multiply+0x4e>
 8008576:	f8b1 a000 	ldrh.w	sl, [r1]
 800857a:	f1ba 0f00 	cmp.w	sl, #0
 800857e:	d01f      	beq.n	80085c0 <__multiply+0xe4>
 8008580:	46c4      	mov	ip, r8
 8008582:	46a1      	mov	r9, r4
 8008584:	2700      	movs	r7, #0
 8008586:	f85c 2b04 	ldr.w	r2, [ip], #4
 800858a:	f8d9 3000 	ldr.w	r3, [r9]
 800858e:	fa1f fb82 	uxth.w	fp, r2
 8008592:	b29b      	uxth	r3, r3
 8008594:	fb0a 330b 	mla	r3, sl, fp, r3
 8008598:	443b      	add	r3, r7
 800859a:	f8d9 7000 	ldr.w	r7, [r9]
 800859e:	0c12      	lsrs	r2, r2, #16
 80085a0:	0c3f      	lsrs	r7, r7, #16
 80085a2:	fb0a 7202 	mla	r2, sl, r2, r7
 80085a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085b0:	4565      	cmp	r5, ip
 80085b2:	f849 3b04 	str.w	r3, [r9], #4
 80085b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80085ba:	d8e4      	bhi.n	8008586 <__multiply+0xaa>
 80085bc:	9b01      	ldr	r3, [sp, #4]
 80085be:	50e7      	str	r7, [r4, r3]
 80085c0:	9b03      	ldr	r3, [sp, #12]
 80085c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085c6:	3104      	adds	r1, #4
 80085c8:	f1b9 0f00 	cmp.w	r9, #0
 80085cc:	d020      	beq.n	8008610 <__multiply+0x134>
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	4647      	mov	r7, r8
 80085d2:	46a4      	mov	ip, r4
 80085d4:	f04f 0a00 	mov.w	sl, #0
 80085d8:	f8b7 b000 	ldrh.w	fp, [r7]
 80085dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80085e0:	fb09 220b 	mla	r2, r9, fp, r2
 80085e4:	4452      	add	r2, sl
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085ec:	f84c 3b04 	str.w	r3, [ip], #4
 80085f0:	f857 3b04 	ldr.w	r3, [r7], #4
 80085f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085f8:	f8bc 3000 	ldrh.w	r3, [ip]
 80085fc:	fb09 330a 	mla	r3, r9, sl, r3
 8008600:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008604:	42bd      	cmp	r5, r7
 8008606:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800860a:	d8e5      	bhi.n	80085d8 <__multiply+0xfc>
 800860c:	9a01      	ldr	r2, [sp, #4]
 800860e:	50a3      	str	r3, [r4, r2]
 8008610:	3404      	adds	r4, #4
 8008612:	e79f      	b.n	8008554 <__multiply+0x78>
 8008614:	3e01      	subs	r6, #1
 8008616:	e7a1      	b.n	800855c <__multiply+0x80>
 8008618:	0800968c 	.word	0x0800968c
 800861c:	0800969d 	.word	0x0800969d

08008620 <__pow5mult>:
 8008620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008624:	4615      	mov	r5, r2
 8008626:	f012 0203 	ands.w	r2, r2, #3
 800862a:	4607      	mov	r7, r0
 800862c:	460e      	mov	r6, r1
 800862e:	d007      	beq.n	8008640 <__pow5mult+0x20>
 8008630:	4c25      	ldr	r4, [pc, #148]	@ (80086c8 <__pow5mult+0xa8>)
 8008632:	3a01      	subs	r2, #1
 8008634:	2300      	movs	r3, #0
 8008636:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800863a:	f7ff fea7 	bl	800838c <__multadd>
 800863e:	4606      	mov	r6, r0
 8008640:	10ad      	asrs	r5, r5, #2
 8008642:	d03d      	beq.n	80086c0 <__pow5mult+0xa0>
 8008644:	69fc      	ldr	r4, [r7, #28]
 8008646:	b97c      	cbnz	r4, 8008668 <__pow5mult+0x48>
 8008648:	2010      	movs	r0, #16
 800864a:	f7ff fd87 	bl	800815c <malloc>
 800864e:	4602      	mov	r2, r0
 8008650:	61f8      	str	r0, [r7, #28]
 8008652:	b928      	cbnz	r0, 8008660 <__pow5mult+0x40>
 8008654:	4b1d      	ldr	r3, [pc, #116]	@ (80086cc <__pow5mult+0xac>)
 8008656:	481e      	ldr	r0, [pc, #120]	@ (80086d0 <__pow5mult+0xb0>)
 8008658:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800865c:	f000 fbea 	bl	8008e34 <__assert_func>
 8008660:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008664:	6004      	str	r4, [r0, #0]
 8008666:	60c4      	str	r4, [r0, #12]
 8008668:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800866c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008670:	b94c      	cbnz	r4, 8008686 <__pow5mult+0x66>
 8008672:	f240 2171 	movw	r1, #625	@ 0x271
 8008676:	4638      	mov	r0, r7
 8008678:	f7ff ff1a 	bl	80084b0 <__i2b>
 800867c:	2300      	movs	r3, #0
 800867e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008682:	4604      	mov	r4, r0
 8008684:	6003      	str	r3, [r0, #0]
 8008686:	f04f 0900 	mov.w	r9, #0
 800868a:	07eb      	lsls	r3, r5, #31
 800868c:	d50a      	bpl.n	80086a4 <__pow5mult+0x84>
 800868e:	4631      	mov	r1, r6
 8008690:	4622      	mov	r2, r4
 8008692:	4638      	mov	r0, r7
 8008694:	f7ff ff22 	bl	80084dc <__multiply>
 8008698:	4631      	mov	r1, r6
 800869a:	4680      	mov	r8, r0
 800869c:	4638      	mov	r0, r7
 800869e:	f7ff fe53 	bl	8008348 <_Bfree>
 80086a2:	4646      	mov	r6, r8
 80086a4:	106d      	asrs	r5, r5, #1
 80086a6:	d00b      	beq.n	80086c0 <__pow5mult+0xa0>
 80086a8:	6820      	ldr	r0, [r4, #0]
 80086aa:	b938      	cbnz	r0, 80086bc <__pow5mult+0x9c>
 80086ac:	4622      	mov	r2, r4
 80086ae:	4621      	mov	r1, r4
 80086b0:	4638      	mov	r0, r7
 80086b2:	f7ff ff13 	bl	80084dc <__multiply>
 80086b6:	6020      	str	r0, [r4, #0]
 80086b8:	f8c0 9000 	str.w	r9, [r0]
 80086bc:	4604      	mov	r4, r0
 80086be:	e7e4      	b.n	800868a <__pow5mult+0x6a>
 80086c0:	4630      	mov	r0, r6
 80086c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086c6:	bf00      	nop
 80086c8:	08009750 	.word	0x08009750
 80086cc:	0800961d 	.word	0x0800961d
 80086d0:	0800969d 	.word	0x0800969d

080086d4 <__lshift>:
 80086d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d8:	460c      	mov	r4, r1
 80086da:	6849      	ldr	r1, [r1, #4]
 80086dc:	6923      	ldr	r3, [r4, #16]
 80086de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086e2:	68a3      	ldr	r3, [r4, #8]
 80086e4:	4607      	mov	r7, r0
 80086e6:	4691      	mov	r9, r2
 80086e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086ec:	f108 0601 	add.w	r6, r8, #1
 80086f0:	42b3      	cmp	r3, r6
 80086f2:	db0b      	blt.n	800870c <__lshift+0x38>
 80086f4:	4638      	mov	r0, r7
 80086f6:	f7ff fde7 	bl	80082c8 <_Balloc>
 80086fa:	4605      	mov	r5, r0
 80086fc:	b948      	cbnz	r0, 8008712 <__lshift+0x3e>
 80086fe:	4602      	mov	r2, r0
 8008700:	4b28      	ldr	r3, [pc, #160]	@ (80087a4 <__lshift+0xd0>)
 8008702:	4829      	ldr	r0, [pc, #164]	@ (80087a8 <__lshift+0xd4>)
 8008704:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008708:	f000 fb94 	bl	8008e34 <__assert_func>
 800870c:	3101      	adds	r1, #1
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	e7ee      	b.n	80086f0 <__lshift+0x1c>
 8008712:	2300      	movs	r3, #0
 8008714:	f100 0114 	add.w	r1, r0, #20
 8008718:	f100 0210 	add.w	r2, r0, #16
 800871c:	4618      	mov	r0, r3
 800871e:	4553      	cmp	r3, sl
 8008720:	db33      	blt.n	800878a <__lshift+0xb6>
 8008722:	6920      	ldr	r0, [r4, #16]
 8008724:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008728:	f104 0314 	add.w	r3, r4, #20
 800872c:	f019 091f 	ands.w	r9, r9, #31
 8008730:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008734:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008738:	d02b      	beq.n	8008792 <__lshift+0xbe>
 800873a:	f1c9 0e20 	rsb	lr, r9, #32
 800873e:	468a      	mov	sl, r1
 8008740:	2200      	movs	r2, #0
 8008742:	6818      	ldr	r0, [r3, #0]
 8008744:	fa00 f009 	lsl.w	r0, r0, r9
 8008748:	4310      	orrs	r0, r2
 800874a:	f84a 0b04 	str.w	r0, [sl], #4
 800874e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008752:	459c      	cmp	ip, r3
 8008754:	fa22 f20e 	lsr.w	r2, r2, lr
 8008758:	d8f3      	bhi.n	8008742 <__lshift+0x6e>
 800875a:	ebac 0304 	sub.w	r3, ip, r4
 800875e:	3b15      	subs	r3, #21
 8008760:	f023 0303 	bic.w	r3, r3, #3
 8008764:	3304      	adds	r3, #4
 8008766:	f104 0015 	add.w	r0, r4, #21
 800876a:	4560      	cmp	r0, ip
 800876c:	bf88      	it	hi
 800876e:	2304      	movhi	r3, #4
 8008770:	50ca      	str	r2, [r1, r3]
 8008772:	b10a      	cbz	r2, 8008778 <__lshift+0xa4>
 8008774:	f108 0602 	add.w	r6, r8, #2
 8008778:	3e01      	subs	r6, #1
 800877a:	4638      	mov	r0, r7
 800877c:	612e      	str	r6, [r5, #16]
 800877e:	4621      	mov	r1, r4
 8008780:	f7ff fde2 	bl	8008348 <_Bfree>
 8008784:	4628      	mov	r0, r5
 8008786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800878a:	f842 0f04 	str.w	r0, [r2, #4]!
 800878e:	3301      	adds	r3, #1
 8008790:	e7c5      	b.n	800871e <__lshift+0x4a>
 8008792:	3904      	subs	r1, #4
 8008794:	f853 2b04 	ldr.w	r2, [r3], #4
 8008798:	f841 2f04 	str.w	r2, [r1, #4]!
 800879c:	459c      	cmp	ip, r3
 800879e:	d8f9      	bhi.n	8008794 <__lshift+0xc0>
 80087a0:	e7ea      	b.n	8008778 <__lshift+0xa4>
 80087a2:	bf00      	nop
 80087a4:	0800968c 	.word	0x0800968c
 80087a8:	0800969d 	.word	0x0800969d

080087ac <__mcmp>:
 80087ac:	690a      	ldr	r2, [r1, #16]
 80087ae:	4603      	mov	r3, r0
 80087b0:	6900      	ldr	r0, [r0, #16]
 80087b2:	1a80      	subs	r0, r0, r2
 80087b4:	b530      	push	{r4, r5, lr}
 80087b6:	d10e      	bne.n	80087d6 <__mcmp+0x2a>
 80087b8:	3314      	adds	r3, #20
 80087ba:	3114      	adds	r1, #20
 80087bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087cc:	4295      	cmp	r5, r2
 80087ce:	d003      	beq.n	80087d8 <__mcmp+0x2c>
 80087d0:	d205      	bcs.n	80087de <__mcmp+0x32>
 80087d2:	f04f 30ff 	mov.w	r0, #4294967295
 80087d6:	bd30      	pop	{r4, r5, pc}
 80087d8:	42a3      	cmp	r3, r4
 80087da:	d3f3      	bcc.n	80087c4 <__mcmp+0x18>
 80087dc:	e7fb      	b.n	80087d6 <__mcmp+0x2a>
 80087de:	2001      	movs	r0, #1
 80087e0:	e7f9      	b.n	80087d6 <__mcmp+0x2a>
	...

080087e4 <__mdiff>:
 80087e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e8:	4689      	mov	r9, r1
 80087ea:	4606      	mov	r6, r0
 80087ec:	4611      	mov	r1, r2
 80087ee:	4648      	mov	r0, r9
 80087f0:	4614      	mov	r4, r2
 80087f2:	f7ff ffdb 	bl	80087ac <__mcmp>
 80087f6:	1e05      	subs	r5, r0, #0
 80087f8:	d112      	bne.n	8008820 <__mdiff+0x3c>
 80087fa:	4629      	mov	r1, r5
 80087fc:	4630      	mov	r0, r6
 80087fe:	f7ff fd63 	bl	80082c8 <_Balloc>
 8008802:	4602      	mov	r2, r0
 8008804:	b928      	cbnz	r0, 8008812 <__mdiff+0x2e>
 8008806:	4b3f      	ldr	r3, [pc, #252]	@ (8008904 <__mdiff+0x120>)
 8008808:	f240 2137 	movw	r1, #567	@ 0x237
 800880c:	483e      	ldr	r0, [pc, #248]	@ (8008908 <__mdiff+0x124>)
 800880e:	f000 fb11 	bl	8008e34 <__assert_func>
 8008812:	2301      	movs	r3, #1
 8008814:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008818:	4610      	mov	r0, r2
 800881a:	b003      	add	sp, #12
 800881c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008820:	bfbc      	itt	lt
 8008822:	464b      	movlt	r3, r9
 8008824:	46a1      	movlt	r9, r4
 8008826:	4630      	mov	r0, r6
 8008828:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800882c:	bfba      	itte	lt
 800882e:	461c      	movlt	r4, r3
 8008830:	2501      	movlt	r5, #1
 8008832:	2500      	movge	r5, #0
 8008834:	f7ff fd48 	bl	80082c8 <_Balloc>
 8008838:	4602      	mov	r2, r0
 800883a:	b918      	cbnz	r0, 8008844 <__mdiff+0x60>
 800883c:	4b31      	ldr	r3, [pc, #196]	@ (8008904 <__mdiff+0x120>)
 800883e:	f240 2145 	movw	r1, #581	@ 0x245
 8008842:	e7e3      	b.n	800880c <__mdiff+0x28>
 8008844:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008848:	6926      	ldr	r6, [r4, #16]
 800884a:	60c5      	str	r5, [r0, #12]
 800884c:	f109 0310 	add.w	r3, r9, #16
 8008850:	f109 0514 	add.w	r5, r9, #20
 8008854:	f104 0e14 	add.w	lr, r4, #20
 8008858:	f100 0b14 	add.w	fp, r0, #20
 800885c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008860:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008864:	9301      	str	r3, [sp, #4]
 8008866:	46d9      	mov	r9, fp
 8008868:	f04f 0c00 	mov.w	ip, #0
 800886c:	9b01      	ldr	r3, [sp, #4]
 800886e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008872:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008876:	9301      	str	r3, [sp, #4]
 8008878:	fa1f f38a 	uxth.w	r3, sl
 800887c:	4619      	mov	r1, r3
 800887e:	b283      	uxth	r3, r0
 8008880:	1acb      	subs	r3, r1, r3
 8008882:	0c00      	lsrs	r0, r0, #16
 8008884:	4463      	add	r3, ip
 8008886:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800888a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800888e:	b29b      	uxth	r3, r3
 8008890:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008894:	4576      	cmp	r6, lr
 8008896:	f849 3b04 	str.w	r3, [r9], #4
 800889a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800889e:	d8e5      	bhi.n	800886c <__mdiff+0x88>
 80088a0:	1b33      	subs	r3, r6, r4
 80088a2:	3b15      	subs	r3, #21
 80088a4:	f023 0303 	bic.w	r3, r3, #3
 80088a8:	3415      	adds	r4, #21
 80088aa:	3304      	adds	r3, #4
 80088ac:	42a6      	cmp	r6, r4
 80088ae:	bf38      	it	cc
 80088b0:	2304      	movcc	r3, #4
 80088b2:	441d      	add	r5, r3
 80088b4:	445b      	add	r3, fp
 80088b6:	461e      	mov	r6, r3
 80088b8:	462c      	mov	r4, r5
 80088ba:	4544      	cmp	r4, r8
 80088bc:	d30e      	bcc.n	80088dc <__mdiff+0xf8>
 80088be:	f108 0103 	add.w	r1, r8, #3
 80088c2:	1b49      	subs	r1, r1, r5
 80088c4:	f021 0103 	bic.w	r1, r1, #3
 80088c8:	3d03      	subs	r5, #3
 80088ca:	45a8      	cmp	r8, r5
 80088cc:	bf38      	it	cc
 80088ce:	2100      	movcc	r1, #0
 80088d0:	440b      	add	r3, r1
 80088d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088d6:	b191      	cbz	r1, 80088fe <__mdiff+0x11a>
 80088d8:	6117      	str	r7, [r2, #16]
 80088da:	e79d      	b.n	8008818 <__mdiff+0x34>
 80088dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80088e0:	46e6      	mov	lr, ip
 80088e2:	0c08      	lsrs	r0, r1, #16
 80088e4:	fa1c fc81 	uxtah	ip, ip, r1
 80088e8:	4471      	add	r1, lr
 80088ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80088ee:	b289      	uxth	r1, r1
 80088f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80088f4:	f846 1b04 	str.w	r1, [r6], #4
 80088f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088fc:	e7dd      	b.n	80088ba <__mdiff+0xd6>
 80088fe:	3f01      	subs	r7, #1
 8008900:	e7e7      	b.n	80088d2 <__mdiff+0xee>
 8008902:	bf00      	nop
 8008904:	0800968c 	.word	0x0800968c
 8008908:	0800969d 	.word	0x0800969d

0800890c <__d2b>:
 800890c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008910:	460f      	mov	r7, r1
 8008912:	2101      	movs	r1, #1
 8008914:	ec59 8b10 	vmov	r8, r9, d0
 8008918:	4616      	mov	r6, r2
 800891a:	f7ff fcd5 	bl	80082c8 <_Balloc>
 800891e:	4604      	mov	r4, r0
 8008920:	b930      	cbnz	r0, 8008930 <__d2b+0x24>
 8008922:	4602      	mov	r2, r0
 8008924:	4b23      	ldr	r3, [pc, #140]	@ (80089b4 <__d2b+0xa8>)
 8008926:	4824      	ldr	r0, [pc, #144]	@ (80089b8 <__d2b+0xac>)
 8008928:	f240 310f 	movw	r1, #783	@ 0x30f
 800892c:	f000 fa82 	bl	8008e34 <__assert_func>
 8008930:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008934:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008938:	b10d      	cbz	r5, 800893e <__d2b+0x32>
 800893a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800893e:	9301      	str	r3, [sp, #4]
 8008940:	f1b8 0300 	subs.w	r3, r8, #0
 8008944:	d023      	beq.n	800898e <__d2b+0x82>
 8008946:	4668      	mov	r0, sp
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	f7ff fd84 	bl	8008456 <__lo0bits>
 800894e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008952:	b1d0      	cbz	r0, 800898a <__d2b+0x7e>
 8008954:	f1c0 0320 	rsb	r3, r0, #32
 8008958:	fa02 f303 	lsl.w	r3, r2, r3
 800895c:	430b      	orrs	r3, r1
 800895e:	40c2      	lsrs	r2, r0
 8008960:	6163      	str	r3, [r4, #20]
 8008962:	9201      	str	r2, [sp, #4]
 8008964:	9b01      	ldr	r3, [sp, #4]
 8008966:	61a3      	str	r3, [r4, #24]
 8008968:	2b00      	cmp	r3, #0
 800896a:	bf0c      	ite	eq
 800896c:	2201      	moveq	r2, #1
 800896e:	2202      	movne	r2, #2
 8008970:	6122      	str	r2, [r4, #16]
 8008972:	b1a5      	cbz	r5, 800899e <__d2b+0x92>
 8008974:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008978:	4405      	add	r5, r0
 800897a:	603d      	str	r5, [r7, #0]
 800897c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008980:	6030      	str	r0, [r6, #0]
 8008982:	4620      	mov	r0, r4
 8008984:	b003      	add	sp, #12
 8008986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800898a:	6161      	str	r1, [r4, #20]
 800898c:	e7ea      	b.n	8008964 <__d2b+0x58>
 800898e:	a801      	add	r0, sp, #4
 8008990:	f7ff fd61 	bl	8008456 <__lo0bits>
 8008994:	9b01      	ldr	r3, [sp, #4]
 8008996:	6163      	str	r3, [r4, #20]
 8008998:	3020      	adds	r0, #32
 800899a:	2201      	movs	r2, #1
 800899c:	e7e8      	b.n	8008970 <__d2b+0x64>
 800899e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80089a6:	6038      	str	r0, [r7, #0]
 80089a8:	6918      	ldr	r0, [r3, #16]
 80089aa:	f7ff fd35 	bl	8008418 <__hi0bits>
 80089ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089b2:	e7e5      	b.n	8008980 <__d2b+0x74>
 80089b4:	0800968c 	.word	0x0800968c
 80089b8:	0800969d 	.word	0x0800969d

080089bc <__ssputs_r>:
 80089bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089c0:	688e      	ldr	r6, [r1, #8]
 80089c2:	461f      	mov	r7, r3
 80089c4:	42be      	cmp	r6, r7
 80089c6:	680b      	ldr	r3, [r1, #0]
 80089c8:	4682      	mov	sl, r0
 80089ca:	460c      	mov	r4, r1
 80089cc:	4690      	mov	r8, r2
 80089ce:	d82d      	bhi.n	8008a2c <__ssputs_r+0x70>
 80089d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80089d8:	d026      	beq.n	8008a28 <__ssputs_r+0x6c>
 80089da:	6965      	ldr	r5, [r4, #20]
 80089dc:	6909      	ldr	r1, [r1, #16]
 80089de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089e2:	eba3 0901 	sub.w	r9, r3, r1
 80089e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089ea:	1c7b      	adds	r3, r7, #1
 80089ec:	444b      	add	r3, r9
 80089ee:	106d      	asrs	r5, r5, #1
 80089f0:	429d      	cmp	r5, r3
 80089f2:	bf38      	it	cc
 80089f4:	461d      	movcc	r5, r3
 80089f6:	0553      	lsls	r3, r2, #21
 80089f8:	d527      	bpl.n	8008a4a <__ssputs_r+0x8e>
 80089fa:	4629      	mov	r1, r5
 80089fc:	f7ff fbd8 	bl	80081b0 <_malloc_r>
 8008a00:	4606      	mov	r6, r0
 8008a02:	b360      	cbz	r0, 8008a5e <__ssputs_r+0xa2>
 8008a04:	6921      	ldr	r1, [r4, #16]
 8008a06:	464a      	mov	r2, r9
 8008a08:	f000 fa06 	bl	8008e18 <memcpy>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a16:	81a3      	strh	r3, [r4, #12]
 8008a18:	6126      	str	r6, [r4, #16]
 8008a1a:	6165      	str	r5, [r4, #20]
 8008a1c:	444e      	add	r6, r9
 8008a1e:	eba5 0509 	sub.w	r5, r5, r9
 8008a22:	6026      	str	r6, [r4, #0]
 8008a24:	60a5      	str	r5, [r4, #8]
 8008a26:	463e      	mov	r6, r7
 8008a28:	42be      	cmp	r6, r7
 8008a2a:	d900      	bls.n	8008a2e <__ssputs_r+0x72>
 8008a2c:	463e      	mov	r6, r7
 8008a2e:	6820      	ldr	r0, [r4, #0]
 8008a30:	4632      	mov	r2, r6
 8008a32:	4641      	mov	r1, r8
 8008a34:	f000 f9c6 	bl	8008dc4 <memmove>
 8008a38:	68a3      	ldr	r3, [r4, #8]
 8008a3a:	1b9b      	subs	r3, r3, r6
 8008a3c:	60a3      	str	r3, [r4, #8]
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	4433      	add	r3, r6
 8008a42:	6023      	str	r3, [r4, #0]
 8008a44:	2000      	movs	r0, #0
 8008a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	f000 fa36 	bl	8008ebc <_realloc_r>
 8008a50:	4606      	mov	r6, r0
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d1e0      	bne.n	8008a18 <__ssputs_r+0x5c>
 8008a56:	6921      	ldr	r1, [r4, #16]
 8008a58:	4650      	mov	r0, sl
 8008a5a:	f7ff fb35 	bl	80080c8 <_free_r>
 8008a5e:	230c      	movs	r3, #12
 8008a60:	f8ca 3000 	str.w	r3, [sl]
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a6a:	81a3      	strh	r3, [r4, #12]
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a70:	e7e9      	b.n	8008a46 <__ssputs_r+0x8a>
	...

08008a74 <_svfiprintf_r>:
 8008a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a78:	4698      	mov	r8, r3
 8008a7a:	898b      	ldrh	r3, [r1, #12]
 8008a7c:	061b      	lsls	r3, r3, #24
 8008a7e:	b09d      	sub	sp, #116	@ 0x74
 8008a80:	4607      	mov	r7, r0
 8008a82:	460d      	mov	r5, r1
 8008a84:	4614      	mov	r4, r2
 8008a86:	d510      	bpl.n	8008aaa <_svfiprintf_r+0x36>
 8008a88:	690b      	ldr	r3, [r1, #16]
 8008a8a:	b973      	cbnz	r3, 8008aaa <_svfiprintf_r+0x36>
 8008a8c:	2140      	movs	r1, #64	@ 0x40
 8008a8e:	f7ff fb8f 	bl	80081b0 <_malloc_r>
 8008a92:	6028      	str	r0, [r5, #0]
 8008a94:	6128      	str	r0, [r5, #16]
 8008a96:	b930      	cbnz	r0, 8008aa6 <_svfiprintf_r+0x32>
 8008a98:	230c      	movs	r3, #12
 8008a9a:	603b      	str	r3, [r7, #0]
 8008a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa0:	b01d      	add	sp, #116	@ 0x74
 8008aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa6:	2340      	movs	r3, #64	@ 0x40
 8008aa8:	616b      	str	r3, [r5, #20]
 8008aaa:	2300      	movs	r3, #0
 8008aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aae:	2320      	movs	r3, #32
 8008ab0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ab4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ab8:	2330      	movs	r3, #48	@ 0x30
 8008aba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008c58 <_svfiprintf_r+0x1e4>
 8008abe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ac2:	f04f 0901 	mov.w	r9, #1
 8008ac6:	4623      	mov	r3, r4
 8008ac8:	469a      	mov	sl, r3
 8008aca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ace:	b10a      	cbz	r2, 8008ad4 <_svfiprintf_r+0x60>
 8008ad0:	2a25      	cmp	r2, #37	@ 0x25
 8008ad2:	d1f9      	bne.n	8008ac8 <_svfiprintf_r+0x54>
 8008ad4:	ebba 0b04 	subs.w	fp, sl, r4
 8008ad8:	d00b      	beq.n	8008af2 <_svfiprintf_r+0x7e>
 8008ada:	465b      	mov	r3, fp
 8008adc:	4622      	mov	r2, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	f7ff ff6b 	bl	80089bc <__ssputs_r>
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	f000 80a7 	beq.w	8008c3a <_svfiprintf_r+0x1c6>
 8008aec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008aee:	445a      	add	r2, fp
 8008af0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008af2:	f89a 3000 	ldrb.w	r3, [sl]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	f000 809f 	beq.w	8008c3a <_svfiprintf_r+0x1c6>
 8008afc:	2300      	movs	r3, #0
 8008afe:	f04f 32ff 	mov.w	r2, #4294967295
 8008b02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b06:	f10a 0a01 	add.w	sl, sl, #1
 8008b0a:	9304      	str	r3, [sp, #16]
 8008b0c:	9307      	str	r3, [sp, #28]
 8008b0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b12:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b14:	4654      	mov	r4, sl
 8008b16:	2205      	movs	r2, #5
 8008b18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b1c:	484e      	ldr	r0, [pc, #312]	@ (8008c58 <_svfiprintf_r+0x1e4>)
 8008b1e:	f7f7 fb67 	bl	80001f0 <memchr>
 8008b22:	9a04      	ldr	r2, [sp, #16]
 8008b24:	b9d8      	cbnz	r0, 8008b5e <_svfiprintf_r+0xea>
 8008b26:	06d0      	lsls	r0, r2, #27
 8008b28:	bf44      	itt	mi
 8008b2a:	2320      	movmi	r3, #32
 8008b2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b30:	0711      	lsls	r1, r2, #28
 8008b32:	bf44      	itt	mi
 8008b34:	232b      	movmi	r3, #43	@ 0x2b
 8008b36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b40:	d015      	beq.n	8008b6e <_svfiprintf_r+0xfa>
 8008b42:	9a07      	ldr	r2, [sp, #28]
 8008b44:	4654      	mov	r4, sl
 8008b46:	2000      	movs	r0, #0
 8008b48:	f04f 0c0a 	mov.w	ip, #10
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b52:	3b30      	subs	r3, #48	@ 0x30
 8008b54:	2b09      	cmp	r3, #9
 8008b56:	d94b      	bls.n	8008bf0 <_svfiprintf_r+0x17c>
 8008b58:	b1b0      	cbz	r0, 8008b88 <_svfiprintf_r+0x114>
 8008b5a:	9207      	str	r2, [sp, #28]
 8008b5c:	e014      	b.n	8008b88 <_svfiprintf_r+0x114>
 8008b5e:	eba0 0308 	sub.w	r3, r0, r8
 8008b62:	fa09 f303 	lsl.w	r3, r9, r3
 8008b66:	4313      	orrs	r3, r2
 8008b68:	9304      	str	r3, [sp, #16]
 8008b6a:	46a2      	mov	sl, r4
 8008b6c:	e7d2      	b.n	8008b14 <_svfiprintf_r+0xa0>
 8008b6e:	9b03      	ldr	r3, [sp, #12]
 8008b70:	1d19      	adds	r1, r3, #4
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	9103      	str	r1, [sp, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	bfbb      	ittet	lt
 8008b7a:	425b      	neglt	r3, r3
 8008b7c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b80:	9307      	strge	r3, [sp, #28]
 8008b82:	9307      	strlt	r3, [sp, #28]
 8008b84:	bfb8      	it	lt
 8008b86:	9204      	strlt	r2, [sp, #16]
 8008b88:	7823      	ldrb	r3, [r4, #0]
 8008b8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b8c:	d10a      	bne.n	8008ba4 <_svfiprintf_r+0x130>
 8008b8e:	7863      	ldrb	r3, [r4, #1]
 8008b90:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b92:	d132      	bne.n	8008bfa <_svfiprintf_r+0x186>
 8008b94:	9b03      	ldr	r3, [sp, #12]
 8008b96:	1d1a      	adds	r2, r3, #4
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	9203      	str	r2, [sp, #12]
 8008b9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ba0:	3402      	adds	r4, #2
 8008ba2:	9305      	str	r3, [sp, #20]
 8008ba4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c68 <_svfiprintf_r+0x1f4>
 8008ba8:	7821      	ldrb	r1, [r4, #0]
 8008baa:	2203      	movs	r2, #3
 8008bac:	4650      	mov	r0, sl
 8008bae:	f7f7 fb1f 	bl	80001f0 <memchr>
 8008bb2:	b138      	cbz	r0, 8008bc4 <_svfiprintf_r+0x150>
 8008bb4:	9b04      	ldr	r3, [sp, #16]
 8008bb6:	eba0 000a 	sub.w	r0, r0, sl
 8008bba:	2240      	movs	r2, #64	@ 0x40
 8008bbc:	4082      	lsls	r2, r0
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	3401      	adds	r4, #1
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc8:	4824      	ldr	r0, [pc, #144]	@ (8008c5c <_svfiprintf_r+0x1e8>)
 8008bca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008bce:	2206      	movs	r2, #6
 8008bd0:	f7f7 fb0e 	bl	80001f0 <memchr>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	d036      	beq.n	8008c46 <_svfiprintf_r+0x1d2>
 8008bd8:	4b21      	ldr	r3, [pc, #132]	@ (8008c60 <_svfiprintf_r+0x1ec>)
 8008bda:	bb1b      	cbnz	r3, 8008c24 <_svfiprintf_r+0x1b0>
 8008bdc:	9b03      	ldr	r3, [sp, #12]
 8008bde:	3307      	adds	r3, #7
 8008be0:	f023 0307 	bic.w	r3, r3, #7
 8008be4:	3308      	adds	r3, #8
 8008be6:	9303      	str	r3, [sp, #12]
 8008be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bea:	4433      	add	r3, r6
 8008bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bee:	e76a      	b.n	8008ac6 <_svfiprintf_r+0x52>
 8008bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	2001      	movs	r0, #1
 8008bf8:	e7a8      	b.n	8008b4c <_svfiprintf_r+0xd8>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	3401      	adds	r4, #1
 8008bfe:	9305      	str	r3, [sp, #20]
 8008c00:	4619      	mov	r1, r3
 8008c02:	f04f 0c0a 	mov.w	ip, #10
 8008c06:	4620      	mov	r0, r4
 8008c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c0c:	3a30      	subs	r2, #48	@ 0x30
 8008c0e:	2a09      	cmp	r2, #9
 8008c10:	d903      	bls.n	8008c1a <_svfiprintf_r+0x1a6>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d0c6      	beq.n	8008ba4 <_svfiprintf_r+0x130>
 8008c16:	9105      	str	r1, [sp, #20]
 8008c18:	e7c4      	b.n	8008ba4 <_svfiprintf_r+0x130>
 8008c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c1e:	4604      	mov	r4, r0
 8008c20:	2301      	movs	r3, #1
 8008c22:	e7f0      	b.n	8008c06 <_svfiprintf_r+0x192>
 8008c24:	ab03      	add	r3, sp, #12
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	462a      	mov	r2, r5
 8008c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8008c64 <_svfiprintf_r+0x1f0>)
 8008c2c:	a904      	add	r1, sp, #16
 8008c2e:	4638      	mov	r0, r7
 8008c30:	f7fd fe7e 	bl	8006930 <_printf_float>
 8008c34:	1c42      	adds	r2, r0, #1
 8008c36:	4606      	mov	r6, r0
 8008c38:	d1d6      	bne.n	8008be8 <_svfiprintf_r+0x174>
 8008c3a:	89ab      	ldrh	r3, [r5, #12]
 8008c3c:	065b      	lsls	r3, r3, #25
 8008c3e:	f53f af2d 	bmi.w	8008a9c <_svfiprintf_r+0x28>
 8008c42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c44:	e72c      	b.n	8008aa0 <_svfiprintf_r+0x2c>
 8008c46:	ab03      	add	r3, sp, #12
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	462a      	mov	r2, r5
 8008c4c:	4b05      	ldr	r3, [pc, #20]	@ (8008c64 <_svfiprintf_r+0x1f0>)
 8008c4e:	a904      	add	r1, sp, #16
 8008c50:	4638      	mov	r0, r7
 8008c52:	f7fe f905 	bl	8006e60 <_printf_i>
 8008c56:	e7ed      	b.n	8008c34 <_svfiprintf_r+0x1c0>
 8008c58:	080096f6 	.word	0x080096f6
 8008c5c:	08009700 	.word	0x08009700
 8008c60:	08006931 	.word	0x08006931
 8008c64:	080089bd 	.word	0x080089bd
 8008c68:	080096fc 	.word	0x080096fc

08008c6c <__sflush_r>:
 8008c6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c74:	0716      	lsls	r6, r2, #28
 8008c76:	4605      	mov	r5, r0
 8008c78:	460c      	mov	r4, r1
 8008c7a:	d454      	bmi.n	8008d26 <__sflush_r+0xba>
 8008c7c:	684b      	ldr	r3, [r1, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	dc02      	bgt.n	8008c88 <__sflush_r+0x1c>
 8008c82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dd48      	ble.n	8008d1a <__sflush_r+0xae>
 8008c88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c8a:	2e00      	cmp	r6, #0
 8008c8c:	d045      	beq.n	8008d1a <__sflush_r+0xae>
 8008c8e:	2300      	movs	r3, #0
 8008c90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c94:	682f      	ldr	r7, [r5, #0]
 8008c96:	6a21      	ldr	r1, [r4, #32]
 8008c98:	602b      	str	r3, [r5, #0]
 8008c9a:	d030      	beq.n	8008cfe <__sflush_r+0x92>
 8008c9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c9e:	89a3      	ldrh	r3, [r4, #12]
 8008ca0:	0759      	lsls	r1, r3, #29
 8008ca2:	d505      	bpl.n	8008cb0 <__sflush_r+0x44>
 8008ca4:	6863      	ldr	r3, [r4, #4]
 8008ca6:	1ad2      	subs	r2, r2, r3
 8008ca8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008caa:	b10b      	cbz	r3, 8008cb0 <__sflush_r+0x44>
 8008cac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008cae:	1ad2      	subs	r2, r2, r3
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cb4:	6a21      	ldr	r1, [r4, #32]
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	47b0      	blx	r6
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	89a3      	ldrh	r3, [r4, #12]
 8008cbe:	d106      	bne.n	8008cce <__sflush_r+0x62>
 8008cc0:	6829      	ldr	r1, [r5, #0]
 8008cc2:	291d      	cmp	r1, #29
 8008cc4:	d82b      	bhi.n	8008d1e <__sflush_r+0xb2>
 8008cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8008d70 <__sflush_r+0x104>)
 8008cc8:	40ca      	lsrs	r2, r1
 8008cca:	07d6      	lsls	r6, r2, #31
 8008ccc:	d527      	bpl.n	8008d1e <__sflush_r+0xb2>
 8008cce:	2200      	movs	r2, #0
 8008cd0:	6062      	str	r2, [r4, #4]
 8008cd2:	04d9      	lsls	r1, r3, #19
 8008cd4:	6922      	ldr	r2, [r4, #16]
 8008cd6:	6022      	str	r2, [r4, #0]
 8008cd8:	d504      	bpl.n	8008ce4 <__sflush_r+0x78>
 8008cda:	1c42      	adds	r2, r0, #1
 8008cdc:	d101      	bne.n	8008ce2 <__sflush_r+0x76>
 8008cde:	682b      	ldr	r3, [r5, #0]
 8008ce0:	b903      	cbnz	r3, 8008ce4 <__sflush_r+0x78>
 8008ce2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ce6:	602f      	str	r7, [r5, #0]
 8008ce8:	b1b9      	cbz	r1, 8008d1a <__sflush_r+0xae>
 8008cea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cee:	4299      	cmp	r1, r3
 8008cf0:	d002      	beq.n	8008cf8 <__sflush_r+0x8c>
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	f7ff f9e8 	bl	80080c8 <_free_r>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cfc:	e00d      	b.n	8008d1a <__sflush_r+0xae>
 8008cfe:	2301      	movs	r3, #1
 8008d00:	4628      	mov	r0, r5
 8008d02:	47b0      	blx	r6
 8008d04:	4602      	mov	r2, r0
 8008d06:	1c50      	adds	r0, r2, #1
 8008d08:	d1c9      	bne.n	8008c9e <__sflush_r+0x32>
 8008d0a:	682b      	ldr	r3, [r5, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d0c6      	beq.n	8008c9e <__sflush_r+0x32>
 8008d10:	2b1d      	cmp	r3, #29
 8008d12:	d001      	beq.n	8008d18 <__sflush_r+0xac>
 8008d14:	2b16      	cmp	r3, #22
 8008d16:	d11e      	bne.n	8008d56 <__sflush_r+0xea>
 8008d18:	602f      	str	r7, [r5, #0]
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	e022      	b.n	8008d64 <__sflush_r+0xf8>
 8008d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d22:	b21b      	sxth	r3, r3
 8008d24:	e01b      	b.n	8008d5e <__sflush_r+0xf2>
 8008d26:	690f      	ldr	r7, [r1, #16]
 8008d28:	2f00      	cmp	r7, #0
 8008d2a:	d0f6      	beq.n	8008d1a <__sflush_r+0xae>
 8008d2c:	0793      	lsls	r3, r2, #30
 8008d2e:	680e      	ldr	r6, [r1, #0]
 8008d30:	bf08      	it	eq
 8008d32:	694b      	ldreq	r3, [r1, #20]
 8008d34:	600f      	str	r7, [r1, #0]
 8008d36:	bf18      	it	ne
 8008d38:	2300      	movne	r3, #0
 8008d3a:	eba6 0807 	sub.w	r8, r6, r7
 8008d3e:	608b      	str	r3, [r1, #8]
 8008d40:	f1b8 0f00 	cmp.w	r8, #0
 8008d44:	dde9      	ble.n	8008d1a <__sflush_r+0xae>
 8008d46:	6a21      	ldr	r1, [r4, #32]
 8008d48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d4a:	4643      	mov	r3, r8
 8008d4c:	463a      	mov	r2, r7
 8008d4e:	4628      	mov	r0, r5
 8008d50:	47b0      	blx	r6
 8008d52:	2800      	cmp	r0, #0
 8008d54:	dc08      	bgt.n	8008d68 <__sflush_r+0xfc>
 8008d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d5e:	81a3      	strh	r3, [r4, #12]
 8008d60:	f04f 30ff 	mov.w	r0, #4294967295
 8008d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d68:	4407      	add	r7, r0
 8008d6a:	eba8 0800 	sub.w	r8, r8, r0
 8008d6e:	e7e7      	b.n	8008d40 <__sflush_r+0xd4>
 8008d70:	20400001 	.word	0x20400001

08008d74 <_fflush_r>:
 8008d74:	b538      	push	{r3, r4, r5, lr}
 8008d76:	690b      	ldr	r3, [r1, #16]
 8008d78:	4605      	mov	r5, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	b913      	cbnz	r3, 8008d84 <_fflush_r+0x10>
 8008d7e:	2500      	movs	r5, #0
 8008d80:	4628      	mov	r0, r5
 8008d82:	bd38      	pop	{r3, r4, r5, pc}
 8008d84:	b118      	cbz	r0, 8008d8e <_fflush_r+0x1a>
 8008d86:	6a03      	ldr	r3, [r0, #32]
 8008d88:	b90b      	cbnz	r3, 8008d8e <_fflush_r+0x1a>
 8008d8a:	f7fe fa13 	bl	80071b4 <__sinit>
 8008d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d0f3      	beq.n	8008d7e <_fflush_r+0xa>
 8008d96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d98:	07d0      	lsls	r0, r2, #31
 8008d9a:	d404      	bmi.n	8008da6 <_fflush_r+0x32>
 8008d9c:	0599      	lsls	r1, r3, #22
 8008d9e:	d402      	bmi.n	8008da6 <_fflush_r+0x32>
 8008da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008da2:	f7fe fb34 	bl	800740e <__retarget_lock_acquire_recursive>
 8008da6:	4628      	mov	r0, r5
 8008da8:	4621      	mov	r1, r4
 8008daa:	f7ff ff5f 	bl	8008c6c <__sflush_r>
 8008dae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008db0:	07da      	lsls	r2, r3, #31
 8008db2:	4605      	mov	r5, r0
 8008db4:	d4e4      	bmi.n	8008d80 <_fflush_r+0xc>
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	059b      	lsls	r3, r3, #22
 8008dba:	d4e1      	bmi.n	8008d80 <_fflush_r+0xc>
 8008dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dbe:	f7fe fb27 	bl	8007410 <__retarget_lock_release_recursive>
 8008dc2:	e7dd      	b.n	8008d80 <_fflush_r+0xc>

08008dc4 <memmove>:
 8008dc4:	4288      	cmp	r0, r1
 8008dc6:	b510      	push	{r4, lr}
 8008dc8:	eb01 0402 	add.w	r4, r1, r2
 8008dcc:	d902      	bls.n	8008dd4 <memmove+0x10>
 8008dce:	4284      	cmp	r4, r0
 8008dd0:	4623      	mov	r3, r4
 8008dd2:	d807      	bhi.n	8008de4 <memmove+0x20>
 8008dd4:	1e43      	subs	r3, r0, #1
 8008dd6:	42a1      	cmp	r1, r4
 8008dd8:	d008      	beq.n	8008dec <memmove+0x28>
 8008dda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008de2:	e7f8      	b.n	8008dd6 <memmove+0x12>
 8008de4:	4402      	add	r2, r0
 8008de6:	4601      	mov	r1, r0
 8008de8:	428a      	cmp	r2, r1
 8008dea:	d100      	bne.n	8008dee <memmove+0x2a>
 8008dec:	bd10      	pop	{r4, pc}
 8008dee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008df2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008df6:	e7f7      	b.n	8008de8 <memmove+0x24>

08008df8 <_sbrk_r>:
 8008df8:	b538      	push	{r3, r4, r5, lr}
 8008dfa:	4d06      	ldr	r5, [pc, #24]	@ (8008e14 <_sbrk_r+0x1c>)
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4608      	mov	r0, r1
 8008e02:	602b      	str	r3, [r5, #0]
 8008e04:	f7f9 fb48 	bl	8002498 <_sbrk>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	d102      	bne.n	8008e12 <_sbrk_r+0x1a>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	b103      	cbz	r3, 8008e12 <_sbrk_r+0x1a>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	200004a0 	.word	0x200004a0

08008e18 <memcpy>:
 8008e18:	440a      	add	r2, r1
 8008e1a:	4291      	cmp	r1, r2
 8008e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e20:	d100      	bne.n	8008e24 <memcpy+0xc>
 8008e22:	4770      	bx	lr
 8008e24:	b510      	push	{r4, lr}
 8008e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e2e:	4291      	cmp	r1, r2
 8008e30:	d1f9      	bne.n	8008e26 <memcpy+0xe>
 8008e32:	bd10      	pop	{r4, pc}

08008e34 <__assert_func>:
 8008e34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e36:	4614      	mov	r4, r2
 8008e38:	461a      	mov	r2, r3
 8008e3a:	4b09      	ldr	r3, [pc, #36]	@ (8008e60 <__assert_func+0x2c>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4605      	mov	r5, r0
 8008e40:	68d8      	ldr	r0, [r3, #12]
 8008e42:	b14c      	cbz	r4, 8008e58 <__assert_func+0x24>
 8008e44:	4b07      	ldr	r3, [pc, #28]	@ (8008e64 <__assert_func+0x30>)
 8008e46:	9100      	str	r1, [sp, #0]
 8008e48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e4c:	4906      	ldr	r1, [pc, #24]	@ (8008e68 <__assert_func+0x34>)
 8008e4e:	462b      	mov	r3, r5
 8008e50:	f000 f870 	bl	8008f34 <fiprintf>
 8008e54:	f000 f880 	bl	8008f58 <abort>
 8008e58:	4b04      	ldr	r3, [pc, #16]	@ (8008e6c <__assert_func+0x38>)
 8008e5a:	461c      	mov	r4, r3
 8008e5c:	e7f3      	b.n	8008e46 <__assert_func+0x12>
 8008e5e:	bf00      	nop
 8008e60:	20000018 	.word	0x20000018
 8008e64:	08009711 	.word	0x08009711
 8008e68:	0800971e 	.word	0x0800971e
 8008e6c:	0800974c 	.word	0x0800974c

08008e70 <_calloc_r>:
 8008e70:	b570      	push	{r4, r5, r6, lr}
 8008e72:	fba1 5402 	umull	r5, r4, r1, r2
 8008e76:	b934      	cbnz	r4, 8008e86 <_calloc_r+0x16>
 8008e78:	4629      	mov	r1, r5
 8008e7a:	f7ff f999 	bl	80081b0 <_malloc_r>
 8008e7e:	4606      	mov	r6, r0
 8008e80:	b928      	cbnz	r0, 8008e8e <_calloc_r+0x1e>
 8008e82:	4630      	mov	r0, r6
 8008e84:	bd70      	pop	{r4, r5, r6, pc}
 8008e86:	220c      	movs	r2, #12
 8008e88:	6002      	str	r2, [r0, #0]
 8008e8a:	2600      	movs	r6, #0
 8008e8c:	e7f9      	b.n	8008e82 <_calloc_r+0x12>
 8008e8e:	462a      	mov	r2, r5
 8008e90:	4621      	mov	r1, r4
 8008e92:	f7fe fa3e 	bl	8007312 <memset>
 8008e96:	e7f4      	b.n	8008e82 <_calloc_r+0x12>

08008e98 <__ascii_mbtowc>:
 8008e98:	b082      	sub	sp, #8
 8008e9a:	b901      	cbnz	r1, 8008e9e <__ascii_mbtowc+0x6>
 8008e9c:	a901      	add	r1, sp, #4
 8008e9e:	b142      	cbz	r2, 8008eb2 <__ascii_mbtowc+0x1a>
 8008ea0:	b14b      	cbz	r3, 8008eb6 <__ascii_mbtowc+0x1e>
 8008ea2:	7813      	ldrb	r3, [r2, #0]
 8008ea4:	600b      	str	r3, [r1, #0]
 8008ea6:	7812      	ldrb	r2, [r2, #0]
 8008ea8:	1e10      	subs	r0, r2, #0
 8008eaa:	bf18      	it	ne
 8008eac:	2001      	movne	r0, #1
 8008eae:	b002      	add	sp, #8
 8008eb0:	4770      	bx	lr
 8008eb2:	4610      	mov	r0, r2
 8008eb4:	e7fb      	b.n	8008eae <__ascii_mbtowc+0x16>
 8008eb6:	f06f 0001 	mvn.w	r0, #1
 8008eba:	e7f8      	b.n	8008eae <__ascii_mbtowc+0x16>

08008ebc <_realloc_r>:
 8008ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec0:	4607      	mov	r7, r0
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	460d      	mov	r5, r1
 8008ec6:	b921      	cbnz	r1, 8008ed2 <_realloc_r+0x16>
 8008ec8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ecc:	4611      	mov	r1, r2
 8008ece:	f7ff b96f 	b.w	80081b0 <_malloc_r>
 8008ed2:	b92a      	cbnz	r2, 8008ee0 <_realloc_r+0x24>
 8008ed4:	f7ff f8f8 	bl	80080c8 <_free_r>
 8008ed8:	4625      	mov	r5, r4
 8008eda:	4628      	mov	r0, r5
 8008edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ee0:	f000 f841 	bl	8008f66 <_malloc_usable_size_r>
 8008ee4:	4284      	cmp	r4, r0
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	d802      	bhi.n	8008ef0 <_realloc_r+0x34>
 8008eea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008eee:	d8f4      	bhi.n	8008eda <_realloc_r+0x1e>
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	4638      	mov	r0, r7
 8008ef4:	f7ff f95c 	bl	80081b0 <_malloc_r>
 8008ef8:	4680      	mov	r8, r0
 8008efa:	b908      	cbnz	r0, 8008f00 <_realloc_r+0x44>
 8008efc:	4645      	mov	r5, r8
 8008efe:	e7ec      	b.n	8008eda <_realloc_r+0x1e>
 8008f00:	42b4      	cmp	r4, r6
 8008f02:	4622      	mov	r2, r4
 8008f04:	4629      	mov	r1, r5
 8008f06:	bf28      	it	cs
 8008f08:	4632      	movcs	r2, r6
 8008f0a:	f7ff ff85 	bl	8008e18 <memcpy>
 8008f0e:	4629      	mov	r1, r5
 8008f10:	4638      	mov	r0, r7
 8008f12:	f7ff f8d9 	bl	80080c8 <_free_r>
 8008f16:	e7f1      	b.n	8008efc <_realloc_r+0x40>

08008f18 <__ascii_wctomb>:
 8008f18:	4603      	mov	r3, r0
 8008f1a:	4608      	mov	r0, r1
 8008f1c:	b141      	cbz	r1, 8008f30 <__ascii_wctomb+0x18>
 8008f1e:	2aff      	cmp	r2, #255	@ 0xff
 8008f20:	d904      	bls.n	8008f2c <__ascii_wctomb+0x14>
 8008f22:	228a      	movs	r2, #138	@ 0x8a
 8008f24:	601a      	str	r2, [r3, #0]
 8008f26:	f04f 30ff 	mov.w	r0, #4294967295
 8008f2a:	4770      	bx	lr
 8008f2c:	700a      	strb	r2, [r1, #0]
 8008f2e:	2001      	movs	r0, #1
 8008f30:	4770      	bx	lr
	...

08008f34 <fiprintf>:
 8008f34:	b40e      	push	{r1, r2, r3}
 8008f36:	b503      	push	{r0, r1, lr}
 8008f38:	4601      	mov	r1, r0
 8008f3a:	ab03      	add	r3, sp, #12
 8008f3c:	4805      	ldr	r0, [pc, #20]	@ (8008f54 <fiprintf+0x20>)
 8008f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f42:	6800      	ldr	r0, [r0, #0]
 8008f44:	9301      	str	r3, [sp, #4]
 8008f46:	f000 f83f 	bl	8008fc8 <_vfiprintf_r>
 8008f4a:	b002      	add	sp, #8
 8008f4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f50:	b003      	add	sp, #12
 8008f52:	4770      	bx	lr
 8008f54:	20000018 	.word	0x20000018

08008f58 <abort>:
 8008f58:	b508      	push	{r3, lr}
 8008f5a:	2006      	movs	r0, #6
 8008f5c:	f000 fa08 	bl	8009370 <raise>
 8008f60:	2001      	movs	r0, #1
 8008f62:	f7f9 fa21 	bl	80023a8 <_exit>

08008f66 <_malloc_usable_size_r>:
 8008f66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f6a:	1f18      	subs	r0, r3, #4
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	bfbc      	itt	lt
 8008f70:	580b      	ldrlt	r3, [r1, r0]
 8008f72:	18c0      	addlt	r0, r0, r3
 8008f74:	4770      	bx	lr

08008f76 <__sfputc_r>:
 8008f76:	6893      	ldr	r3, [r2, #8]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	b410      	push	{r4}
 8008f7e:	6093      	str	r3, [r2, #8]
 8008f80:	da08      	bge.n	8008f94 <__sfputc_r+0x1e>
 8008f82:	6994      	ldr	r4, [r2, #24]
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	db01      	blt.n	8008f8c <__sfputc_r+0x16>
 8008f88:	290a      	cmp	r1, #10
 8008f8a:	d103      	bne.n	8008f94 <__sfputc_r+0x1e>
 8008f8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f90:	f000 b932 	b.w	80091f8 <__swbuf_r>
 8008f94:	6813      	ldr	r3, [r2, #0]
 8008f96:	1c58      	adds	r0, r3, #1
 8008f98:	6010      	str	r0, [r2, #0]
 8008f9a:	7019      	strb	r1, [r3, #0]
 8008f9c:	4608      	mov	r0, r1
 8008f9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <__sfputs_r>:
 8008fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	460f      	mov	r7, r1
 8008faa:	4614      	mov	r4, r2
 8008fac:	18d5      	adds	r5, r2, r3
 8008fae:	42ac      	cmp	r4, r5
 8008fb0:	d101      	bne.n	8008fb6 <__sfputs_r+0x12>
 8008fb2:	2000      	movs	r0, #0
 8008fb4:	e007      	b.n	8008fc6 <__sfputs_r+0x22>
 8008fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fba:	463a      	mov	r2, r7
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	f7ff ffda 	bl	8008f76 <__sfputc_r>
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	d1f3      	bne.n	8008fae <__sfputs_r+0xa>
 8008fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008fc8 <_vfiprintf_r>:
 8008fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fcc:	460d      	mov	r5, r1
 8008fce:	b09d      	sub	sp, #116	@ 0x74
 8008fd0:	4614      	mov	r4, r2
 8008fd2:	4698      	mov	r8, r3
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	b118      	cbz	r0, 8008fe0 <_vfiprintf_r+0x18>
 8008fd8:	6a03      	ldr	r3, [r0, #32]
 8008fda:	b90b      	cbnz	r3, 8008fe0 <_vfiprintf_r+0x18>
 8008fdc:	f7fe f8ea 	bl	80071b4 <__sinit>
 8008fe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fe2:	07d9      	lsls	r1, r3, #31
 8008fe4:	d405      	bmi.n	8008ff2 <_vfiprintf_r+0x2a>
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	059a      	lsls	r2, r3, #22
 8008fea:	d402      	bmi.n	8008ff2 <_vfiprintf_r+0x2a>
 8008fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fee:	f7fe fa0e 	bl	800740e <__retarget_lock_acquire_recursive>
 8008ff2:	89ab      	ldrh	r3, [r5, #12]
 8008ff4:	071b      	lsls	r3, r3, #28
 8008ff6:	d501      	bpl.n	8008ffc <_vfiprintf_r+0x34>
 8008ff8:	692b      	ldr	r3, [r5, #16]
 8008ffa:	b99b      	cbnz	r3, 8009024 <_vfiprintf_r+0x5c>
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	4630      	mov	r0, r6
 8009000:	f000 f938 	bl	8009274 <__swsetup_r>
 8009004:	b170      	cbz	r0, 8009024 <_vfiprintf_r+0x5c>
 8009006:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009008:	07dc      	lsls	r4, r3, #31
 800900a:	d504      	bpl.n	8009016 <_vfiprintf_r+0x4e>
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	b01d      	add	sp, #116	@ 0x74
 8009012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009016:	89ab      	ldrh	r3, [r5, #12]
 8009018:	0598      	lsls	r0, r3, #22
 800901a:	d4f7      	bmi.n	800900c <_vfiprintf_r+0x44>
 800901c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800901e:	f7fe f9f7 	bl	8007410 <__retarget_lock_release_recursive>
 8009022:	e7f3      	b.n	800900c <_vfiprintf_r+0x44>
 8009024:	2300      	movs	r3, #0
 8009026:	9309      	str	r3, [sp, #36]	@ 0x24
 8009028:	2320      	movs	r3, #32
 800902a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800902e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009032:	2330      	movs	r3, #48	@ 0x30
 8009034:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091e4 <_vfiprintf_r+0x21c>
 8009038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800903c:	f04f 0901 	mov.w	r9, #1
 8009040:	4623      	mov	r3, r4
 8009042:	469a      	mov	sl, r3
 8009044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009048:	b10a      	cbz	r2, 800904e <_vfiprintf_r+0x86>
 800904a:	2a25      	cmp	r2, #37	@ 0x25
 800904c:	d1f9      	bne.n	8009042 <_vfiprintf_r+0x7a>
 800904e:	ebba 0b04 	subs.w	fp, sl, r4
 8009052:	d00b      	beq.n	800906c <_vfiprintf_r+0xa4>
 8009054:	465b      	mov	r3, fp
 8009056:	4622      	mov	r2, r4
 8009058:	4629      	mov	r1, r5
 800905a:	4630      	mov	r0, r6
 800905c:	f7ff ffa2 	bl	8008fa4 <__sfputs_r>
 8009060:	3001      	adds	r0, #1
 8009062:	f000 80a7 	beq.w	80091b4 <_vfiprintf_r+0x1ec>
 8009066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009068:	445a      	add	r2, fp
 800906a:	9209      	str	r2, [sp, #36]	@ 0x24
 800906c:	f89a 3000 	ldrb.w	r3, [sl]
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 809f 	beq.w	80091b4 <_vfiprintf_r+0x1ec>
 8009076:	2300      	movs	r3, #0
 8009078:	f04f 32ff 	mov.w	r2, #4294967295
 800907c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009080:	f10a 0a01 	add.w	sl, sl, #1
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	9307      	str	r3, [sp, #28]
 8009088:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800908c:	931a      	str	r3, [sp, #104]	@ 0x68
 800908e:	4654      	mov	r4, sl
 8009090:	2205      	movs	r2, #5
 8009092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009096:	4853      	ldr	r0, [pc, #332]	@ (80091e4 <_vfiprintf_r+0x21c>)
 8009098:	f7f7 f8aa 	bl	80001f0 <memchr>
 800909c:	9a04      	ldr	r2, [sp, #16]
 800909e:	b9d8      	cbnz	r0, 80090d8 <_vfiprintf_r+0x110>
 80090a0:	06d1      	lsls	r1, r2, #27
 80090a2:	bf44      	itt	mi
 80090a4:	2320      	movmi	r3, #32
 80090a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090aa:	0713      	lsls	r3, r2, #28
 80090ac:	bf44      	itt	mi
 80090ae:	232b      	movmi	r3, #43	@ 0x2b
 80090b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090b4:	f89a 3000 	ldrb.w	r3, [sl]
 80090b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80090ba:	d015      	beq.n	80090e8 <_vfiprintf_r+0x120>
 80090bc:	9a07      	ldr	r2, [sp, #28]
 80090be:	4654      	mov	r4, sl
 80090c0:	2000      	movs	r0, #0
 80090c2:	f04f 0c0a 	mov.w	ip, #10
 80090c6:	4621      	mov	r1, r4
 80090c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090cc:	3b30      	subs	r3, #48	@ 0x30
 80090ce:	2b09      	cmp	r3, #9
 80090d0:	d94b      	bls.n	800916a <_vfiprintf_r+0x1a2>
 80090d2:	b1b0      	cbz	r0, 8009102 <_vfiprintf_r+0x13a>
 80090d4:	9207      	str	r2, [sp, #28]
 80090d6:	e014      	b.n	8009102 <_vfiprintf_r+0x13a>
 80090d8:	eba0 0308 	sub.w	r3, r0, r8
 80090dc:	fa09 f303 	lsl.w	r3, r9, r3
 80090e0:	4313      	orrs	r3, r2
 80090e2:	9304      	str	r3, [sp, #16]
 80090e4:	46a2      	mov	sl, r4
 80090e6:	e7d2      	b.n	800908e <_vfiprintf_r+0xc6>
 80090e8:	9b03      	ldr	r3, [sp, #12]
 80090ea:	1d19      	adds	r1, r3, #4
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	9103      	str	r1, [sp, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	bfbb      	ittet	lt
 80090f4:	425b      	neglt	r3, r3
 80090f6:	f042 0202 	orrlt.w	r2, r2, #2
 80090fa:	9307      	strge	r3, [sp, #28]
 80090fc:	9307      	strlt	r3, [sp, #28]
 80090fe:	bfb8      	it	lt
 8009100:	9204      	strlt	r2, [sp, #16]
 8009102:	7823      	ldrb	r3, [r4, #0]
 8009104:	2b2e      	cmp	r3, #46	@ 0x2e
 8009106:	d10a      	bne.n	800911e <_vfiprintf_r+0x156>
 8009108:	7863      	ldrb	r3, [r4, #1]
 800910a:	2b2a      	cmp	r3, #42	@ 0x2a
 800910c:	d132      	bne.n	8009174 <_vfiprintf_r+0x1ac>
 800910e:	9b03      	ldr	r3, [sp, #12]
 8009110:	1d1a      	adds	r2, r3, #4
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	9203      	str	r2, [sp, #12]
 8009116:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800911a:	3402      	adds	r4, #2
 800911c:	9305      	str	r3, [sp, #20]
 800911e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80091f4 <_vfiprintf_r+0x22c>
 8009122:	7821      	ldrb	r1, [r4, #0]
 8009124:	2203      	movs	r2, #3
 8009126:	4650      	mov	r0, sl
 8009128:	f7f7 f862 	bl	80001f0 <memchr>
 800912c:	b138      	cbz	r0, 800913e <_vfiprintf_r+0x176>
 800912e:	9b04      	ldr	r3, [sp, #16]
 8009130:	eba0 000a 	sub.w	r0, r0, sl
 8009134:	2240      	movs	r2, #64	@ 0x40
 8009136:	4082      	lsls	r2, r0
 8009138:	4313      	orrs	r3, r2
 800913a:	3401      	adds	r4, #1
 800913c:	9304      	str	r3, [sp, #16]
 800913e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009142:	4829      	ldr	r0, [pc, #164]	@ (80091e8 <_vfiprintf_r+0x220>)
 8009144:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009148:	2206      	movs	r2, #6
 800914a:	f7f7 f851 	bl	80001f0 <memchr>
 800914e:	2800      	cmp	r0, #0
 8009150:	d03f      	beq.n	80091d2 <_vfiprintf_r+0x20a>
 8009152:	4b26      	ldr	r3, [pc, #152]	@ (80091ec <_vfiprintf_r+0x224>)
 8009154:	bb1b      	cbnz	r3, 800919e <_vfiprintf_r+0x1d6>
 8009156:	9b03      	ldr	r3, [sp, #12]
 8009158:	3307      	adds	r3, #7
 800915a:	f023 0307 	bic.w	r3, r3, #7
 800915e:	3308      	adds	r3, #8
 8009160:	9303      	str	r3, [sp, #12]
 8009162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009164:	443b      	add	r3, r7
 8009166:	9309      	str	r3, [sp, #36]	@ 0x24
 8009168:	e76a      	b.n	8009040 <_vfiprintf_r+0x78>
 800916a:	fb0c 3202 	mla	r2, ip, r2, r3
 800916e:	460c      	mov	r4, r1
 8009170:	2001      	movs	r0, #1
 8009172:	e7a8      	b.n	80090c6 <_vfiprintf_r+0xfe>
 8009174:	2300      	movs	r3, #0
 8009176:	3401      	adds	r4, #1
 8009178:	9305      	str	r3, [sp, #20]
 800917a:	4619      	mov	r1, r3
 800917c:	f04f 0c0a 	mov.w	ip, #10
 8009180:	4620      	mov	r0, r4
 8009182:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009186:	3a30      	subs	r2, #48	@ 0x30
 8009188:	2a09      	cmp	r2, #9
 800918a:	d903      	bls.n	8009194 <_vfiprintf_r+0x1cc>
 800918c:	2b00      	cmp	r3, #0
 800918e:	d0c6      	beq.n	800911e <_vfiprintf_r+0x156>
 8009190:	9105      	str	r1, [sp, #20]
 8009192:	e7c4      	b.n	800911e <_vfiprintf_r+0x156>
 8009194:	fb0c 2101 	mla	r1, ip, r1, r2
 8009198:	4604      	mov	r4, r0
 800919a:	2301      	movs	r3, #1
 800919c:	e7f0      	b.n	8009180 <_vfiprintf_r+0x1b8>
 800919e:	ab03      	add	r3, sp, #12
 80091a0:	9300      	str	r3, [sp, #0]
 80091a2:	462a      	mov	r2, r5
 80091a4:	4b12      	ldr	r3, [pc, #72]	@ (80091f0 <_vfiprintf_r+0x228>)
 80091a6:	a904      	add	r1, sp, #16
 80091a8:	4630      	mov	r0, r6
 80091aa:	f7fd fbc1 	bl	8006930 <_printf_float>
 80091ae:	4607      	mov	r7, r0
 80091b0:	1c78      	adds	r0, r7, #1
 80091b2:	d1d6      	bne.n	8009162 <_vfiprintf_r+0x19a>
 80091b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091b6:	07d9      	lsls	r1, r3, #31
 80091b8:	d405      	bmi.n	80091c6 <_vfiprintf_r+0x1fe>
 80091ba:	89ab      	ldrh	r3, [r5, #12]
 80091bc:	059a      	lsls	r2, r3, #22
 80091be:	d402      	bmi.n	80091c6 <_vfiprintf_r+0x1fe>
 80091c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091c2:	f7fe f925 	bl	8007410 <__retarget_lock_release_recursive>
 80091c6:	89ab      	ldrh	r3, [r5, #12]
 80091c8:	065b      	lsls	r3, r3, #25
 80091ca:	f53f af1f 	bmi.w	800900c <_vfiprintf_r+0x44>
 80091ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d0:	e71e      	b.n	8009010 <_vfiprintf_r+0x48>
 80091d2:	ab03      	add	r3, sp, #12
 80091d4:	9300      	str	r3, [sp, #0]
 80091d6:	462a      	mov	r2, r5
 80091d8:	4b05      	ldr	r3, [pc, #20]	@ (80091f0 <_vfiprintf_r+0x228>)
 80091da:	a904      	add	r1, sp, #16
 80091dc:	4630      	mov	r0, r6
 80091de:	f7fd fe3f 	bl	8006e60 <_printf_i>
 80091e2:	e7e4      	b.n	80091ae <_vfiprintf_r+0x1e6>
 80091e4:	080096f6 	.word	0x080096f6
 80091e8:	08009700 	.word	0x08009700
 80091ec:	08006931 	.word	0x08006931
 80091f0:	08008fa5 	.word	0x08008fa5
 80091f4:	080096fc 	.word	0x080096fc

080091f8 <__swbuf_r>:
 80091f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fa:	460e      	mov	r6, r1
 80091fc:	4614      	mov	r4, r2
 80091fe:	4605      	mov	r5, r0
 8009200:	b118      	cbz	r0, 800920a <__swbuf_r+0x12>
 8009202:	6a03      	ldr	r3, [r0, #32]
 8009204:	b90b      	cbnz	r3, 800920a <__swbuf_r+0x12>
 8009206:	f7fd ffd5 	bl	80071b4 <__sinit>
 800920a:	69a3      	ldr	r3, [r4, #24]
 800920c:	60a3      	str	r3, [r4, #8]
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	071a      	lsls	r2, r3, #28
 8009212:	d501      	bpl.n	8009218 <__swbuf_r+0x20>
 8009214:	6923      	ldr	r3, [r4, #16]
 8009216:	b943      	cbnz	r3, 800922a <__swbuf_r+0x32>
 8009218:	4621      	mov	r1, r4
 800921a:	4628      	mov	r0, r5
 800921c:	f000 f82a 	bl	8009274 <__swsetup_r>
 8009220:	b118      	cbz	r0, 800922a <__swbuf_r+0x32>
 8009222:	f04f 37ff 	mov.w	r7, #4294967295
 8009226:	4638      	mov	r0, r7
 8009228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922a:	6823      	ldr	r3, [r4, #0]
 800922c:	6922      	ldr	r2, [r4, #16]
 800922e:	1a98      	subs	r0, r3, r2
 8009230:	6963      	ldr	r3, [r4, #20]
 8009232:	b2f6      	uxtb	r6, r6
 8009234:	4283      	cmp	r3, r0
 8009236:	4637      	mov	r7, r6
 8009238:	dc05      	bgt.n	8009246 <__swbuf_r+0x4e>
 800923a:	4621      	mov	r1, r4
 800923c:	4628      	mov	r0, r5
 800923e:	f7ff fd99 	bl	8008d74 <_fflush_r>
 8009242:	2800      	cmp	r0, #0
 8009244:	d1ed      	bne.n	8009222 <__swbuf_r+0x2a>
 8009246:	68a3      	ldr	r3, [r4, #8]
 8009248:	3b01      	subs	r3, #1
 800924a:	60a3      	str	r3, [r4, #8]
 800924c:	6823      	ldr	r3, [r4, #0]
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	6022      	str	r2, [r4, #0]
 8009252:	701e      	strb	r6, [r3, #0]
 8009254:	6962      	ldr	r2, [r4, #20]
 8009256:	1c43      	adds	r3, r0, #1
 8009258:	429a      	cmp	r2, r3
 800925a:	d004      	beq.n	8009266 <__swbuf_r+0x6e>
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	07db      	lsls	r3, r3, #31
 8009260:	d5e1      	bpl.n	8009226 <__swbuf_r+0x2e>
 8009262:	2e0a      	cmp	r6, #10
 8009264:	d1df      	bne.n	8009226 <__swbuf_r+0x2e>
 8009266:	4621      	mov	r1, r4
 8009268:	4628      	mov	r0, r5
 800926a:	f7ff fd83 	bl	8008d74 <_fflush_r>
 800926e:	2800      	cmp	r0, #0
 8009270:	d0d9      	beq.n	8009226 <__swbuf_r+0x2e>
 8009272:	e7d6      	b.n	8009222 <__swbuf_r+0x2a>

08009274 <__swsetup_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	4b29      	ldr	r3, [pc, #164]	@ (800931c <__swsetup_r+0xa8>)
 8009278:	4605      	mov	r5, r0
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	460c      	mov	r4, r1
 800927e:	b118      	cbz	r0, 8009288 <__swsetup_r+0x14>
 8009280:	6a03      	ldr	r3, [r0, #32]
 8009282:	b90b      	cbnz	r3, 8009288 <__swsetup_r+0x14>
 8009284:	f7fd ff96 	bl	80071b4 <__sinit>
 8009288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928c:	0719      	lsls	r1, r3, #28
 800928e:	d422      	bmi.n	80092d6 <__swsetup_r+0x62>
 8009290:	06da      	lsls	r2, r3, #27
 8009292:	d407      	bmi.n	80092a4 <__swsetup_r+0x30>
 8009294:	2209      	movs	r2, #9
 8009296:	602a      	str	r2, [r5, #0]
 8009298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800929c:	81a3      	strh	r3, [r4, #12]
 800929e:	f04f 30ff 	mov.w	r0, #4294967295
 80092a2:	e033      	b.n	800930c <__swsetup_r+0x98>
 80092a4:	0758      	lsls	r0, r3, #29
 80092a6:	d512      	bpl.n	80092ce <__swsetup_r+0x5a>
 80092a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092aa:	b141      	cbz	r1, 80092be <__swsetup_r+0x4a>
 80092ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092b0:	4299      	cmp	r1, r3
 80092b2:	d002      	beq.n	80092ba <__swsetup_r+0x46>
 80092b4:	4628      	mov	r0, r5
 80092b6:	f7fe ff07 	bl	80080c8 <_free_r>
 80092ba:	2300      	movs	r3, #0
 80092bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092c4:	81a3      	strh	r3, [r4, #12]
 80092c6:	2300      	movs	r3, #0
 80092c8:	6063      	str	r3, [r4, #4]
 80092ca:	6923      	ldr	r3, [r4, #16]
 80092cc:	6023      	str	r3, [r4, #0]
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	f043 0308 	orr.w	r3, r3, #8
 80092d4:	81a3      	strh	r3, [r4, #12]
 80092d6:	6923      	ldr	r3, [r4, #16]
 80092d8:	b94b      	cbnz	r3, 80092ee <__swsetup_r+0x7a>
 80092da:	89a3      	ldrh	r3, [r4, #12]
 80092dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092e4:	d003      	beq.n	80092ee <__swsetup_r+0x7a>
 80092e6:	4621      	mov	r1, r4
 80092e8:	4628      	mov	r0, r5
 80092ea:	f000 f883 	bl	80093f4 <__smakebuf_r>
 80092ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f2:	f013 0201 	ands.w	r2, r3, #1
 80092f6:	d00a      	beq.n	800930e <__swsetup_r+0x9a>
 80092f8:	2200      	movs	r2, #0
 80092fa:	60a2      	str	r2, [r4, #8]
 80092fc:	6962      	ldr	r2, [r4, #20]
 80092fe:	4252      	negs	r2, r2
 8009300:	61a2      	str	r2, [r4, #24]
 8009302:	6922      	ldr	r2, [r4, #16]
 8009304:	b942      	cbnz	r2, 8009318 <__swsetup_r+0xa4>
 8009306:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800930a:	d1c5      	bne.n	8009298 <__swsetup_r+0x24>
 800930c:	bd38      	pop	{r3, r4, r5, pc}
 800930e:	0799      	lsls	r1, r3, #30
 8009310:	bf58      	it	pl
 8009312:	6962      	ldrpl	r2, [r4, #20]
 8009314:	60a2      	str	r2, [r4, #8]
 8009316:	e7f4      	b.n	8009302 <__swsetup_r+0x8e>
 8009318:	2000      	movs	r0, #0
 800931a:	e7f7      	b.n	800930c <__swsetup_r+0x98>
 800931c:	20000018 	.word	0x20000018

08009320 <_raise_r>:
 8009320:	291f      	cmp	r1, #31
 8009322:	b538      	push	{r3, r4, r5, lr}
 8009324:	4605      	mov	r5, r0
 8009326:	460c      	mov	r4, r1
 8009328:	d904      	bls.n	8009334 <_raise_r+0x14>
 800932a:	2316      	movs	r3, #22
 800932c:	6003      	str	r3, [r0, #0]
 800932e:	f04f 30ff 	mov.w	r0, #4294967295
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009336:	b112      	cbz	r2, 800933e <_raise_r+0x1e>
 8009338:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800933c:	b94b      	cbnz	r3, 8009352 <_raise_r+0x32>
 800933e:	4628      	mov	r0, r5
 8009340:	f000 f830 	bl	80093a4 <_getpid_r>
 8009344:	4622      	mov	r2, r4
 8009346:	4601      	mov	r1, r0
 8009348:	4628      	mov	r0, r5
 800934a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800934e:	f000 b817 	b.w	8009380 <_kill_r>
 8009352:	2b01      	cmp	r3, #1
 8009354:	d00a      	beq.n	800936c <_raise_r+0x4c>
 8009356:	1c59      	adds	r1, r3, #1
 8009358:	d103      	bne.n	8009362 <_raise_r+0x42>
 800935a:	2316      	movs	r3, #22
 800935c:	6003      	str	r3, [r0, #0]
 800935e:	2001      	movs	r0, #1
 8009360:	e7e7      	b.n	8009332 <_raise_r+0x12>
 8009362:	2100      	movs	r1, #0
 8009364:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009368:	4620      	mov	r0, r4
 800936a:	4798      	blx	r3
 800936c:	2000      	movs	r0, #0
 800936e:	e7e0      	b.n	8009332 <_raise_r+0x12>

08009370 <raise>:
 8009370:	4b02      	ldr	r3, [pc, #8]	@ (800937c <raise+0xc>)
 8009372:	4601      	mov	r1, r0
 8009374:	6818      	ldr	r0, [r3, #0]
 8009376:	f7ff bfd3 	b.w	8009320 <_raise_r>
 800937a:	bf00      	nop
 800937c:	20000018 	.word	0x20000018

08009380 <_kill_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	4d07      	ldr	r5, [pc, #28]	@ (80093a0 <_kill_r+0x20>)
 8009384:	2300      	movs	r3, #0
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	4611      	mov	r1, r2
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	f7f8 fffb 	bl	8002388 <_kill>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d102      	bne.n	800939c <_kill_r+0x1c>
 8009396:	682b      	ldr	r3, [r5, #0]
 8009398:	b103      	cbz	r3, 800939c <_kill_r+0x1c>
 800939a:	6023      	str	r3, [r4, #0]
 800939c:	bd38      	pop	{r3, r4, r5, pc}
 800939e:	bf00      	nop
 80093a0:	200004a0 	.word	0x200004a0

080093a4 <_getpid_r>:
 80093a4:	f7f8 bfe8 	b.w	8002378 <_getpid>

080093a8 <__swhatbuf_r>:
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	460c      	mov	r4, r1
 80093ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b0:	2900      	cmp	r1, #0
 80093b2:	b096      	sub	sp, #88	@ 0x58
 80093b4:	4615      	mov	r5, r2
 80093b6:	461e      	mov	r6, r3
 80093b8:	da0d      	bge.n	80093d6 <__swhatbuf_r+0x2e>
 80093ba:	89a3      	ldrh	r3, [r4, #12]
 80093bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80093c0:	f04f 0100 	mov.w	r1, #0
 80093c4:	bf14      	ite	ne
 80093c6:	2340      	movne	r3, #64	@ 0x40
 80093c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80093cc:	2000      	movs	r0, #0
 80093ce:	6031      	str	r1, [r6, #0]
 80093d0:	602b      	str	r3, [r5, #0]
 80093d2:	b016      	add	sp, #88	@ 0x58
 80093d4:	bd70      	pop	{r4, r5, r6, pc}
 80093d6:	466a      	mov	r2, sp
 80093d8:	f000 f848 	bl	800946c <_fstat_r>
 80093dc:	2800      	cmp	r0, #0
 80093de:	dbec      	blt.n	80093ba <__swhatbuf_r+0x12>
 80093e0:	9901      	ldr	r1, [sp, #4]
 80093e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093ea:	4259      	negs	r1, r3
 80093ec:	4159      	adcs	r1, r3
 80093ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093f2:	e7eb      	b.n	80093cc <__swhatbuf_r+0x24>

080093f4 <__smakebuf_r>:
 80093f4:	898b      	ldrh	r3, [r1, #12]
 80093f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093f8:	079d      	lsls	r5, r3, #30
 80093fa:	4606      	mov	r6, r0
 80093fc:	460c      	mov	r4, r1
 80093fe:	d507      	bpl.n	8009410 <__smakebuf_r+0x1c>
 8009400:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	6123      	str	r3, [r4, #16]
 8009408:	2301      	movs	r3, #1
 800940a:	6163      	str	r3, [r4, #20]
 800940c:	b003      	add	sp, #12
 800940e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009410:	ab01      	add	r3, sp, #4
 8009412:	466a      	mov	r2, sp
 8009414:	f7ff ffc8 	bl	80093a8 <__swhatbuf_r>
 8009418:	9f00      	ldr	r7, [sp, #0]
 800941a:	4605      	mov	r5, r0
 800941c:	4639      	mov	r1, r7
 800941e:	4630      	mov	r0, r6
 8009420:	f7fe fec6 	bl	80081b0 <_malloc_r>
 8009424:	b948      	cbnz	r0, 800943a <__smakebuf_r+0x46>
 8009426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800942a:	059a      	lsls	r2, r3, #22
 800942c:	d4ee      	bmi.n	800940c <__smakebuf_r+0x18>
 800942e:	f023 0303 	bic.w	r3, r3, #3
 8009432:	f043 0302 	orr.w	r3, r3, #2
 8009436:	81a3      	strh	r3, [r4, #12]
 8009438:	e7e2      	b.n	8009400 <__smakebuf_r+0xc>
 800943a:	89a3      	ldrh	r3, [r4, #12]
 800943c:	6020      	str	r0, [r4, #0]
 800943e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009442:	81a3      	strh	r3, [r4, #12]
 8009444:	9b01      	ldr	r3, [sp, #4]
 8009446:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800944a:	b15b      	cbz	r3, 8009464 <__smakebuf_r+0x70>
 800944c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009450:	4630      	mov	r0, r6
 8009452:	f000 f81d 	bl	8009490 <_isatty_r>
 8009456:	b128      	cbz	r0, 8009464 <__smakebuf_r+0x70>
 8009458:	89a3      	ldrh	r3, [r4, #12]
 800945a:	f023 0303 	bic.w	r3, r3, #3
 800945e:	f043 0301 	orr.w	r3, r3, #1
 8009462:	81a3      	strh	r3, [r4, #12]
 8009464:	89a3      	ldrh	r3, [r4, #12]
 8009466:	431d      	orrs	r5, r3
 8009468:	81a5      	strh	r5, [r4, #12]
 800946a:	e7cf      	b.n	800940c <__smakebuf_r+0x18>

0800946c <_fstat_r>:
 800946c:	b538      	push	{r3, r4, r5, lr}
 800946e:	4d07      	ldr	r5, [pc, #28]	@ (800948c <_fstat_r+0x20>)
 8009470:	2300      	movs	r3, #0
 8009472:	4604      	mov	r4, r0
 8009474:	4608      	mov	r0, r1
 8009476:	4611      	mov	r1, r2
 8009478:	602b      	str	r3, [r5, #0]
 800947a:	f7f8 ffe5 	bl	8002448 <_fstat>
 800947e:	1c43      	adds	r3, r0, #1
 8009480:	d102      	bne.n	8009488 <_fstat_r+0x1c>
 8009482:	682b      	ldr	r3, [r5, #0]
 8009484:	b103      	cbz	r3, 8009488 <_fstat_r+0x1c>
 8009486:	6023      	str	r3, [r4, #0]
 8009488:	bd38      	pop	{r3, r4, r5, pc}
 800948a:	bf00      	nop
 800948c:	200004a0 	.word	0x200004a0

08009490 <_isatty_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d06      	ldr	r5, [pc, #24]	@ (80094ac <_isatty_r+0x1c>)
 8009494:	2300      	movs	r3, #0
 8009496:	4604      	mov	r4, r0
 8009498:	4608      	mov	r0, r1
 800949a:	602b      	str	r3, [r5, #0]
 800949c:	f7f8 ffe4 	bl	8002468 <_isatty>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d102      	bne.n	80094aa <_isatty_r+0x1a>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b103      	cbz	r3, 80094aa <_isatty_r+0x1a>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	200004a0 	.word	0x200004a0

080094b0 <_init>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	bf00      	nop
 80094b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094b6:	bc08      	pop	{r3}
 80094b8:	469e      	mov	lr, r3
 80094ba:	4770      	bx	lr

080094bc <_fini>:
 80094bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094be:	bf00      	nop
 80094c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094c2:	bc08      	pop	{r3}
 80094c4:	469e      	mov	lr, r3
 80094c6:	4770      	bx	lr
