\hypertarget{group__USB__Peripheral__Access__Layer}{}\section{U\+SB Peripheral Access Layer}
\label{group__USB__Peripheral__Access__Layer}\index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__USB__Register__Accessor__Macros}{U\+S\+B -\/ Register accessor macros}
\item 
\hyperlink{group__USB__Register__Masks}{U\+S\+B Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structUSB__Type}{U\+S\+B\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}~(0x40072000u)
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0}~((\hyperlink{structUSB__Type}{U\+S\+B\+\_\+\+Type} $\ast$)\hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+S\+B0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0})\hypertarget{group__USB__Peripheral__Access__Layer_ga598ff5eb20a0551af232710b3f27640a}{}\label{group__USB__Peripheral__Access__Layer_ga598ff5eb20a0551af232710b3f27640a}

\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0} \}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}{U\+S\+B\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{U\+S\+B0\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}~(0x40072000u)
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0}~((\hyperlink{structUSB__Type}{U\+S\+B\+\_\+\+Type} $\ast$)\hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+S\+B0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0})\hypertarget{group__USB__Peripheral__Access__Layer_ga598ff5eb20a0551af232710b3f27640a}{}\label{group__USB__Peripheral__Access__Layer_ga598ff5eb20a0551af232710b3f27640a}

\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0} \}
\item 
\#define \hyperlink{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}{U\+S\+B\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{U\+S\+B0\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structUSB__Type}{U\+S\+B\+\_\+\+Type} $\ast$ {\bfseries U\+S\+B\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__USB__Peripheral__Access__Layer_ga4ab4b0ab333d718cb18197e03772f425}{}\label{group__USB__Peripheral__Access__Layer_ga4ab4b0ab333d718cb18197e03772f425}

\item 
typedef struct \hyperlink{structUSB__Type}{U\+S\+B\+\_\+\+Type} $\ast$ {\bfseries U\+S\+B\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__USB__Peripheral__Access__Layer_ga4ab4b0ab333d718cb18197e03772f425}{}\label{group__USB__Peripheral__Access__Layer_ga4ab4b0ab333d718cb18197e03772f425}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B0@{U\+S\+B0}}
\index{U\+S\+B0@{U\+S\+B0}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B0}{USB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B0~(({\bf U\+S\+B\+\_\+\+Type} $\ast$){\bf U\+S\+B0\+\_\+\+B\+A\+SE})}\hypertarget{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{}\label{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}
Peripheral U\+S\+B0 base pointer \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B0@{U\+S\+B0}}
\index{U\+S\+B0@{U\+S\+B0}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B0}{USB0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B0~(({\bf U\+S\+B\+\_\+\+Type} $\ast$){\bf U\+S\+B0\+\_\+\+B\+A\+SE})}\hypertarget{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}{}\label{group__USB__Peripheral__Access__Layer_gaea56c015ce8ad0cc88464060fde6d87c}
Peripheral U\+S\+B0 base pointer \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B0\+\_\+\+B\+A\+SE@{U\+S\+B0\+\_\+\+B\+A\+SE}}
\index{U\+S\+B0\+\_\+\+B\+A\+SE@{U\+S\+B0\+\_\+\+B\+A\+SE}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B0\+\_\+\+B\+A\+SE}{USB0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B0\+\_\+\+B\+A\+SE~(0x40072000u)}\hypertarget{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{}\label{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}
Peripheral U\+S\+B0 base address \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B0\+\_\+\+B\+A\+SE@{U\+S\+B0\+\_\+\+B\+A\+SE}}
\index{U\+S\+B0\+\_\+\+B\+A\+SE@{U\+S\+B0\+\_\+\+B\+A\+SE}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B0\+\_\+\+B\+A\+SE}{USB0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B0\+\_\+\+B\+A\+SE~(0x40072000u)}\hypertarget{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}{}\label{group__USB__Peripheral__Access__Layer_gaa47acf4992407a85e79d911ca1055d17}
Peripheral U\+S\+B0 base address \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{USB_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf U\+S\+B0\+\_\+\+B\+A\+SE} \}}\hypertarget{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}{}\label{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}
Array initializer of U\+SB peripheral base addresses \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{USB_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf U\+S\+B0\+\_\+\+B\+A\+SE} \}}\hypertarget{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}{}\label{group__USB__Peripheral__Access__Layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}
Array initializer of U\+SB peripheral base addresses \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{USB_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf U\+S\+B0} \}}\hypertarget{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}{}\label{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}
Array initializer of U\+SB peripheral base pointers \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{USB_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf U\+S\+B0} \}}\hypertarget{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}{}\label{group__USB__Peripheral__Access__Layer_gabb481a231c7c57907377d7ee985f826c}
Array initializer of U\+SB peripheral base pointers \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+I\+R\+QS@{U\+S\+B\+\_\+\+I\+R\+QS}}
\index{U\+S\+B\+\_\+\+I\+R\+QS@{U\+S\+B\+\_\+\+I\+R\+QS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+I\+R\+QS}{USB_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+I\+R\+QS~\{ {\bf U\+S\+B0\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}{}\label{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}
Interrupt vectors for the U\+SB peripheral type \index{U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}!U\+S\+B\+\_\+\+I\+R\+QS@{U\+S\+B\+\_\+\+I\+R\+QS}}
\index{U\+S\+B\+\_\+\+I\+R\+QS@{U\+S\+B\+\_\+\+I\+R\+QS}!U\+S\+B Peripheral Access Layer@{U\+S\+B Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+I\+R\+QS}{USB_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+I\+R\+QS~\{ {\bf U\+S\+B0\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}{}\label{group__USB__Peripheral__Access__Layer_ga17e92a5c4b8217467adbbc5ab517c72f}
Interrupt vectors for the U\+SB peripheral type 