Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1835
design__instance__area,13865.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,21
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003792866482399404
power__switching__total,0.0001836934097809717
power__leakage__total,1.4370309386890767E-8
power__total,0.000562994449865073
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25911315493307074
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.257721823399261
timing__hold__ws__corner:nom_tt_025C_1v80,0.3032683079390163
timing__setup__ws__corner:nom_tt_025C_1v80,13.404956635242543
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.303268
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.404957
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,140
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2615414903123601
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2612266310536716
timing__hold__ws__corner:nom_ss_100C_1v60,0.8291603194289368
timing__setup__ws__corner:nom_ss_100C_1v60,7.531218528645809
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.829160
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.531219
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25747926741709604
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2562208850942452
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11696538513249236
timing__setup__ws__corner:nom_ff_n40C_1v95,14.43167493024191
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116965
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.968058
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,196
design__max_fanout_violation__count,7
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2561415596568922
clock__skew__worst_setup,0.2551827710257095
timing__hold__ws,0.11399087552079176
timing__setup__ws,7.286373488583965
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113991
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.286374
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1835
design__instance__area__stdcell,13865.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.840692
design__instance__utilization__stdcell,0.840692
design__instance__count__class:buffer,2
design__instance__count__class:inverter,35
design__instance__count__class:sequential_cell,103
design__instance__count__class:multi_input_combinational_cell,1228
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,760
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46147.5
design__violations,0
design__instance__count__class:timing_repair_buffer,211
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,75
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,15
design__instance__count__class:antenna_cell,15
route__net,1607
route__net__special,2
route__drc_errors__iter:1,3261
route__wirelength__iter:1,62008
route__drc_errors__iter:2,3157
route__wirelength__iter:2,60810
route__drc_errors__iter:3,2962
route__wirelength__iter:3,59973
route__drc_errors__iter:4,2386
route__wirelength__iter:4,60141
route__drc_errors__iter:5,2296
route__wirelength__iter:5,60069
route__drc_errors__iter:6,2012
route__wirelength__iter:6,60141
route__drc_errors__iter:7,1703
route__wirelength__iter:7,60131
route__drc_errors__iter:8,1489
route__wirelength__iter:8,60196
route__drc_errors__iter:9,1444
route__wirelength__iter:9,60015
route__drc_errors__iter:10,1048
route__wirelength__iter:10,59968
route__drc_errors__iter:11,722
route__wirelength__iter:11,60124
route__drc_errors__iter:12,399
route__wirelength__iter:12,60171
route__drc_errors__iter:13,398
route__wirelength__iter:13,60171
route__drc_errors__iter:14,398
route__wirelength__iter:14,60171
route__drc_errors__iter:15,327
route__wirelength__iter:15,60040
route__drc_errors__iter:16,326
route__wirelength__iter:16,60040
route__drc_errors__iter:17,326
route__wirelength__iter:17,60040
route__drc_errors__iter:18,434
route__wirelength__iter:18,60062
route__drc_errors__iter:19,202
route__wirelength__iter:19,60089
route__drc_errors__iter:20,172
route__wirelength__iter:20,60175
route__drc_errors__iter:21,142
route__wirelength__iter:21,60195
route__drc_errors__iter:22,103
route__wirelength__iter:22,60257
route__drc_errors__iter:23,88
route__wirelength__iter:23,60293
route__drc_errors__iter:24,88
route__wirelength__iter:24,60294
route__drc_errors__iter:25,64
route__wirelength__iter:25,60296
route__drc_errors__iter:26,64
route__wirelength__iter:26,60296
route__drc_errors__iter:27,56
route__wirelength__iter:27,60386
route__drc_errors__iter:28,54
route__wirelength__iter:28,60388
route__drc_errors__iter:29,47
route__wirelength__iter:29,60413
route__drc_errors__iter:30,47
route__wirelength__iter:30,60413
route__drc_errors__iter:31,47
route__wirelength__iter:31,60413
route__drc_errors__iter:32,47
route__wirelength__iter:32,60413
route__drc_errors__iter:33,45
route__wirelength__iter:33,60410
route__drc_errors__iter:34,45
route__wirelength__iter:34,60410
route__drc_errors__iter:35,39
route__wirelength__iter:35,60453
route__drc_errors__iter:36,27
route__wirelength__iter:36,60572
route__drc_errors__iter:37,27
route__wirelength__iter:37,60572
route__drc_errors__iter:38,26
route__wirelength__iter:38,60566
route__drc_errors__iter:39,25
route__wirelength__iter:39,60542
route__drc_errors__iter:40,20
route__wirelength__iter:40,60541
route__drc_errors__iter:41,11
route__wirelength__iter:41,60543
route__drc_errors__iter:42,11
route__wirelength__iter:42,60543
route__drc_errors__iter:43,8
route__wirelength__iter:43,60635
route__drc_errors__iter:44,8
route__wirelength__iter:44,60635
route__drc_errors__iter:45,8
route__wirelength__iter:45,60635
route__drc_errors__iter:46,1
route__wirelength__iter:46,60697
route__drc_errors__iter:47,1
route__wirelength__iter:47,60697
route__drc_errors__iter:48,1
route__wirelength__iter:48,60697
route__drc_errors__iter:49,1
route__wirelength__iter:49,60697
route__drc_errors__iter:50,1
route__wirelength__iter:50,60697
route__drc_errors__iter:51,1
route__wirelength__iter:51,60697
route__drc_errors__iter:52,1
route__wirelength__iter:52,60697
route__drc_errors__iter:53,1
route__wirelength__iter:53,60697
route__drc_errors__iter:54,1
route__wirelength__iter:54,60777
route__drc_errors__iter:55,0
route__wirelength__iter:55,60775
route__drc_errors,0
route__wirelength,60775
route__vias,15463
route__vias__singlecut,15463
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,427.995
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,9
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25762037676751676
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2568723917390967
timing__hold__ws__corner:min_tt_025C_1v80,0.29854231043413165
timing__setup__ws__corner:min_tt_025C_1v80,13.547066962770558
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.298542
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.547067
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,84
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25970423768809814
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2600122135638393
timing__hold__ws__corner:min_ss_100C_1v60,0.8195267474383546
timing__setup__ws__corner:min_ss_100C_1v60,7.779558550888018
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.819527
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.779559
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2561415596568922
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2551827710257095
timing__hold__ws__corner:min_ff_n40C_1v95,0.11399087552079176
timing__setup__ws__corner:min_ff_n40C_1v95,14.50876260200313
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113991
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.993507
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,21
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.262527035319193
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26047784111353595
timing__hold__ws__corner:max_tt_025C_1v80,0.30953374073338447
timing__setup__ws__corner:max_tt_025C_1v80,13.265073859254137
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.309534
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.265074
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,196
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26561290030341284
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26387051623928814
timing__hold__ws__corner:max_ss_100C_1v60,0.8409898571131824
timing__setup__ws__corner:max_ss_100C_1v60,7.286373488583965
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.840990
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.286374
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26061470386076735
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2592498511468438
timing__hold__ws__corner:max_ff_n40C_1v95,0.11975304420386404
timing__setup__ws__corner:max_ff_n40C_1v95,14.374565944418459
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119753
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.944780
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000697843
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000770631
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000903474
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000770631
design_powergrid__voltage__worst,0.0000770631
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000770631
design_powergrid__drop__worst__net:VPWR,0.0000697843
design_powergrid__voltage__worst__net:VGND,0.0000770631
design_powergrid__drop__worst__net:VGND,0.0000770631
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000876000000000000083179123311349911773504572920501232147216796875
ir__drop__worst,0.000069800000000000002558890599413388144967029802501201629638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
