###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Mar  2 12:20:42 2023
#  Design:            minimips
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (3.852 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.948
            Slack:=          3.852
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.024    0.224  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.049   0.208    0.432  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.196   0.171    0.603  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.076   0.382    0.985  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.137   0.163    1.148  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.059   0.000    1.148  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 2: MET (4.104 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.696
            Slack:=          4.104
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.024    0.224  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.049   0.208    0.432  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.196   0.171    0.603  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     F     OR2X1           1  0.076   0.144    0.748  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.056   0.148    0.896  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.063   0.000    0.896  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 3: MET (4.212 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.588
            Slack:=          4.212
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.024    0.224  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.049   0.282    0.506  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.323   0.167    0.673  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.093   0.115    0.788  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.076   0.000    0.788  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)     151  0.000       -    5.000  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                               -      -      -     (net)         151      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 4: MET (4.375 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.425
            Slack:=          4.375
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.024    0.224  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.049   0.250    0.474  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.099   0.151    0.625  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.056   0.000    0.625  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 5: MET (4.445 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.355
            Slack:=          4.445
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.024    0.224  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.049   0.104    0.328  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.236   0.054    0.382  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.173   0.173    0.555  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.060   0.000    0.555  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 6: MET (9.112 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.560
            Slack:=          9.112
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.021   0.170    0.381  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.228   0.166    0.547  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.364   0.213    0.760  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.309   0.001    0.760  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.222 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.453
            Slack:=          9.222
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.006   0.192    0.395  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.266   0.134    0.529  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.306   0.125    0.653  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.200   0.000    0.653  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.232 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.443
            Slack:=          9.232
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          R     AND2X1          3  0.007   0.179    0.383  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          F     AN22X1          1  0.244   0.129    0.511  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          R     NO2X1           1  0.304   0.132    0.643  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.210   0.000    0.643  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 9: MET (9.232 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.443
            Slack:=          9.232
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.005   0.168    0.370  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.226   0.141    0.511  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.327   0.131    0.643  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.203   0.000    0.643  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 10: MET (9.246 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.429
            Slack:=          9.246
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          R     AND2X1          3  0.007   0.188    0.391  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          F     AN22X1          1  0.261   0.119    0.510  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          R     NO2X1           1  0.284   0.119    0.629  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.198   0.000    0.629  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 11: MET (9.246 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.429
            Slack:=          9.246
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.006   0.177    0.379  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.241   0.132    0.512  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.310   0.117    0.629  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.189   0.000    0.629  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.250 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.425
            Slack:=          9.250
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          R     AND2X1          3  0.009   0.180    0.384  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          F     AN22X1          1  0.246   0.121    0.505  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          R     NO2X1           1  0.291   0.121    0.625  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.198   0.000    0.625  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.256 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.419
            Slack:=          9.256
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.012   0.182    0.388  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.250   0.116    0.504  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.283   0.115    0.619  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.205   0.000    0.619  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 14: MET (9.258 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.418
            Slack:=          9.258
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.005   0.147    0.349  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.190   0.140    0.488  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.335   0.130    0.618  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.192   0.000    0.618  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.258 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.417
            Slack:=          9.258
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.007   0.169    0.373  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.229   0.122    0.495  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.298   0.122    0.617  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.199   0.000    0.617  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 16: MET (9.259 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.415
            Slack:=          9.259
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.005   0.152    0.354  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.198   0.110    0.464  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.286   0.152    0.615  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.238   0.001    0.615  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 17: MET (9.270 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.405
            Slack:=          9.270
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g2674/Q                   -      A->Q          R     AND2X1          3  0.021   0.171    0.381  
  n_224                     -      -             -     (net)           3      -       -        -  
  g2427/Q                   -      D->Q          F     AN22X1          1  0.228   0.075    0.456  
  n_276                     -      -             -     (net)           1      -       -        -  
  g2259/Q                   -      A->Q          R     NO2X1           1  0.335   0.149    0.605  
  n_303                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX1          1  0.225   0.000    0.605  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[18]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 18: MET (9.274 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.274
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         R     AND2X1          3  0.005   0.144    0.346  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         F     AN22X1          1  0.185   0.107    0.453  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         R     NO2X1           1  0.285   0.147    0.600  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.251   0.000    0.600  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.274 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.401
            Slack:=          9.274
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g2667/Q                   -      A->Q          R     AND2X1          3  0.007   0.189    0.392  
  n_212                     -      -             -     (net)           3      -       -        -  
  g2434/Q                   -      D->Q          F     AN22X1          1  0.261   0.073    0.465  
  n_270                     -      -             -     (net)           1      -       -        -  
  g2266/Q                   -      A->Q          R     NO2X1           1  0.326   0.136    0.601  
  n_302                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX1          1  0.203   0.000    0.601  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[24]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 20: MET (9.275 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.275
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g2663/Q                   -      A->Q          R     AND2X1          3  0.006   0.177    0.380  
  n_204                     -      -             -     (net)           3      -       -        -  
  g2438/Q                   -      D->Q          F     AN22X1          1  0.241   0.077    0.457  
  n_266                     -      -             -     (net)           1      -       -        -  
  g2270/Q                   -      A->Q          R     NO2X1           1  0.338   0.143    0.600  
  n_297                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.212   0.000    0.600  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[28]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 21: MET (9.279 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.396
            Slack:=          9.279
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          R     AND2X1          3  0.005   0.157    0.359  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          F     AN22X1          1  0.208   0.112    0.472  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          R     NO2X1           1  0.287   0.125    0.596  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.199   0.000    0.596  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.280 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.395
            Slack:=          9.280
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          R     AND2X1          3  0.005   0.162    0.364  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          F     AN22X1          1  0.215   0.111    0.476  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          R     NO2X1           1  0.284   0.119    0.595  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.192   0.000    0.595  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 23: MET (9.281 ns) Setup Check with Pin U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.394
            Slack:=          9.281
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[17]              -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]              -      -             -     (net)           2      -       -        -  
  g2675/Q                   -      A->Q          R     AND2X1          3  0.006   0.192    0.395  
  n_228                     -      -             -     (net)           3      -       -        -  
  g2426/Q                   -      D->Q          F     AN22X1          1  0.266   0.070    0.465  
  n_277                     -      -             -     (net)           1      -       -        -  
  g2258/Q                   -      A->Q          R     NO2X1           1  0.321   0.129    0.594  
  n_304                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX1          1  0.202   0.000    0.594  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[17]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 24: MET (9.282 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.393
            Slack:=          9.282
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          R     AND2X1          3  0.006   0.153    0.356  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          F     AN22X1          1  0.200   0.112    0.468  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          R     NO2X1           1  0.289   0.125    0.593  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.198   0.000    0.593  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.284 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.391
            Slack:=          9.284
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[5]                   -      ram_data[5]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[5]                   -      -            -     (net)           2      -       -        -  
  g2656/Q                       -      A->Q         R     AND2X1          3  0.004   0.159    0.360  
  n_196                         -      -            -     (net)           3      -       -        -  
  g2513/Q                       -      A->Q         F     AN22X1          1  0.210   0.111    0.471  
  n_197                         -      -            -     (net)           1      -       -        -  
  g2346/Q                       -      A->Q         R     NO2X1           1  0.284   0.120    0.591  
  n_257                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/D  -      D            R     DFRQX1          1  0.200   0.000    0.591  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.284 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.391
            Slack:=          9.284
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g2671/Q                   -      A->Q          R     AND2X1          3  0.012   0.182    0.388  
  n_220                     -      -             -     (net)           3      -       -        -  
  g2430/Q                   -      D->Q          F     AN22X1          1  0.250   0.066    0.453  
  n_274                     -      -             -     (net)           1      -       -        -  
  g2262/Q                   -      A->Q          R     NO2X1           1  0.313   0.137    0.591  
  n_291                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX1          1  0.215   0.000    0.591  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[20]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 27: MET (9.292 ns) Setup Check with Pin U2_ei_EI_instr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.383
            Slack:=          9.292
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[23]              -      ram_data[23]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[23]              -      -             -     (net)           2      -       -        -  
  g2668/Q                   -      A->Q          R     AND2X1          3  0.007   0.169    0.373  
  n_214                     -      -             -     (net)           3      -       -        -  
  g2433/Q                   -      D->Q          F     AN22X1          1  0.229   0.070    0.443  
  n_271                     -      -             -     (net)           1      -       -        -  
  g2265/Q                   -      A->Q          R     NO2X1           1  0.323   0.140    0.583  
  n_290                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[23]/D  -      D             R     DFRQX1          1  0.210   0.000    0.583  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[23]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 28: MET (9.292 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.382
            Slack:=          9.292
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          R     AND2X1          3  0.005   0.141    0.343  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          F     AN22X1          1  0.181   0.109    0.453  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          R     NO2X1           1  0.290   0.130    0.582  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.223   0.000    0.582  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.294 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.381
            Slack:=          9.294
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          R     AND2X1          3  0.005   0.155    0.357  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          F     AN22X1          1  0.203   0.108    0.465  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          R     NO2X1           1  0.282   0.116    0.581  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.195   0.000    0.581  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.295 ns) Setup Check with Pin U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.380
            Slack:=          9.295
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[22]              -      ram_data[22]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[22]              -      -             -     (net)           2      -       -        -  
  g2669/Q                   -      A->Q          R     AND2X1          3  0.009   0.180    0.384  
  n_216                     -      -             -     (net)           3      -       -        -  
  g2432/Q                   -      D->Q          F     AN22X1          1  0.246   0.069    0.454  
  n_272                     -      -             -     (net)           1      -       -        -  
  g2264/Q                   -      A->Q          R     NO2X1           1  0.321   0.126    0.580  
  n_289                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[22]/D  -      D             R     DFRQX1          1  0.191   0.000    0.580  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[22]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 31: MET (9.296 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.380
            Slack:=          9.296
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.002    0.203  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         R     AND2X1          3  0.006   0.149    0.352  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         F     AN22X1          1  0.194   0.109    0.461  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         R     NO2X1           1  0.287   0.118    0.580  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.197   0.000    0.580  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 32: MET (9.296 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.380
            Slack:=          9.296
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          R     AND2X1          3  0.020   0.148    0.358  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          F     AN22X1          1  0.191   0.105    0.463  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          R     NO2X1           1  0.281   0.116    0.580  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.196   0.000    0.580  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.296 ns) Setup Check with Pin U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.379
            Slack:=          9.296
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[21]              -      ram_data[21]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[21]              -      -             -     (net)           2      -       -        -  
  g2670/Q                   -      A->Q          R     AND2X1          3  0.007   0.179    0.383  
  n_218                     -      -             -     (net)           3      -       -        -  
  g2431/Q                   -      D->Q          F     AN22X1          1  0.244   0.070    0.453  
  n_273                     -      -             -     (net)           1      -       -        -  
  g2263/Q                   -      A->Q          R     NO2X1           1  0.322   0.127    0.579  
  n_288                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[21]/D  -      D             R     DFRQX1          1  0.191   0.000    0.579  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[21]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 34: MET (9.297 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.378
            Slack:=          9.297
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g2661/Q                       -      A->Q         R     AND2X1          3  0.004   0.149    0.351  
  n_527                         -      -            -     (net)           3      -       -        -  
  g2508/Q                       -      A->Q         F     AN22X1          1  0.194   0.110    0.460  
  n_528                         -      -            -     (net)           1      -       -        -  
  g2340/Q                       -      A->Q         R     NO2X1           1  0.286   0.118    0.578  
  n_537                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.193   0.000    0.578  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.301 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.374
            Slack:=          9.301
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          R     AND2X1          3  0.005   0.135    0.336  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          F     AN22X1          1  0.170   0.116    0.452  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          R     NO2X1           1  0.304   0.122    0.574  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.197   0.000    0.574  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 36: MET (9.303 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.372
            Slack:=          9.303
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g2662/Q                   -      A->Q          R     AND2X1          3  0.005   0.169    0.371  
  n_202                     -      -             -     (net)           3      -       -        -  
  g2439/Q                   -      D->Q          F     AN22X1          1  0.226   0.069    0.439  
  n_265                     -      -             -     (net)           1      -       -        -  
  g2271/Q                   -      A->Q          R     NO2X1           1  0.322   0.133    0.572  
  n_294                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.203   0.000    0.572  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[29]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 37: MET (9.304 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.371
            Slack:=          9.304
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         R     AND2X1          3  0.004   0.136    0.337  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         F     AN22X1          1  0.172   0.106    0.443  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         R     NO2X1           1  0.287   0.128    0.571  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.207   0.000    0.571  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 38: MET (9.306 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.368
            Slack:=          9.306
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         R     AND2X1          3  0.004   0.139    0.340  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         F     AN22X1          1  0.176   0.104    0.444  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         R     NO2X1           1  0.282   0.125    0.568  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.219   0.000    0.568  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 39: MET (9.308 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.367
            Slack:=          9.308
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[6]                   -      ram_data[6]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[6]                   -      -            -     (net)           2      -       -        -  
  g2677/Q                       -      A->Q         R     AND2X1          3  0.005   0.135    0.337  
  n_194                         -      -            -     (net)           3      -       -        -  
  g2514/Q                       -      A->Q         F     AN22X1          1  0.171   0.106    0.444  
  n_195                         -      -            -     (net)           1      -       -        -  
  g2347/Q                       -      A->Q         R     NO2X1           1  0.288   0.124    0.567  
  n_259                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/D  -      D            R     DFRQX1          1  0.204   0.000    0.567  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 40: MET (9.309 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.366
            Slack:=          9.309
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g2672/Q                       -      A->Q         R     AND2X1          3  0.004   0.137    0.338  
  n_531                         -      -            -     (net)           3      -       -        -  
  g2497/Q                       -      A->Q         F     AN22X1          1  0.174   0.106    0.444  
  n_532                         -      -            -     (net)           1      -       -        -  
  g2330/Q                       -      A->Q         R     NO2X1           1  0.287   0.122    0.566  
  n_538                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.199   0.000    0.566  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 41: MET (9.309 ns) Setup Check with Pin U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.366
            Slack:=          9.309
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[14]              -      ram_data[14]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[14]              -      -             -     (net)           2      -       -        -  
  g2983/Q                   -      A->Q          R     AND2X1          3  0.005   0.155    0.357  
  n_190                     -      -             -     (net)           3      -       -        -  
  g2423/Q                   -      D->Q          F     AN22X1          1  0.203   0.075    0.432  
  n_280                     -      -             -     (net)           1      -       -        -  
  g2255/Q                   -      A->Q          R     NO2X1           1  0.339   0.134    0.566  
  n_307                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[14]/D  -      D             R     DFRQX1          1  0.203   0.000    0.566  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[14]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 42: MET (9.310 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.365
            Slack:=          9.310
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          R     AND2X1          3  0.005   0.143    0.345  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          F     AN22X1          1  0.184   0.105    0.450  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          R     NO2X1           1  0.282   0.116    0.565  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.194   0.000    0.565  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 43: MET (9.310 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.366
            Slack:=          9.310
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          R     AND2X1          3  0.007   0.141    0.344  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          F     AN22X1          1  0.180   0.110    0.454  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          R     NO2X1           1  0.292   0.111    0.566  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.186   0.000    0.566  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 44: MET (9.310 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.365
            Slack:=          9.310
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g2980/Q                        -      A->Q          R     AND2X1          3  0.005   0.142    0.344  
  n_184                          -      -             -     (net)           3      -       -        -  
  g2975/Q                        -      A->Q          F     AN22X1          1  0.182   0.105    0.450  
  n_185                          -      -             -     (net)           1      -       -        -  
  g2968/Q                        -      A->Q          R     NO2X1           1  0.283   0.115    0.565  
  n_251                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.193   0.000    0.565  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 45: MET (9.311 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.365
            Slack:=          9.311
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g2658/Q                       -      A->Q         R     AND2X1          3  0.004   0.138    0.339  
  n_525                         -      -            -     (net)           3      -       -        -  
  g2511/Q                       -      A->Q         F     AN22X1          1  0.176   0.104    0.443  
  n_526                         -      -            -     (net)           1      -       -        -  
  g2344/Q                       -      A->Q         R     NO2X1           1  0.283   0.121    0.565  
  n_535                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.199   0.000    0.565  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 46: MET (9.311 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.364
            Slack:=          9.311
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          R     AND2X1          3  0.005   0.138    0.340  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          F     AN22X1          1  0.175   0.107    0.447  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          R     NO2X1           1  0.288   0.117    0.564  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.192   0.000    0.564  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 47: MET (9.313 ns) Setup Check with Pin U2_ei_EI_instr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.362
            Slack:=          9.313
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[30]              -      ram_data[30]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[30]              -      -             -     (net)           2      -       -        -  
  g2660/Q                   -      A->Q          R     AND2X1          3  0.005   0.158    0.360  
  n_200                     -      -             -     (net)           3      -       -        -  
  g2441/Q                   -      D->Q          F     AN22X1          1  0.208   0.074    0.434  
  n_264                     -      -             -     (net)           1      -       -        -  
  g2273/Q                   -      A->Q          R     NO2X1           1  0.335   0.129    0.562  
  n_295                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[30]/D  -      D             R     DFRQX1          1  0.194   0.000    0.562  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[30]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 48: MET (9.316 ns) Setup Check with Pin U2_ei_EI_instr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.359
            Slack:=          9.316
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[27]              -      ram_data[27]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[27]              -      -             -     (net)           2      -       -        -  
  g2664/Q                   -      A->Q          R     AND2X1          3  0.005   0.162    0.364  
  n_180                     -      -             -     (net)           3      -       -        -  
  g2437/Q                   -      D->Q          F     AN22X1          1  0.215   0.068    0.432  
  n_267                     -      -             -     (net)           1      -       -        -  
  g2269/Q                   -      A->Q          R     NO2X1           1  0.321   0.127    0.559  
  n_293                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[27]/D  -      D             R     DFRQX1          1  0.196   0.000    0.559  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[27]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 49: MET (9.317 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.358
            Slack:=          9.317
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[4]                   -      ram_data[4]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[4]                   -      -            -     (net)           2      -       -        -  
  g2657/Q                       -      A->Q         R     AND2X1          3  0.005   0.134    0.336  
  n_523                         -      -            -     (net)           3      -       -        -  
  g2512/Q                       -      A->Q         F     AN22X1          1  0.169   0.106    0.441  
  n_524                         -      -            -     (net)           1      -       -        -  
  g2345/Q                       -      A->Q         R     NO2X1           1  0.287   0.117    0.558  
  n_536                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/D  -      D            R     DFRQX1          1  0.192   0.000    0.558  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 50: MET (9.318 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.123
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.358
            Slack:=          9.318
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[17]                     -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]                     -      -             -     (net)           2      -       -        -  
  g2675/Q                          -      A->Q          R     AND2X1          3  0.006   0.192    0.394  
  n_228                            -      -             -     (net)           3      -       -        -  
  g2587/Q                          -      A->Q          R     AND2X1          1  0.266   0.164    0.558  
  n_155                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[17]/D  -      D             R     DFRQX1          1  0.157   0.001    0.558  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[17]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------

