#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556f1f3f06e0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x556f1f41fc50_0 .var "clk", 0 0;
v0x556f1f41fcf0_0 .var "reset", 0 0;
S_0x556f1f3f0380 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x556f1f3f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x556f1f41f390_0 .net "clk", 0 0, v0x556f1f41fc50_0;  1 drivers
v0x556f1f41f450_0 .net "op_alu", 2 0, v0x556f1f41e920_0;  1 drivers
v0x556f1f41f510_0 .net "opcode", 5 0, L_0x556f1f431870;  1 drivers
v0x556f1f41f600_0 .net "pop", 0 0, v0x556f1f41eb10_0;  1 drivers
v0x556f1f41f6a0_0 .net "push", 0 0, v0x556f1f41ec00_0;  1 drivers
v0x556f1f41f790_0 .net "reset", 0 0, v0x556f1f41fcf0_0;  1 drivers
v0x556f1f41f830_0 .net "s_inc", 0 0, v0x556f1f41ecf0_0;  1 drivers
v0x556f1f41f8d0_0 .net "s_inm", 0 0, v0x556f1f41ee30_0;  1 drivers
v0x556f1f41f970_0 .net "s_pila", 0 0, v0x556f1f41ef20_0;  1 drivers
v0x556f1f41fa10_0 .net "we3", 0 0, v0x556f1f41f010_0;  1 drivers
v0x556f1f41fab0_0 .net "wez", 0 0, v0x556f1f41f100_0;  1 drivers
v0x556f1f41fb50_0 .net "z", 0 0, v0x556f1f419da0_0;  1 drivers
S_0x556f1f3f0070 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x556f1f3f0380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "s_pila"
    .port_info 7 /INPUT 1 "push"
    .port_info 8 /INPUT 1 "pop"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x556f1f41d2a0_0 .net "alu_to_mux", 7 0, v0x556f1f417c80_0;  1 drivers
v0x556f1f41d3b0_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f41d470_0 .net "mux_to_mux", 9 0, L_0x556f1f41fdb0;  1 drivers
v0x556f1f41d560_0 .net "mux_to_pc", 9 0, L_0x556f1f4316b0;  1 drivers
v0x556f1f41d650_0 .net "op_alu", 2 0, v0x556f1f41e920_0;  alias, 1 drivers
v0x556f1f41d760_0 .net "opcode", 5 0, L_0x556f1f431870;  alias, 1 drivers
v0x556f1f41d820_0 .net "pc_to_mem", 9 0, v0x556f1f41c1b0_0;  1 drivers
v0x556f1f41d8e0_0 .net "pila_to_mux", 9 0, v0x556f1f41c8b0_0;  1 drivers
v0x556f1f41d9a0_0 .net "pop", 0 0, v0x556f1f41eb10_0;  alias, 1 drivers
v0x556f1f41da40_0 .net "push", 0 0, v0x556f1f41ec00_0;  alias, 1 drivers
v0x556f1f41dae0_0 .net "rd1", 7 0, L_0x556f1f430660;  1 drivers
v0x556f1f41db80_0 .net "rd2", 7 0, L_0x556f1f430d70;  1 drivers
v0x556f1f41dc70_0 .net "reset", 0 0, v0x556f1f41fcf0_0;  alias, 1 drivers
v0x556f1f41dd10_0 .net "s_inc", 0 0, v0x556f1f41ecf0_0;  alias, 1 drivers
v0x556f1f41ddb0_0 .net "s_inm", 0 0, v0x556f1f41ee30_0;  alias, 1 drivers
v0x556f1f41de50_0 .net "s_pila", 0 0, v0x556f1f41ef20_0;  alias, 1 drivers
v0x556f1f41def0_0 .net "sal_mem_pro", 15 0, L_0x556f1f3ca4e0;  1 drivers
v0x556f1f41dfc0_0 .net "sum_to_mux", 9 0, L_0x556f1f431510;  1 drivers
v0x556f1f41e0b0_0 .net "wd3", 7 0, L_0x556f1f431130;  1 drivers
v0x556f1f41e1a0_0 .net "we3", 0 0, v0x556f1f41f010_0;  alias, 1 drivers
v0x556f1f41e240_0 .net "wez", 0 0, v0x556f1f41f100_0;  alias, 1 drivers
v0x556f1f41e2e0_0 .net "z", 0 0, v0x556f1f419da0_0;  alias, 1 drivers
v0x556f1f41e3b0_0 .net "zalu", 0 0, L_0x556f1f4314a0;  1 drivers
L_0x556f1f41ff00 .part L_0x556f1f3ca4e0, 0, 10;
L_0x556f1f430ec0 .part L_0x556f1f3ca4e0, 8, 4;
L_0x556f1f430ff0 .part L_0x556f1f3ca4e0, 4, 4;
L_0x556f1f431090 .part L_0x556f1f3ca4e0, 0, 4;
L_0x556f1f431260 .part L_0x556f1f3ca4e0, 4, 8;
L_0x556f1f431870 .part L_0x556f1f3ca4e0, 10, 6;
S_0x556f1f3c5970 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x556f1f4314a0 .functor NOT 1, L_0x556f1f431400, C4<0>, C4<0>, C4<0>;
v0x556f1f3e99c0_0 .net *"_s3", 0 0, L_0x556f1f431400;  1 drivers
v0x556f1f3e9a90_0 .net "a", 7 0, L_0x556f1f430660;  alias, 1 drivers
v0x556f1f417ae0_0 .net "b", 7 0, L_0x556f1f430d70;  alias, 1 drivers
v0x556f1f417ba0_0 .net "op_alu", 2 0, v0x556f1f41e920_0;  alias, 1 drivers
v0x556f1f417c80_0 .var "s", 7 0;
v0x556f1f417db0_0 .net "y", 7 0, v0x556f1f417c80_0;  alias, 1 drivers
v0x556f1f417e90_0 .net "zero", 0 0, L_0x556f1f4314a0;  alias, 1 drivers
E_0x556f1f3d39c0 .event edge, v0x556f1f417ba0_0, v0x556f1f417ae0_0, v0x556f1f3e9a90_0;
L_0x556f1f431400 .reduce/or v0x556f1f417c80_0;
S_0x556f1f417ff0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x556f1f418320_0 .net *"_s0", 31 0, L_0x556f1f4201a0;  1 drivers
v0x556f1f418420_0 .net *"_s10", 5 0, L_0x556f1f430480;  1 drivers
L_0x7fd333e440f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f1f418500_0 .net *"_s13", 1 0, L_0x7fd333e440f0;  1 drivers
L_0x7fd333e44138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f4185c0_0 .net/2u *"_s14", 7 0, L_0x7fd333e44138;  1 drivers
v0x556f1f4186a0_0 .net *"_s18", 31 0, L_0x556f1f4307f0;  1 drivers
L_0x7fd333e44180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f4187d0_0 .net *"_s21", 27 0, L_0x7fd333e44180;  1 drivers
L_0x7fd333e441c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f4188b0_0 .net/2u *"_s22", 31 0, L_0x7fd333e441c8;  1 drivers
v0x556f1f418990_0 .net *"_s24", 0 0, L_0x556f1f430920;  1 drivers
v0x556f1f418a50_0 .net *"_s26", 7 0, L_0x556f1f430a60;  1 drivers
v0x556f1f418b30_0 .net *"_s28", 5 0, L_0x556f1f430b50;  1 drivers
L_0x7fd333e44060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f418c10_0 .net *"_s3", 27 0, L_0x7fd333e44060;  1 drivers
L_0x7fd333e44210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f1f418cf0_0 .net *"_s31", 1 0, L_0x7fd333e44210;  1 drivers
L_0x7fd333e44258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f418dd0_0 .net/2u *"_s32", 7 0, L_0x7fd333e44258;  1 drivers
L_0x7fd333e440a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f1f418eb0_0 .net/2u *"_s4", 31 0, L_0x7fd333e440a8;  1 drivers
v0x556f1f418f90_0 .net *"_s6", 0 0, L_0x556f1f4302a0;  1 drivers
v0x556f1f419050_0 .net *"_s8", 7 0, L_0x556f1f4303e0;  1 drivers
v0x556f1f419130_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f4191f0_0 .net "ra1", 3 0, L_0x556f1f430ec0;  1 drivers
v0x556f1f4192d0_0 .net "ra2", 3 0, L_0x556f1f430ff0;  1 drivers
v0x556f1f4193b0_0 .net "rd1", 7 0, L_0x556f1f430660;  alias, 1 drivers
v0x556f1f419470_0 .net "rd2", 7 0, L_0x556f1f430d70;  alias, 1 drivers
v0x556f1f419510 .array "regb", 15 0, 7 0;
v0x556f1f4195b0_0 .net "wa3", 3 0, L_0x556f1f431090;  1 drivers
v0x556f1f419690_0 .net "wd3", 7 0, L_0x556f1f431130;  alias, 1 drivers
v0x556f1f419770_0 .net "we3", 0 0, v0x556f1f41f010_0;  alias, 1 drivers
E_0x556f1f3fa850 .event posedge, v0x556f1f419130_0;
L_0x556f1f4201a0 .concat [ 4 28 0 0], L_0x556f1f430ec0, L_0x7fd333e44060;
L_0x556f1f4302a0 .cmp/ne 32, L_0x556f1f4201a0, L_0x7fd333e440a8;
L_0x556f1f4303e0 .array/port v0x556f1f419510, L_0x556f1f430480;
L_0x556f1f430480 .concat [ 4 2 0 0], L_0x556f1f430ec0, L_0x7fd333e440f0;
L_0x556f1f430660 .functor MUXZ 8, L_0x7fd333e44138, L_0x556f1f4303e0, L_0x556f1f4302a0, C4<>;
L_0x556f1f4307f0 .concat [ 4 28 0 0], L_0x556f1f430ff0, L_0x7fd333e44180;
L_0x556f1f430920 .cmp/ne 32, L_0x556f1f4307f0, L_0x7fd333e441c8;
L_0x556f1f430a60 .array/port v0x556f1f419510, L_0x556f1f430b50;
L_0x556f1f430b50 .concat [ 4 2 0 0], L_0x556f1f430ff0, L_0x7fd333e44210;
L_0x556f1f430d70 .functor MUXZ 8, L_0x7fd333e44258, L_0x556f1f430a60, L_0x556f1f430920, C4<>;
S_0x556f1f419930 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x556f1f419ad0_0 .net "carga", 0 0, v0x556f1f41f100_0;  alias, 1 drivers
v0x556f1f419bb0_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f419ca0_0 .net "d", 0 0, L_0x556f1f4314a0;  alias, 1 drivers
v0x556f1f419da0_0 .var "q", 0 0;
v0x556f1f419e40_0 .net "reset", 0 0, v0x556f1f41fcf0_0;  alias, 1 drivers
E_0x556f1f3fa660 .event posedge, v0x556f1f419e40_0, v0x556f1f419130_0;
S_0x556f1f419f90 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x556f1f3ca4e0 .functor BUFZ 16, L_0x556f1f41ffa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x556f1f41a1d0_0 .net *"_s0", 15 0, L_0x556f1f41ffa0;  1 drivers
v0x556f1f41a2d0_0 .net *"_s2", 11 0, L_0x556f1f420060;  1 drivers
L_0x7fd333e44018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f1f41a3b0_0 .net *"_s5", 1 0, L_0x7fd333e44018;  1 drivers
v0x556f1f41a470_0 .net "a", 9 0, v0x556f1f41c1b0_0;  alias, 1 drivers
v0x556f1f41a550_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f41a690 .array "mem", 1023 0, 15 0;
v0x556f1f41a750_0 .net "rd", 15 0, L_0x556f1f3ca4e0;  alias, 1 drivers
L_0x556f1f41ffa0 .array/port v0x556f1f41a690, L_0x556f1f420060;
L_0x556f1f420060 .concat [ 10 2 0 0], v0x556f1f41c1b0_0, L_0x7fd333e44018;
S_0x556f1f41a8b0 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x556f1f41aad0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x556f1f41ab70_0 .net "d0", 9 0, L_0x556f1f41ff00;  1 drivers
v0x556f1f41ac50_0 .net "d1", 9 0, L_0x556f1f431510;  alias, 1 drivers
v0x556f1f41ad30_0 .net "s", 0 0, v0x556f1f41ecf0_0;  alias, 1 drivers
v0x556f1f41add0_0 .net "y", 9 0, L_0x556f1f41fdb0;  alias, 1 drivers
L_0x556f1f41fdb0 .functor MUXZ 10, L_0x556f1f41ff00, L_0x556f1f431510, v0x556f1f41ecf0_0, C4<>;
S_0x556f1f41af60 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x556f1f41b130 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x556f1f41b200_0 .net "d0", 7 0, v0x556f1f417c80_0;  alias, 1 drivers
v0x556f1f41b310_0 .net "d1", 7 0, L_0x556f1f431260;  1 drivers
v0x556f1f41b3d0_0 .net "s", 0 0, v0x556f1f41ee30_0;  alias, 1 drivers
v0x556f1f41b4a0_0 .net "y", 7 0, L_0x556f1f431130;  alias, 1 drivers
L_0x556f1f431130 .functor MUXZ 8, v0x556f1f417c80_0, L_0x556f1f431260, v0x556f1f41ee30_0, C4<>;
S_0x556f1f41b620 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x556f1f41b7f0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x556f1f41b8c0_0 .net "d0", 9 0, L_0x556f1f41fdb0;  alias, 1 drivers
v0x556f1f41b9d0_0 .net "d1", 9 0, v0x556f1f41c8b0_0;  alias, 1 drivers
v0x556f1f41ba90_0 .net "s", 0 0, v0x556f1f41ef20_0;  alias, 1 drivers
v0x556f1f41bb60_0 .net "y", 9 0, L_0x556f1f4316b0;  alias, 1 drivers
L_0x556f1f4316b0 .functor MUXZ 10, L_0x556f1f41fdb0, v0x556f1f41c8b0_0, v0x556f1f41ef20_0, C4<>;
S_0x556f1f41bcf0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x556f1f41bec0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x556f1f41c000_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f41c0c0_0 .net "d", 9 0, L_0x556f1f4316b0;  alias, 1 drivers
v0x556f1f41c1b0_0 .var "q", 9 0;
v0x556f1f41c2b0_0 .net "reset", 0 0, v0x556f1f41fcf0_0;  alias, 1 drivers
S_0x556f1f41c3d0 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x556f1f41c690_0 .net "clk", 0 0, v0x556f1f41fc50_0;  alias, 1 drivers
v0x556f1f41c750_0 .net "inpush", 9 0, v0x556f1f41c1b0_0;  alias, 1 drivers
v0x556f1f41c810 .array "mem", 7 0, 9 0;
v0x556f1f41c8b0_0 .var "outpop", 9 0;
v0x556f1f41c970_0 .net "pop", 0 0, v0x556f1f41eb10_0;  alias, 1 drivers
v0x556f1f41ca10_0 .net "push", 0 0, v0x556f1f41ec00_0;  alias, 1 drivers
v0x556f1f41cad0_0 .net "reset", 0 0, v0x556f1f41fcf0_0;  alias, 1 drivers
v0x556f1f41cbc0_0 .var "sp", 2 0;
E_0x556f1f3fa620/0 .event edge, v0x556f1f419e40_0, v0x556f1f41c970_0, v0x556f1f41ca10_0;
E_0x556f1f3fa620/1 .event posedge, v0x556f1f419130_0;
E_0x556f1f3fa620 .event/or E_0x556f1f3fa620/0, E_0x556f1f3fa620/1;
S_0x556f1f41cda0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x556f1f3f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x556f1f41cfe0_0 .net "a", 9 0, v0x556f1f41c1b0_0;  alias, 1 drivers
L_0x7fd333e442a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x556f1f41d0c0_0 .net "b", 9 0, L_0x7fd333e442a0;  1 drivers
v0x556f1f41d1a0_0 .net "y", 9 0, L_0x556f1f431510;  alias, 1 drivers
L_0x556f1f431510 .arith/sum 10, v0x556f1f41c1b0_0, L_0x7fd333e442a0;
S_0x556f1f41e610 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x556f1f3f0380;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x556f1f41e920_0 .var "op_alu", 2 0;
v0x556f1f41ea50_0 .net "opcode", 5 0, L_0x556f1f431870;  alias, 1 drivers
v0x556f1f41eb10_0 .var "pop", 0 0;
v0x556f1f41ec00_0 .var "push", 0 0;
v0x556f1f41ecf0_0 .var "s_inc", 0 0;
v0x556f1f41ee30_0 .var "s_inm", 0 0;
v0x556f1f41ef20_0 .var "s_pila", 0 0;
v0x556f1f41f010_0 .var "we3", 0 0;
v0x556f1f41f100_0 .var "wez", 0 0;
v0x556f1f41f1a0_0 .net "z", 0 0, v0x556f1f419da0_0;  alias, 1 drivers
E_0x556f1f3fa3d0 .event edge, v0x556f1f41d760_0;
    .scope S_0x556f1f41bcf0;
T_0 ;
    %wait E_0x556f1f3fa660;
    %load/vec4 v0x556f1f41c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x556f1f41c1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556f1f41c0c0_0;
    %assign/vec4 v0x556f1f41c1b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556f1f419f90;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x556f1f41a690 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x556f1f417ff0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x556f1f419510 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x556f1f417ff0;
T_3 ;
    %wait E_0x556f1f3fa850;
    %load/vec4 v0x556f1f419770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x556f1f419690_0;
    %load/vec4 v0x556f1f4195b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f1f419510, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556f1f3c5970;
T_4 ;
    %wait E_0x556f1f3d39c0;
    %load/vec4 v0x556f1f417ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %inv;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %load/vec4 v0x556f1f417ae0_0;
    %add;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %load/vec4 v0x556f1f417ae0_0;
    %sub;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %load/vec4 v0x556f1f417ae0_0;
    %and;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %load/vec4 v0x556f1f417ae0_0;
    %or;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x556f1f3e9a90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x556f1f417ae0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x556f1f417c80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556f1f419930;
T_5 ;
    %wait E_0x556f1f3fa660;
    %load/vec4 v0x556f1f419e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1f419da0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556f1f419ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556f1f419ca0_0;
    %assign/vec4 v0x556f1f419da0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556f1f41c3d0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f1f41cbc0_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x556f1f41c3d0;
T_7 ;
    %wait E_0x556f1f3fa620;
    %load/vec4 v0x556f1f41cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f1f41cbc0_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x556f1f41ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556f1f41c750_0;
    %load/vec4 v0x556f1f41cbc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x556f1f41c810, 4, 0;
    %load/vec4 v0x556f1f41cbc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556f1f41cbc0_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x556f1f41c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x556f1f41cbc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556f1f41c810, 4;
    %store/vec4 v0x556f1f41c8b0_0, 0, 10;
    %load/vec4 v0x556f1f41cbc0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x556f1f41cbc0_0, 0, 3;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556f1f41e610;
T_8 ;
    %wait E_0x556f1f3fa3d0;
    %load/vec4 v0x556f1f41ea50_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x556f1f41ea50_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x556f1f41e920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41f100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ee30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ee30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %load/vec4 v0x556f1f41f1a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
T_8.10 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %load/vec4 v0x556f1f41f1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
T_8.12 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ecf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f100_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41ec00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41f100_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556f1f3f06e0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41fc50_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41fc50_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556f1f3f06e0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1f41fcf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1f41fcf0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x556f1f3f06e0;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
