Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 15:52:26 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reaction_timer_top_control_sets_placed.rpt
| Design       : reaction_timer_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             207 |           58 |
| Yes          | No                    | No                     |              52 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                  Enable Signal                 |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                           | GAME_FSM/trigger_led1_out                      |                                                          |                1 |              1 |
|  GAME_FSM/ssd_cathode[7]                                 |                                                | GAME_FSM/ssd_cathode[0]_2                                |                1 |              1 |
|  DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]_0    |                                                | DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]       |                1 |              1 |
|  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]_0 |                                                | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]    |                1 |              1 |
|  DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]_0   |                                                | DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK/shift_reg_reg[1]      |                1 |              1 |
|  CLOCK_1kHZ_GENERATOR/CLK_BUFG                           |                                                |                                                          |                1 |              2 |
|  CLOCK_1HZ_GENERATOR/CLK                                 | GAME_FSM/E[0]                                  | GAME_FSM/SR[0]                                           |                1 |              4 |
|  CLOCK_1HZ_GENERATOR/CLK                                 | GAME_FSM/count_reg[0]_0[0]                     | GAME_FSM/SR[0]                                           |                1 |              4 |
|  GAME_FSM/ssd_cathode[0]_21[0]                           |                                                |                                                          |                3 |              5 |
| ~GAME_FSM/clear_display                                  |                                                |                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                           | DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/E[0]    |                                                          |                1 |              7 |
|  clk_IBUF_BUFG                                           | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/E[0] |                                                          |                2 |              7 |
|  clk_IBUF_BUFG                                           | DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK_EDGE/E[0]   |                                                          |                2 |              7 |
|  clk_IBUF_BUFG                                           |                                                | reset_IBUF                                               |                3 |             14 |
|  clk_IBUF_BUFG                                           | GAME_FSM/best_reaction_time[12]_i_2_n_0        | GAME_FSM/best_reaction_time[12]_i_1_n_0                  |                5 |             14 |
|  clk_IBUF_BUFG                                           | GAME_FSM/random_trigger_time[13]_i_1_n_0       |                                                          |                4 |             14 |
| ~GAME_FSM/display_data_type[0]                           |                                                | GAME_FSM/AR[0]                                           |                6 |             14 |
|  CLOCK_1kHZ_GENERATOR/CLK_BUFG                           | GAME_FSM/count_reg[0]                          | GAME_FSM/SR[0]                                           |                4 |             14 |
|  CLOCK_1kHZ_GENERATOR/CLK_BUFG                           | GAME_FSM/sel                                   | GAME_FSM/SR[0]                                           |                4 |             14 |
|  clk_IBUF_BUFG                                           | GAME_FSM/display_value[13]_i_1_n_0             |                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                           |                                                |                                                          |               14 |             21 |
|  clk_IBUF_BUFG                                           |                                                | DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0  |                9 |             35 |
|  clk_IBUF_BUFG                                           |                                                | DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1_n_0  |                9 |             35 |
|  clk_IBUF_BUFG                                           |                                                | DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__1_n_0 |                9 |             35 |
|  clk_IBUF_BUFG                                           |                                                | CLOCK_1kHZ_GENERATOR/clear                               |                9 |             35 |
|  clk_IBUF_BUFG                                           |                                                | CLOCK_1HZ_GENERATOR/counter[0]_i_1__3_n_0                |                9 |             35 |
+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     3 |
| 14     |                     6 |
| 16+    |                     7 |
+--------+-----------------------+


