
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
Options:	
Date:		Sat May  1 23:41:42 2021
Host:		cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB)
OS:		Red Hat Enterprise Linux Server release 6.0 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 16.11-s011 fill procedures
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog net.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/02 00:03:00, mem=498.2M)
#% End Load MMMC data ... (date=05/02 00:03:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.3M, current mem=498.3M)

Loading LEF file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun May  2 00:03:00 2021
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sun May  2 00:03:00 2021
Loading view definition file from Default.view
Reading max_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading min_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=12.1M, fe_cpu=1.72min, fe_real=21.33min, fe_mem=633.7M) ***
#% Begin Load netlist data ... (date=05/02 00:03:02, mem=571.1M)
*** Begin netlist parsing (mem=633.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 470 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'net.v'

*** Memory Usage v#1 (Current mem = 636.699M, initial mem = 233.340M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=636.7M) ***
#% End Load netlist data ... (date=05/02 00:03:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=571.1M, current mem=529.2M)
Top level cell is core.
Hooked 932 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 979 modules.
** info: there are 9518 stdCell insts.

*** Memory Usage v#1 (Current mem = 671.117M, initial mem = 233.340M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'timing.sdc' ...
Current (total cpu=0:01:44, real=0:21:22, peak res=671.6M, current mem=671.6M)
**WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing.sdc, Line 9).

**WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing.sdc, Line 10).

core
INFO (CTE): Reading of timing constraints file timing.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=679.9M, current mem=679.9M)
Current (total cpu=0:01:44, real=0:21:22, peak res=679.9M, current mem=679.9M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1022 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site tsm3site -r 1 0.699997 4.0 4.0 4.0 4.0
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

**WARN: (IMPPP-136):	The currently specified top spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
**WARN: (IMPPP-136):	The currently specified bottom spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
**WARN: (IMPPP-136):	The currently specified left spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
**WARN: (IMPPP-136):	The currently specified right spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via12 |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer Metal5 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 16 wires.
ViaGen created 128 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via12 |       32       |        0       |
|  Via23 |       32       |        0       |
|  Via34 |       32       |        0       |
|  Via45 |       32       |        0       |
| Metal5 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
*** Begin SPECIAL ROUTE on Sun May  2 00:22:53 2021 ***
SPECIAL ROUTE ran on directory: /home/student/Desktop/17BEC10731
SPECIAL ROUTE ran on machine: cad54 (Linux 2.6.32-71.el6.x86_64 x86_64 3.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1805.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 933 macros, 77 used
Read in 75 components
  75 core components: 75 unplaced, 0 placed, 0 fixed
Read in 166 logical pins
Read in 166 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 206
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 103
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1823.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 309 wires.
ViaGen created 206 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       309      |       NA       |
|  Via12 |       206      |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

AAE DB initialization (MEM=985.434 CPU=0:00:00.1 REAL=0:00:00.0) 
*summary: 117 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.3) ***
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.20908 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.20908 -from {0x16 0x19} -to 0x1a -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.20908 -from 0x1c -to 0x1d
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.20908 -from 0x20 -to 0x21
<CMD> setPathGroupOptions reg2reg_tmp.20908 -effortLevel high
Effort level <high> specified for reg2reg_tmp.20908 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1188.72)
Total number of fetched objects 9632
End delay calculation. (MEM=1245.16 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1147.79 CPU=0:00:02.5 REAL=0:00:02.0)
<CMD> reset_path_group -name reg2out_tmp.20908
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.20908
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.20908
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.20908
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#13 (mem=1133.5M)" ...
<CMD> setDelayCalMode -engine feDc
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:04.7 mem=1143.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.1 mem=1143.5M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=9432 (0 fixed + 9432 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9596 #term=37734 #term/net=3.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=166
stdCell: 9432 single + 0 double + 0 multi
Total standard cell length = 37.5863 (mm), area = 0.1894 (mm^2)
Estimated cell power/ground rail width = 0.945 um
Average module density = 0.702.
Density for the design = 0.702.
       = stdcell_area 56949 sites (189435 um^2) / alloc_area 81084 sites (269717 um^2).
Pin Density = 0.4620.
            = total # of pins 37734 / total area 81679.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 7.202e-09 (3.71e-09 3.49e-09)
              Est.  stn bbox = 7.785e-09 (3.98e-09 3.81e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1157.9M
Iteration  2: Total net bbox = 7.202e-09 (3.71e-09 3.49e-09)
              Est.  stn bbox = 7.785e-09 (3.98e-09 3.81e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1157.9M
Iteration  3: Total net bbox = 4.283e+02 (2.27e+02 2.02e+02)
              Est.  stn bbox = 5.730e+02 (3.02e+02 2.71e+02)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1176.9M
Active setup views:
    worst
Iteration  4: Total net bbox = 2.542e+05 (8.16e+04 1.73e+05)
              Est.  stn bbox = 3.363e+05 (1.14e+05 2.22e+05)
              cpu = 0:00:03.3 real = 0:00:04.0 mem = 1176.9M
Iteration  5: Total net bbox = 2.814e+05 (1.23e+05 1.59e+05)
              Est.  stn bbox = 3.828e+05 (1.68e+05 2.14e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1176.9M
Iteration  6: Total net bbox = 3.179e+05 (1.41e+05 1.77e+05)
              Est.  stn bbox = 4.357e+05 (1.93e+05 2.43e+05)
              cpu = 0:00:07.0 real = 0:00:08.0 mem = 1179.9M
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
Iteration  7: Total net bbox = 3.770e+05 (1.75e+05 2.02e+05)
              Est.  stn bbox = 4.990e+05 (2.29e+05 2.70e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1187.0M
Iteration  8: Total net bbox = 3.770e+05 (1.75e+05 2.02e+05)
              Est.  stn bbox = 4.990e+05 (2.29e+05 2.70e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1187.0M
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
Iteration  9: Total net bbox = 3.909e+05 (1.84e+05 2.07e+05)
              Est.  stn bbox = 5.142e+05 (2.39e+05 2.75e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 1188.5M
Iteration 10: Total net bbox = 3.909e+05 (1.84e+05 2.07e+05)
              Est.  stn bbox = 5.142e+05 (2.39e+05 2.75e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1188.5M
Iteration 11: Total net bbox = 4.070e+05 (1.91e+05 2.16e+05)
              Est.  stn bbox = 5.293e+05 (2.46e+05 2.83e+05)
              cpu = 0:00:13.6 real = 0:00:14.0 mem = 1188.5M
Iteration 12: Total net bbox = 4.070e+05 (1.91e+05 2.16e+05)
              Est.  stn bbox = 5.293e+05 (2.46e+05 2.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1188.5M
*** cost = 4.070e+05 (1.91e+05 2.16e+05) (cpu for global=0:00:45.4) real=0:00:47.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:34.2 real: 0:00:34.5
Core Placement runtime cpu: 0:00:35.4 real: 0:00:37.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:05 mem=1188.5M) ***
Total net bbox length = 4.070e+05 (1.911e+05 2.158e+05) (ext = 4.936e+04)
Density distribution unevenness ratio = 2.882%
Move report: Detail placement moves 9432 insts, mean move: 2.91 um, max move: 48.80 um
	Max move on inst (FE_DBTC18_rs1_val_17): (116.18, 375.58) --> (110.88, 332.08)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1188.5MB
Summary Report:
Instances move: 9432 (out of 9432 movable)
Instances flipped: 0
Mean displacement: 2.91 um
Max displacement: 48.80 um (Instance: FE_DBTC18_rs1_val_17) (116.18, 375.579) -> (110.88, 332.08)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
Total net bbox length = 3.957e+05 (1.786e+05 2.172e+05) (ext = 4.882e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1188.5MB
*** Finished refinePlace (0:03:08 mem=1188.5M) ***
*** End of Placement (cpu=0:00:56.7, real=0:00:58.0, mem=1188.5M) ***
default core: bins with density >  0.75 = 11.6 % ( 14 / 121 )
Density distribution unevenness ratio = 2.830%
*** Free Virtual Timing Model ...(mem=1188.5M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9533  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9533 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9533 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.57% H + 0.08% V. EstWL: 4.415191e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      73( 0.67%)       6( 0.06%)       0( 0.00%)   ( 0.73%) 
[NR-eGR] Layer3      13( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer4       9( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer5      22( 0.20%)       5( 0.05%)       1( 0.01%)   ( 0.26%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      117( 0.22%)      11( 0.02%)       1( 0.00%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37505
[NR-eGR] Layer2(Metal2)(V) length: 1.269041e+05um, number of vias: 50039
[NR-eGR] Layer3(Metal3)(H) length: 1.691724e+05um, number of vias: 8138
[NR-eGR] Layer4(Metal4)(V) length: 1.042289e+05um, number of vias: 2312
[NR-eGR] Layer5(Metal5)(H) length: 4.214834e+04um, number of vias: 502
[NR-eGR] Layer6(Metal6)(V) length: 2.258060e+04um, number of vias: 0
[NR-eGR] Total length: 4.650344e+05um, number of vias: 98496
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.157194e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 1: 3, real = 0: 1: 4, mem = 1146.8M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> saveDesign testcore.enc
#% Begin save design ... (date=05/02 00:31:13, mem=883.1M)
% Begin Save netlist data ... (date=05/02 00:31:13, mem=883.9M)
Writing Binary DB to testcore.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/02 00:31:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
% Begin Save AAE data ... (date=05/02 00:31:13, mem=886.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/02 00:31:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
% Begin Save clock tree data ... (date=05/02 00:31:13, mem=886.5M)
% End Save clock tree data ... (date=05/02 00:31:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
Saving preference file testcore.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/02 00:31:13, mem=887.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/02 00:31:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=887.3M, current mem=887.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/02 00:31:13, mem=887.3M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/02 00:31:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.4M, current mem=889.4M)
% Begin Save routing data ... (date=05/02 00:31:13, mem=889.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1156.8M) ***
% End Save routing data ... (date=05/02 00:31:14, total cpu=0:00:00.2, real=0:00:01.0, peak res=890.5M, current mem=890.5M)
Saving property file testcore.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1156.8M) ***
% Begin Save power constraints data ... (date=05/02 00:31:14, mem=892.7M)
% End Save power constraints data ... (date=05/02 00:31:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.8M, current mem=892.8M)
default_rc_corner
Generated self-contained design testcore.enc.dat
#% End save design ... (date=05/02 00:31:14, total cpu=0:00:00.7, real=0:00:01.0, peak res=892.8M, current mem=886.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1164.9M)
Extraction called for design 'core' of instances=9432 and nets=9825 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1164.930M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1180.77)
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 9632
End delay calculation. (MEM=1247.8 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1247.8 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:18 mem=1247.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.275  | 14.275  | 15.653  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.157   |     13 (13)      |
|   max_tran     |     23 (802)     |   -3.733   |     23 (802)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.723%
Routing Overflow: 0.08% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 6.22 sec
Total Real time: 6.0 sec
Total Memory Usage: 1181.027344 Mbytes
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 938.3M, totSessionCpu=0:03:28 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1203.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.275  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1239   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.157   |     13 (13)      |
|   max_tran     |     23 (802)     |   -3.733   |     23 (802)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.723%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 937.5M, totSessionCpu=0:03:29 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1197.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1197.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1268.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9533  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9533 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9533 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.63% H + 0.09% V. EstWL: 4.462466e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      77( 0.71%)       2( 0.02%)       0( 0.00%)   ( 0.73%) 
[NR-eGR] Layer3      19( 0.18%)       1( 0.01%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] Layer4      12( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer5      25( 0.23%)       4( 0.04%)       1( 0.01%)   ( 0.28%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      133( 0.25%)       7( 0.01%)       1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37505
[NR-eGR] Layer2(Metal2)(V) length: 1.263654e+05um, number of vias: 50157
[NR-eGR] Layer3(Metal3)(H) length: 1.718842e+05um, number of vias: 8244
[NR-eGR] Layer4(Metal4)(V) length: 1.051207e+05um, number of vias: 2434
[NR-eGR] Layer5(Metal5)(H) length: 4.428584e+04um, number of vias: 521
[NR-eGR] Layer6(Metal6)(V) length: 2.280460e+04um, number of vias: 0
[NR-eGR] Total length: 4.704607e+05um, number of vias: 98861
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.225724e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1265.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.52 seconds
Extraction called for design 'core' of instances=9432 and nets=9825 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1265.840M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1263.84)
Total number of fetched objects 9632
End delay calculation. (MEM=1306.07 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1306.07 CPU=0:00:03.1 REAL=0:00:03.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.72%|        -|   0.100|   0.000|   0:00:00.0| 1398.4M|
|    69.72%|        -|   0.100|   0.000|   0:00:00.0| 1398.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1398.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   108|  3667|    -4.75|    90|    90|    -0.19|     0|     0|     0|     0|    14.22|     0.00|       0|       0|       0|  69.72|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.23|     0.00|       5|       0|     160|  70.23| 0:00:11.0|  1400.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.23|     0.00|       0|       0|       0|  70.23| 0:00:00.0|  1400.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:11.5 real=0:00:11.0 mem=1400.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1011.0M, totSessionCpu=0:04:11 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
|   0.000|   0.000|    70.23%|   0:00:00.0| 1416.4M|     worst|       NA| NA                                      |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1416.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1416.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.23
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.23%|        -|   0.000|   0.000|   0:00:00.0| 1416.4M|
|    70.23%|        0|   0.000|   0.000|   0:00:00.0| 1416.4M|
|    70.23%|        0|   0.000|   0.000|   0:00:01.0| 1416.4M|
|    70.22%|        5|   0.000|   0.000|   0:00:00.0| 1416.4M|
|    70.22%|        0|   0.000|   0.000|   0:00:00.0| 1416.4M|
|    70.22%|        0|   0.000|   0.000|   0:00:00.0| 1416.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.22
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1282.85M, totSessionCpu=0:04:24).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0524
real setup target slack: 0.0524
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1282.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9538  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9538 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9538 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.58% H + 0.08% V. EstWL: 4.416602e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      71( 0.66%)       6( 0.06%)       0( 0.00%)   ( 0.71%) 
[NR-eGR] Layer3      12( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer4      11( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer5      23( 0.21%)       3( 0.03%)       2( 0.02%)   ( 0.26%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      117( 0.22%)       9( 0.02%)       2( 0.00%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1293.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:25 mem=1293.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 9437 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.937%
incr SKP is on..., with optDC mode
(cpu=0:00:00.5 mem=1293.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.7 mem=1293.0M) ***
Density distribution unevenness ratio = 7.342%
Move report: Timing Driven Placement moves 9417 insts, mean move: 26.90 um, max move: 140.88 um
	Max move on inst (core_alu_sub_42_28_Y_core_alu_add_41_29/g974): (182.82, 9.52) --> (232.98, 100.24)
	Runtime: CPU: 0:01:41 REAL: 0:01:41 MEM: 1352.5MB
Density distribution unevenness ratio = 6.762%
Move report: Detail placement moves 4395 insts, mean move: 3.50 um, max move: 27.06 um
	Max move on inst (crypto_fu/g24578): (52.80, 468.16) --> (25.74, 468.16)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1352.5MB
Summary Report:
Instances move: 9411 (out of 9437 movable)
Instances flipped: 11
Mean displacement: 26.87 um
Max displacement: 140.88 um (Instance: core_alu_sub_42_28_Y_core_alu_add_41_29/g974) (182.82, 9.52) -> (232.98, 100.24)
	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFX1
Runtime: CPU: 0:01:43 REAL: 0:01:43 MEM: 1352.5MB
*** Finished refinePlace (0:06:08 mem=1352.5M) ***
Density distribution unevenness ratio = 6.791%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9538  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9538 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9538 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.45% H + 0.04% V. EstWL: 4.566089e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      74( 0.68%)       2( 0.02%)   ( 0.70%) 
[NR-eGR] Layer3      10( 0.09%)       1( 0.01%)   ( 0.10%) 
[NR-eGR] Layer4       6( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer5      17( 0.16%)       5( 0.05%)   ( 0.20%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      107( 0.20%)       8( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37515
[NR-eGR] Layer2(Metal2)(V) length: 1.310064e+05um, number of vias: 51314
[NR-eGR] Layer3(Metal3)(H) length: 1.766699e+05um, number of vias: 8697
[NR-eGR] Layer4(Metal4)(V) length: 1.115534e+05um, number of vias: 2143
[NR-eGR] Layer5(Metal5)(H) length: 4.307873e+04um, number of vias: 419
[NR-eGR] Layer6(Metal6)(V) length: 1.826356e+04um, number of vias: 0
[NR-eGR] Total length: 4.805720e+05um, number of vias: 100088
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.127566e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1338.2M)
Extraction called for design 'core' of instances=9437 and nets=9830 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1338.219M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:42, real = 0:02:43, mem = 1014.8M, totSessionCpu=0:06:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1292.14)
Total number of fetched objects 9637
End delay calculation. (MEM=1349.17 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1349.17 CPU=0:00:02.0 REAL=0:00:02.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.22%|        -|   0.000|   0.000|   0:00:00.0| 1441.5M|
|    70.22%|        0|   0.000|   0.000|   0:00:00.0| 1441.5M|
|    70.22%|        0|   0.000|   0.000|   0:00:00.0| 1441.5M|
|    70.21%|        2|   0.000|   0.000|   0:00:01.0| 1441.5M|
|    70.21%|        0|   0.000|   0.000|   0:00:00.0| 1441.5M|
|    70.21%|        0|   0.000|   0.000|   0:00:00.0| 1441.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.21
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:06:15 mem=1457.5M) ***
Total net bbox length = 4.035e+05 (1.847e+05 2.188e+05) (ext = 5.327e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 9437 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1457.5MB
Summary Report:
Instances move: 0 (out of 9437 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.035e+05 (1.847e+05 2.188e+05) (ext = 5.327e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1457.5MB
*** Finished refinePlace (0:06:15 mem=1457.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1457.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1457.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1316.23M, totSessionCpu=0:06:15).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9538  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9538 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9538 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.45% H + 0.04% V. EstWL: 4.566139e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      73( 0.67%)       2( 0.02%)   ( 0.69%) 
[NR-eGR] Layer3      10( 0.09%)       1( 0.01%)   ( 0.10%) 
[NR-eGR] Layer4       6( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer5      17( 0.16%)       5( 0.05%)   ( 0.20%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      106( 0.20%)       8( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37515
[NR-eGR] Layer2(Metal2)(V) length: 1.309837e+05um, number of vias: 51315
[NR-eGR] Layer3(Metal3)(H) length: 1.766416e+05um, number of vias: 8698
[NR-eGR] Layer4(Metal4)(V) length: 1.115912e+05um, number of vias: 2144
[NR-eGR] Layer5(Metal5)(H) length: 4.309259e+04um, number of vias: 417
[NR-eGR] Layer6(Metal6)(V) length: 1.824732e+04um, number of vias: 0
[NR-eGR] Total length: 4.805564e+05um, number of vias: 100089
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.127638e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1312.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
Extraction called for design 'core' of instances=9437 and nets=9830 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1312.125M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1367.36)
Total number of fetched objects 9637
End delay calculation. (MEM=1351.62 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1351.62 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     9|     9|    -0.01|     0|     0|     0|     0|    17.13|     0.00|       0|       0|       0|  70.21|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    18.02|     0.00|       2|       0|       7|  70.25| 0:00:01.0|  1443.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    18.02|     0.00|       0|       0|       0|  70.25| 0:00:00.0|  1443.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1443.2M) ***

*** Starting refinePlace (0:06:22 mem=1459.2M) ***
Total net bbox length = 4.036e+05 (1.847e+05 2.189e+05) (ext = 5.327e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 9439 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1459.2MB
Summary Report:
Instances move: 0 (out of 9439 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.036e+05 (1.847e+05 2.189e+05) (ext = 5.327e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1459.2MB
*** Finished refinePlace (0:06:22 mem=1459.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1459.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1459.2M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.771%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1440.1M)

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1425.852M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9540  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9540 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9540 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.49% H + 0.05% V. EstWL: 4.566442e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      77( 0.71%)       1( 0.01%)   ( 0.72%) 
[NR-eGR] Layer3      11( 0.10%)       1( 0.01%)   ( 0.11%) 
[NR-eGR] Layer4       5( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer5      17( 0.16%)       4( 0.04%)   ( 0.19%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      110( 0.20%)       6( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1425.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1423.85)
Total number of fetched objects 9639
End delay calculation. (MEM=1408.85 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1408.85 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:06:27 mem=1408.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:00, real = 0:03:01, mem = 1052.6M, totSessionCpu=0:06:28 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.017  | 18.017  | 19.321  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.251%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:01, real = 0:03:02, mem = 1050.6M, totSessionCpu=0:06:29 **
*** Finished optDesign ***
<CMD> saveDesign testcore1.enc
#% Begin save design ... (date=05/02 00:35:34, mem=1050.9M)
% Begin Save netlist data ... (date=05/02 00:35:34, mem=1051.1M)
Writing Binary DB to testcore1.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/02 00:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.3M, current mem=1051.3M)
% Begin Save AAE data ... (date=05/02 00:35:34, mem=1051.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/02 00:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.3M, current mem=1051.3M)
% Begin Save clock tree data ... (date=05/02 00:35:34, mem=1051.5M)
% End Save clock tree data ... (date=05/02 00:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.5M, current mem=1051.5M)
Saving preference file testcore1.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/02 00:35:34, mem=1051.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/02 00:35:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1051.5M, current mem=1051.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/02 00:35:34, mem=1051.5M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/02 00:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.5M, current mem=1051.5M)
% Begin Save routing data ... (date=05/02 00:35:34, mem=1051.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1285.8M) ***
% End Save routing data ... (date=05/02 00:35:35, total cpu=0:00:00.2, real=0:00:01.0, peak res=1052.5M, current mem=1052.5M)
Saving property file testcore1.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1285.8M) ***
% Begin Save power constraints data ... (date=05/02 00:35:35, mem=1052.6M)
% End Save power constraints data ... (date=05/02 00:35:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.6M, current mem=1052.6M)
Saving rc congestion map testcore1.enc.dat/core.congmap.gz ...
default_rc_corner
Generated self-contained design testcore1.enc.dat
#% End save design ... (date=05/02 00:35:35, total cpu=0:00:00.9, real=0:00:01.0, peak res=1052.6M, current mem=997.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_top
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1135 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=05/02 00:37:02, mem=992.7M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1227.2M, init mem=1227.2M)
*info: Placed = 9439          
*info: Unplaced = 0           
Placement Density:70.25%(190869/271697)
Placement Density (including fixed std cells):70.25%(190869/271697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1227.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_max_trans_sdc is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner max:setup.late removed 2 of 9 cells
  Library trimming inverters in power domain auto-default and half-corner max:setup.late removed 4 of 8 cells
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library Trimming done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
  Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 281265.970um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max:setup, late:
  Slew time target (leaf):    0.100ns (Too low; min: 0.215ns)
  Slew time target (trunk):   0.100ns (Too low; min: 0.215ns)
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay for power domain auto-default:   0.123ns
  Buffer max distance for power domain auto-default: 573.913um
Fastest wire driving cells and distances for power domain auto-default:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=573.913um, saturatedSlew=0.094ns, speed=3544.861um per ns, cellArea=139.104um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=144.000um, saturatedSlew=0.094ns, speed=1952.543um per ns, cellArea=138.600um^2 per 1000um}

**ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/constraints_top with 1135 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VH      6.400    0.000    0.000    false
M2-M3    via2        6.400    0.000    0.000    false
M3-M4    via3        6.400    0.000    0.000    false
M4-M5    via4        6.400    0.000    0.000    false
M5-M6    V56_VV      2.540    0.000    0.000    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
Check Prerequisites done. (took cpu=0:00:00.8 real=0:00:00.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.9)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
*** Message Summary: 4 warning(s), 2 error(s)

#% End ccopt_design (date=05/02 00:37:02, total cpu=0:00:00.9, real=0:00:00.0, peak res=998.3M, current mem=998.3M)

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1216.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1221.93)
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 9639
End delay calculation. (MEM=1304.97 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1304.97 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:06:42 mem=1305.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.017  | 18.017  | 19.321  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.251%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.5 sec
Total Real time: 4.0 sec
Total Memory Usage: 1238.191406 Mbytes
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1010.9M, totSessionCpu=0:06:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1262.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.017  | 18.017  | 19.321  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.251%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1006.2M, totSessionCpu=0:06:52 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1254.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1254.2M) ***
*** Starting optimizing excluded clock nets MEM= 1254.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1254.2M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.25%|        -|   0.100|   0.000|   0:00:00.0| 1511.5M|
|    70.25%|        0|   0.100|   0.000|   0:00:03.0| 1458.6M|
|    70.25%|        0|   0.100|   0.000|   0:00:00.0| 1458.6M|
|    70.25%|        0|   0.100|   0.000|   0:00:00.0| 1458.6M|
|    70.25%|        2|   0.100|   0.000|   0:00:01.0| 1458.6M|
|    70.25%|        0|   0.100|   0.000|   0:00:00.0| 1458.6M|
|    70.25%|        0|   0.100|   0.000|   0:00:00.0| 1458.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 70.25
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:11.0) **
*** Starting refinePlace (0:07:10 mem=1458.6M) ***
Total net bbox length = 4.036e+05 (1.847e+05 2.189e+05) (ext = 5.327e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 9439 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1458.6MB
Summary Report:
Instances move: 0 (out of 9439 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.036e+05 (1.847e+05 2.189e+05) (ext = 5.327e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1458.6MB
*** Finished refinePlace (0:07:10 mem=1458.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1458.6M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1458.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:12, mem=1325.03M, totSessionCpu=0:07:11).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9540  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9540 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9540 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.47% H + 0.04% V. EstWL: 4.566391e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      77( 0.71%)       1( 0.01%)   ( 0.72%) 
[NR-eGR] Layer3       9( 0.08%)       1( 0.01%)   ( 0.09%) 
[NR-eGR] Layer4       5( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer5      16( 0.15%)       5( 0.05%)   ( 0.19%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      107( 0.20%)       7( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37519
[NR-eGR] Layer2(Metal2)(V) length: 1.308589e+05um, number of vias: 51348
[NR-eGR] Layer3(Metal3)(H) length: 1.764867e+05um, number of vias: 8678
[NR-eGR] Layer4(Metal4)(V) length: 1.111927e+05um, number of vias: 2141
[NR-eGR] Layer5(Metal5)(H) length: 4.320233e+04um, number of vias: 415
[NR-eGR] Layer6(Metal6)(V) length: 1.876196e+04um, number of vias: 0
[NR-eGR] Total length: 4.805026e+05um, number of vias: 100101
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.127994e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1319.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.56 seconds
Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1319.293M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1374.53)
Total number of fetched objects 9639
End delay calculation. (MEM=1358.79 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1358.79 CPU=0:00:03.2 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    18.03|     0.00|       0|       0|       0|  70.25|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    18.03|     0.00|       0|       0|       0|  70.25| 0:00:00.0|  1450.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1450.4M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.656%; Threshold: 100; Threshold for Hold: 100
Re-routed 63 nets
Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1431.281M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1415.02)
Total number of fetched objects 9639
End delay calculation. (MEM=1416.02 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1416.02 CPU=0:00:03.2 REAL=0:00:03.0)

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1411.758M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1411.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9540  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9540 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9540 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.47% H + 0.04% V. EstWL: 4.566391e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      77( 0.71%)       1( 0.01%)   ( 0.72%) 
[NR-eGR] Layer3       9( 0.08%)       1( 0.01%)   ( 0.09%) 
[NR-eGR] Layer4       5( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer5      16( 0.15%)       5( 0.05%)   ( 0.19%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      107( 0.20%)       7( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1411.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1425.76)
Total number of fetched objects 9639
End delay calculation. (MEM=1416.02 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1416.02 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:07:29 mem=1416.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1068.6M, totSessionCpu=0:07:29 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 18.029  | 18.029  | 19.332  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1068.8M, totSessionCpu=0:07:30 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
invalid command name "savesaveDesign"
<CMD> saveDesign testcore2.enc
#% Begin save design ... (date=05/02 00:40:30, mem=1068.8M)
% Begin Save netlist data ... (date=05/02 00:40:31, mem=1069.3M)
Writing Binary DB to testcore2.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/02 00:40:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1069.3M, current mem=1069.3M)
% Begin Save AAE data ... (date=05/02 00:40:31, mem=1069.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/02 00:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.3M, current mem=1069.3M)
% Begin Save clock tree data ... (date=05/02 00:40:31, mem=1069.3M)
% End Save clock tree data ... (date=05/02 00:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.3M, current mem=1069.3M)
Saving preference file testcore2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/02 00:40:31, mem=1069.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/02 00:40:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1069.5M, current mem=1069.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/02 00:40:31, mem=1069.5M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/02 00:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.5M, current mem=1069.5M)
% Begin Save routing data ... (date=05/02 00:40:31, mem=1069.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1294.0M) ***
% End Save routing data ... (date=05/02 00:40:32, total cpu=0:00:00.2, real=0:00:01.0, peak res=1069.5M, current mem=1069.5M)
Saving property file testcore2.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1294.0M) ***
% Begin Save power constraints data ... (date=05/02 00:40:32, mem=1069.5M)
% End Save power constraints data ... (date=05/02 00:40:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.5M, current mem=1069.5M)
Saving rc congestion map testcore2.enc.dat/core.congmap.gz ...
default_rc_corner
Generated self-contained design testcore2.enc.dat
#% End save design ... (date=05/02 00:40:32, total cpu=0:00:01.0, real=0:00:02.0, peak res=1069.5M, current mem=1015.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.32 (MB), peak = 1108.01 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1244.2M, init mem=1244.2M)
*info: Placed = 9439          
*info: Unplaced = 0           
Placement Density:70.25%(190862/271697)
Placement Density (including fixed std cells):70.25%(190862/271697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1244.2M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1244.2M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun May  2 00:41:58 2021
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW rom_512x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW ram_256x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW ram_256x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW ram_256x16A does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW ram_256x16A does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Start routing data preparation on Sun May  2 00:41:59 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 9830 nets.
# Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1057.83 (MB), peak = 1108.01 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sun May  2 00:42:02 2021
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.54 (MB)
#Total memory = 1058.04 (MB)
#Peak memory = 1108.01 (MB)
#
#
#Start global routing on Sun May  2 00:42:02 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May  2 00:42:02 2021
#
#Start routing resource analysis on Sun May  2 00:42:02 2021
#
#Routing resource analysis is done on Sun May  2 00:42:02 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         943           0        3969    89.75%
#  Metal2         V         807           0        3969     0.00%
#  Metal3         H         943           0        3969     0.00%
#  Metal4         V         807           0        3969     0.00%
#  Metal5         H         943           0        3969    19.98%
#  Metal6         V         537           0        3969     0.00%
#  --------------------------------------------------------------
#  Total                   4980       0.00%       23814    18.29%
#
#
#
#
#Global routing data preparation is done on Sun May  2 00:42:02 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.86 (MB), peak = 1108.01 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.00 (MB), peak = 1108.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1062.73 (MB), peak = 1108.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1101.42 (MB), peak = 1108.01 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1103.43 (MB), peak = 1108.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 292 (skipped).
#Total number of routable nets = 9540.
#Total number of nets in the design = 9832.
#
#9540 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            9540  
#-----------------------------
#        Total            9540  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            9540  
#-----------------------------
#        Total            9540  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       31(0.78%)      8(0.20%)      4(0.10%)      1(0.03%)   (1.11%)
#  Metal3       21(0.53%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.53%)
#  Metal4        1(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  Metal5        6(0.15%)      1(0.03%)      0(0.00%)      0(0.00%)   (0.18%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     59(0.28%)      9(0.04%)      4(0.02%)      1(0.00%)   (0.35%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.13% H + 0.21% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 486379 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 95981 um.
#Total wire length on LAYER Metal3 = 174849 um.
#Total wire length on LAYER Metal4 = 135463 um.
#Total wire length on LAYER Metal5 = 34768 um.
#Total wire length on LAYER Metal6 = 45318 um.
#Total number of vias = 70478
#Up-Via Summary (total 70478):
#           
#-----------------------
# Metal1          35622
# Metal2          22031
# Metal3           9363
# Metal4           2477
# Metal5            985
#-----------------------
#                 70478 
#
#Max overcon = 4 tracks.
#Total overcon = 0.35%.
#Worst layer Gcell overcon rate = 0.53%.
#
#Global routing statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 45.94 (MB)
#Total memory = 1103.99 (MB)
#Peak memory = 1108.01 (MB)
#
#Finished global routing on Sun May  2 00:42:20 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.00 (MB), peak = 1108.01 (MB)
#Start Track Assignment.
#Done with 16408 horizontal wires in 1 hboxes and 18472 vertical wires in 1 hboxes.
#Done with 3932 horizontal wires in 1 hboxes and 4613 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2     93022.70 	  0.14%  	  0.00% 	  0.00%
# Metal3    170897.22 	  0.14%  	  0.00% 	  0.00%
# Metal4    134401.16 	  0.09%  	  0.00% 	  0.00%
# Metal5     34920.01 	  0.01%  	  0.00% 	  0.00%
# Metal6     45470.92 	  0.02%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      478712.01  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 514728 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 23010 um.
#Total wire length on LAYER Metal2 = 93433 um.
#Total wire length on LAYER Metal3 = 180478 um.
#Total wire length on LAYER Metal4 = 136476 um.
#Total wire length on LAYER Metal5 = 35763 um.
#Total wire length on LAYER Metal6 = 45569 um.
#Total number of vias = 70478
#Up-Via Summary (total 70478):
#           
#-----------------------
# Metal1          35622
# Metal2          22031
# Metal3           9363
# Metal4           2477
# Metal5            985
#-----------------------
#                 70478 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1091.33 (MB), peak = 1108.01 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 45.87 (MB)
#Total memory = 1091.34 (MB)
#Peak memory = 1108.01 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        1        1
#	Metal2        1        1
#	Totals        2        2
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1139.12 (MB), peak = 1139.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#    number of process antenna violations = 51
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1140.25 (MB), peak = 1140.26 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.59 (MB), peak = 1140.59 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.59 (MB), peak = 1140.59 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.59 (MB), peak = 1140.59 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.59 (MB), peak = 1140.59 (MB)
#Complete Detail Routing.
#Total wire length = 507101 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15167 um.
#Total wire length on LAYER Metal2 = 123715 um.
#Total wire length on LAYER Metal3 = 169977 um.
#Total wire length on LAYER Metal4 = 125643 um.
#Total wire length on LAYER Metal5 = 28956 um.
#Total wire length on LAYER Metal6 = 43643 um.
#Total number of vias = 73297
#Up-Via Summary (total 73297):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9063
# Metal4           2046
# Metal5            969
#-----------------------
#                 73297 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -7.77 (MB)
#Total memory = 1083.58 (MB)
#Peak memory = 1140.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.84 (MB), peak = 1140.61 (MB)
#
#Total wire length = 507117 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15167 um.
#Total wire length on LAYER Metal2 = 123715 um.
#Total wire length on LAYER Metal3 = 169957 um.
#Total wire length on LAYER Metal4 = 125635 um.
#Total wire length on LAYER Metal5 = 28977 um.
#Total wire length on LAYER Metal6 = 43667 um.
#Total number of vias = 73331
#Up-Via Summary (total 73331):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9079
# Metal4           2054
# Metal5            979
#-----------------------
#                 73331 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 5
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1088.59 (MB), peak = 1140.61 (MB)
#Total wire length = 507180 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15167 um.
#Total wire length on LAYER Metal2 = 123750 um.
#Total wire length on LAYER Metal3 = 169919 um.
#Total wire length on LAYER Metal4 = 127152 um.
#Total wire length on LAYER Metal5 = 29064 um.
#Total wire length on LAYER Metal6 = 42128 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 507180 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15167 um.
#Total wire length on LAYER Metal2 = 123750 um.
#Total wire length on LAYER Metal3 = 169919 um.
#Total wire length on LAYER Metal4 = 127152 um.
#Total wire length on LAYER Metal5 = 29064 um.
#Total wire length on LAYER Metal6 = 42128 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1118.39 (MB), peak = 1140.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May  2 00:43:50 2021
#
#
#Start Post Route Wire Spread.
#Done with 3814 horizontal wires in 1 hboxes and 4079 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 514445 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124336 um.
#Total wire length on LAYER Metal3 = 172350 um.
#Total wire length on LAYER Metal4 = 130365 um.
#Total wire length on LAYER Metal5 = 29433 um.
#Total wire length on LAYER Metal6 = 42793 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1129.96 (MB), peak = 1140.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1090.45 (MB), peak = 1140.61 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 514445 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124336 um.
#Total wire length on LAYER Metal3 = 172350 um.
#Total wire length on LAYER Metal4 = 130365 um.
#Total wire length on LAYER Metal5 = 29433 um.
#Total wire length on LAYER Metal6 = 42793 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#detailRoute Statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = -2.24 (MB)
#Total memory = 1089.10 (MB)
#Peak memory = 1140.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:59
#Elapsed time = 00:01:59
#Increased memory = 49.64 (MB)
#Total memory = 1067.10 (MB)
#Peak memory = 1140.61 (MB)
#Number of warnings = 66
#Total number of warnings = 67
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  2 00:43:57 2021
#
#routeDesign: cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1049.28 (MB), peak = 1140.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> saveDesign testcore3.enc
#% Begin save design ... (date=05/02 00:46:11, mem=1049.4M)
% Begin Save netlist data ... (date=05/02 00:46:11, mem=1049.9M)
Writing Binary DB to testcore3.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/02 00:46:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.2M, current mem=1054.2M)
% Begin Save AAE data ... (date=05/02 00:46:11, mem=1054.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/02 00:46:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.2M, current mem=1054.2M)
% Begin Save clock tree data ... (date=05/02 00:46:12, mem=1054.2M)
% End Save clock tree data ... (date=05/02 00:46:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.2M, current mem=1054.2M)
Saving preference file testcore3.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/02 00:46:12, mem=1054.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/02 00:46:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1054.9M, current mem=1054.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/02 00:46:12, mem=1054.9M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/02 00:46:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.0M, current mem=1055.0M)
% Begin Save routing data ... (date=05/02 00:46:12, mem=1055.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1360.7M) ***
% End Save routing data ... (date=05/02 00:46:13, total cpu=0:00:00.2, real=0:00:01.0, peak res=1056.0M, current mem=1056.0M)
Saving property file testcore3.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1360.7M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=05/02 00:46:13, mem=1056.1M)
% End Save power constraints data ... (date=05/02 00:46:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.1M, current mem=1056.1M)
default_rc_corner
Generated self-contained design testcore3.enc.dat
#% End save design ... (date=05/02 00:46:13, total cpu=0:00:01.3, real=0:00:02.0, peak res=1056.1M, current mem=1046.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.53
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.99
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_20908_cad54_student_uMN4qL/core_20908_xG3zdq.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1354.7M)
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 1416.7M)
Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1416.7M)
Extracted 30.0016% (CPU Time= 0:00:00.5  MEM= 1416.7M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 1416.7M)
Extracted 50.0013% (CPU Time= 0:00:00.6  MEM= 1416.7M)
Extracted 60.0015% (CPU Time= 0:00:00.8  MEM= 1416.7M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 1416.7M)
Extracted 80.0012% (CPU Time= 0:00:01.2  MEM= 1420.7M)
Extracted 90.0014% (CPU Time= 0:00:01.2  MEM= 1420.7M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 1420.7M)
Number of Extracted Resistors     : 191522
Number of Extracted Ground Cap.   : 200687
Number of Extracted Coupling Cap. : 478080
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1382.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 1382.715M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1380.71)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1433.77 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1433.77 CPU=0:00:05.2 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1433.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1433.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1441.81)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9639. 
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1441.81 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1441.81 CPU=0:00:00.2 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.338  | 16.338  | 17.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 11.73 sec
Total Real time: 12.0 sec
Total Memory Usage: 1362.75 Mbytes
Reset AAE Options
<CMD> optDesign -postRoute
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1113.4M, totSessionCpu=0:10:07 **
#Created 489 library cell signatures
#Created 9832 NETS and 0 SPECIALNETS signatures
#Created 9439 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.80 (MB), peak = 1142.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.82 (MB), peak = 1142.77 (MB)
Begin checking placement ... (start mem=1388.8M, init mem=1388.8M)
*info: Placed = 9439          
*info: Unplaced = 0           
Placement Density:70.25%(190862/271697)
Placement Density (including fixed std cells):70.25%(190862/271697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1388.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.53
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.99
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_20908_cad54_student_uMN4qL/core_20908_xG3zdq.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1388.8M)
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 1460.8M)
Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1460.8M)
Extracted 30.0016% (CPU Time= 0:00:00.5  MEM= 1460.8M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 1460.8M)
Extracted 50.0013% (CPU Time= 0:00:00.7  MEM= 1460.8M)
Extracted 60.0015% (CPU Time= 0:00:00.8  MEM= 1460.8M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 1460.8M)
Extracted 80.0012% (CPU Time= 0:00:01.2  MEM= 1464.8M)
Extracted 90.0014% (CPU Time= 0:00:01.3  MEM= 1464.8M)
Extracted 100% (CPU Time= 0:00:01.5  MEM= 1464.8M)
Number of Extracted Resistors     : 191522
Number of Extracted Ground Cap.   : 200687
Number of Extracted Coupling Cap. : 478080
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1426.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1426.770M)
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best -- Total Number of Nets Analyzed = 9638. 
Total number of fetched objects 9639
End delay calculation. (MEM=0 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:00:04.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:00:04.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:04.8/0:00:05.0 (1.0), mem = 12.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1402.43)
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1455.48 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1455.48 CPU=0:00:05.7 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1455.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1455.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1463.53)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9639. 
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1463.53 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1463.53 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:10:23 mem=1463.5M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.338  | 16.338  | 17.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1113.3M, totSessionCpu=0:10:23 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  9831 (unrouted=292, trialRouted=0, noStatus=0, routed=9539, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  cell_density is set for at least one key
  preferred_extra_space is set for at least one key
  primary_delay_corner: max (default: )
  route_type is set for at least one key
  target_max_trans_sdc is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner max:setup.late removed 2 of 9 cells
    Library trimming inverters in power domain auto-default and half-corner max:setup.late removed 4 of 8 cells
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
  Library Trimming done.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power domain auto-default:
    Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
    Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 281265.970um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner max:setup, late:
    Slew time target (leaf):    0.100ns (Too low; min: 0.215ns)
    Slew time target (trunk):   0.100ns (Too low; min: 0.215ns)
    Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.123ns
    Buffer max distance for power domain auto-default: 573.913um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=573.913um, saturatedSlew=0.094ns, speed=3544.861um per ns, cellArea=139.104um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=144.000um, saturatedSlew=0.094ns, speed=1952.543um per ns, cellArea=138.600um^2 per 1000um}
  
**ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/constraints_top with 1135 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------
  Layer    Via Cell    Res.     Cap.     RC       Top of Stack
  Range                (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------
  M1-M2    V12_HV      6.400    0.000    0.000    false
  M2-M3    V23_VH      6.400    0.000    0.000    false
  M3-M4    V34_HV      6.400    0.000    0.000    false
  M4-M5    V45_VH      6.400    0.000    0.000    false
  M5-M6    via5        2.540    0.000    0.000    false
  ------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
  Failed to PreBalance
Initializing clock structures done.
DoPostRouteOptimization failed
PRO done. (took cpu=0:00:00.6 real=0:00:00.6)
**INFO: Start fixing DRV (Mem = 1498.29M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    16.34|     0.00|       0|       0|       0|  70.25|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    16.34|     0.00|       0|       0|       0|  70.25| 0:00:00.0|  1645.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1645.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1188.0M, totSessionCpu=0:10:40 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 1499.39M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.27min mem=1499.4M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.338  | 16.338  | 17.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1188.2M, totSessionCpu=0:10:40 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1180.0M, totSessionCpu=0:10:41 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1432.62M, totSessionCpu=0:10:41).
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1180.1M, totSessionCpu=0:10:41 **

Default Rule : ""
Non Default Rules :
Worst Slack : 16.338 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 16.338 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.338  | 16.338  | 17.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1133.3M, totSessionCpu=0:10:43 **
*** Starting refinePlace (0:10:43 mem=1387.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 9439 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 6.797%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1387.3MB
Summary Report:
Instances move: 0 (out of 9439 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1387.3MB
*** Finished refinePlace (0:10:43 mem=1387.3M) ***
Density distribution unevenness ratio = 6.797%
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun May  2 00:48:58 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Loading the last recorded routing design signature
#Created 992 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Sun May  2 00:48:58 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 9830 nets.
# Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.36 (MB), peak = 1219.29 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#992 routed nets are extracted.
#8548 routed net(s) are imported.
#292 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9832.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun May  2 00:48:59 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.87 (MB)
#Total memory = 1125.40 (MB)
#Peak memory = 1219.29 (MB)
#
#
#Start global routing on Sun May  2 00:48:59 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.87 (MB)
#Total memory = 1125.40 (MB)
#Peak memory = 1219.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.79 (MB), peak = 1219.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.93 (MB), peak = 1219.29 (MB)
#Complete Detail Routing.
#Total wire length = 514445 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124336 um.
#Total wire length on LAYER Metal3 = 172350 um.
#Total wire length on LAYER Metal4 = 130365 um.
#Total wire length on LAYER Metal5 = 29433 um.
#Total wire length on LAYER Metal6 = 42793 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.18 (MB)
#Total memory = 1125.58 (MB)
#Peak memory = 1219.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.93 (MB), peak = 1219.29 (MB)
#
#Total wire length = 514445 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124336 um.
#Total wire length on LAYER Metal3 = 172350 um.
#Total wire length on LAYER Metal4 = 130365 um.
#Total wire length on LAYER Metal5 = 29433 um.
#Total wire length on LAYER Metal6 = 42793 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 514445 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124336 um.
#Total wire length on LAYER Metal3 = 172350 um.
#Total wire length on LAYER Metal4 = 130365 um.
#Total wire length on LAYER Metal5 = 29433 um.
#Total wire length on LAYER Metal6 = 42793 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May  2 00:49:02 2021
#
#
#Start Post Route Wire Spread.
#Done with 607 horizontal wires in 1 hboxes and 622 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 515310 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124385 um.
#Total wire length on LAYER Metal3 = 172571 um.
#Total wire length on LAYER Metal4 = 130831 um.
#Total wire length on LAYER Metal5 = 29458 um.
#Total wire length on LAYER Metal6 = 42897 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1160.62 (MB), peak = 1219.29 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 515310 um.
#Total half perimeter of net bounding box = 373586 um.
#Total wire length on LAYER Metal1 = 15168 um.
#Total wire length on LAYER Metal2 = 124385 um.
#Total wire length on LAYER Metal3 = 172571 um.
#Total wire length on LAYER Metal4 = 130831 um.
#Total wire length on LAYER Metal5 = 29458 um.
#Total wire length on LAYER Metal6 = 42897 um.
#Total number of vias = 73351
#Up-Via Summary (total 73351):
#           
#-----------------------
# Metal1          36430
# Metal2          24789
# Metal3           9077
# Metal4           2080
# Metal5            975
#-----------------------
#                 73351 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 0.61 (MB)
#Total memory = 1126.02 (MB)
#Peak memory = 1219.29 (MB)
#Updating routing design signature
#Created 489 library cell signatures
#Created 9832 NETS and 0 SPECIALNETS signatures
#Created 9439 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.02 (MB), peak = 1219.29 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.03 (MB), peak = 1219.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -14.91 (MB)
#Total memory = 1121.34 (MB)
#Peak memory = 1219.29 (MB)
#Number of warnings = 26
#Total number of warnings = 93
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  2 00:49:05 2021
#
**optDesign ... cpu = 0:00:43, real = 0:00:45, mem = 1121.3M, totSessionCpu=0:10:50 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'core' of instances=9439 and nets=9832 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.53
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.53
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.99
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_20908_cad54_student_uMN4qL/core_20908_xG3zdq.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1391.2M)
Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1467.3M)
Extracted 20.0015% (CPU Time= 0:00:00.4  MEM= 1467.3M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1467.3M)
Extracted 40.0013% (CPU Time= 0:00:00.6  MEM= 1467.3M)
Extracted 50.0012% (CPU Time= 0:00:00.7  MEM= 1467.3M)
Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 1467.3M)
Extracted 70.0011% (CPU Time= 0:00:00.9  MEM= 1467.3M)
Extracted 80.001% (CPU Time= 0:00:01.2  MEM= 1471.3M)
Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 1471.3M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 1471.3M)
Number of Extracted Resistors     : 194565
Number of Extracted Ground Cap.   : 203730
Number of Extracted Coupling Cap. : 485688
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1433.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 1437.254M)
**optDesign ... cpu = 0:00:45, real = 0:00:48, mem = 1077.0M, totSessionCpu=0:10:52 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1379.47)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  97.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1432.52 CPU=0:00:05.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1432.52 CPU=0:00:05.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1432.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1440.57)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9639. 
Total number of fetched objects 9639
AAE_INFO-618: Total number of nets in the design is 9832,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1440.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1440.57 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:11:02 mem=1440.6M)
**optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1134.7M, totSessionCpu=0:11:02 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:55, real = 0:00:57, mem = 1134.7M, totSessionCpu=0:11:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1373.80M, totSessionCpu=0:11:02).
**optDesign ... cpu = 0:00:55, real = 0:00:57, mem = 1134.9M, totSessionCpu=0:11:02 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:58, mem = 1134.9M, totSessionCpu=0:11:02 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.434  | 16.434  | 17.734  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.248%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 1135.1M, totSessionCpu=0:11:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
ambiguous command name "save": saveBlackBox saveColorPreference saveDesign saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes savePartition savePtnPin saveRC saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveTimingBudget saveTwf saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_abstract save_ccopt_config save_dataflow_bus save_global save_path_categories
<CMD> saveDesign testcore4.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/02 00:49:57, mem=1135.2M)
% Begin Save netlist data ... (date=05/02 00:49:57, mem=1135.7M)
Writing Binary DB to testcore4.enc.dat/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/02 00:49:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.9M, current mem=1135.9M)
% Begin Save AAE data ... (date=05/02 00:49:57, mem=1135.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/02 00:49:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.9M, current mem=1135.9M)
% Begin Save clock tree data ... (date=05/02 00:49:57, mem=1137.0M)
% End Save clock tree data ... (date=05/02 00:49:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.0M, current mem=1137.0M)
Saving preference file testcore4.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/02 00:49:57, mem=1137.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/02 00:49:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=1137.3M, current mem=1137.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/02 00:49:58, mem=1137.3M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/02 00:49:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.4M, current mem=1137.4M)
% Begin Save routing data ... (date=05/02 00:49:58, mem=1137.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1376.8M) ***
% End Save routing data ... (date=05/02 00:49:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
Saving property file testcore4.enc.dat/core.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1376.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=05/02 00:49:58, mem=1138.4M)
% End Save power constraints data ... (date=05/02 00:49:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
default_rc_corner
Generated self-contained design testcore4.enc.dat
#% End save design ... (date=05/02 00:49:59, total cpu=0:00:01.3, real=0:00:02.0, peak res=1138.4M, current mem=1128.9M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1367.797M, initial mem = 233.340M) ***
*** Message Summary: 1723 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:11:07, real=1:08:24, mem=1367.8M) ---
