// Seed: 1501006544
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wand id_2,
    input wire id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6
    , id_9, id_10,
    input uwire id_7
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri id_10
);
  assign id_4 = id_7;
  generate
    wire id_12;
    always disable id_13;
  endgenerate
  module_0(
      id_0, id_0, id_8, id_5, id_8, id_8, id_7, id_10
  );
endmodule
