
STM32_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003b50  08003b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bdc  08003bdc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003bdc  08003bdc  00013bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003be4  08003be4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003be4  08003be4  00013be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003be8  08003be8  00013be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000070  08003c5c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08003c5c  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adf4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000198d  00000000  00000000  0002ae94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e8  00000000  00000000  0002c828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000830  00000000  00000000  0002d110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263bb  00000000  00000000  0002d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c11d  00000000  00000000  00053cfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9b03  00000000  00000000  0005fe18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014991b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ac  00000000  00000000  0014996c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b38 	.word	0x08003b38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003b38 	.word	0x08003b38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b32      	ldr	r3, [pc, #200]	; (8000664 <MX_GPIO_Init+0xe0>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059e:	4a31      	ldr	r2, [pc, #196]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a6:	4b2f      	ldr	r3, [pc, #188]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	4b2c      	ldr	r3, [pc, #176]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b6:	4a2b      	ldr	r2, [pc, #172]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005be:	4b29      	ldr	r3, [pc, #164]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b26      	ldr	r3, [pc, #152]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a25      	ldr	r2, [pc, #148]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b23      	ldr	r3, [pc, #140]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b20      	ldr	r3, [pc, #128]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e6:	4a1f      	ldr	r2, [pc, #124]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005e8:	f043 0302 	orr.w	r3, r3, #2
 80005ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ee:	4b1d      	ldr	r3, [pc, #116]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2120      	movs	r1, #32
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000602:	f000 fd77 	bl	80010f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000606:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800060a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800060c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	4812      	ldr	r0, [pc, #72]	; (8000668 <MX_GPIO_Init+0xe4>)
 800061e:	f000 fba7 	bl	8000d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ENCO_A1_Pin|ENCO_B1_Pin;
 8000622:	2303      	movs	r3, #3
 8000624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000626:	2300      	movs	r3, #0
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000638:	f000 fb9a 	bl	8000d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800063c:	2320      	movs	r3, #32
 800063e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000640:	2301      	movs	r3, #1
 8000642:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000648:	2300      	movs	r3, #0
 800064a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	4619      	mov	r1, r3
 8000652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000656:	f000 fb8b 	bl	8000d70 <HAL_GPIO_Init>

}
 800065a:	bf00      	nop
 800065c:	3728      	adds	r7, #40	; 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40021000 	.word	0x40021000
 8000668:	48000800 	.word	0x48000800

0800066c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b092      	sub	sp, #72	; 0x48
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char msg[64];

	uint8_t enco_A1_state = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t enco_B1_state = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	uint8_t enco_A1_state_old = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	uint8_t enco_B1_state_old = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068a:	f000 fa0f 	bl	8000aac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068e:	f000 f86b 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000692:	f7ff ff77 	bl	8000584 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000696:	f000 f953 	bl	8000940 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(ENCO_A1_GPIO_Port, ENCO_A1_Pin) == GPIO_PIN_RESET)
 800069a:	2101      	movs	r1, #1
 800069c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a0:	f000 fd10 	bl	80010c4 <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d109      	bne.n	80006be <main+0x52>
	  {
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80006aa:	2201      	movs	r2, #1
 80006ac:	2120      	movs	r1, #32
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b2:	f000 fd1f 	bl	80010f4 <HAL_GPIO_WritePin>
		  enco_A1_state = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80006bc:	e010      	b.n	80006e0 <main+0x74>
	  }
	  else if(HAL_GPIO_ReadPin(ENCO_A1_GPIO_Port, ENCO_A1_Pin) == GPIO_PIN_SET)
 80006be:	2101      	movs	r1, #1
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c4:	f000 fcfe 	bl	80010c4 <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d108      	bne.n	80006e0 <main+0x74>
	  {
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2120      	movs	r1, #32
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d6:	f000 fd0d 	bl	80010f4 <HAL_GPIO_WritePin>
		  enco_A1_state = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	  }

	  if(HAL_GPIO_ReadPin(ENCO_B1_GPIO_Port, ENCO_B1_Pin) == GPIO_PIN_RESET)
 80006e0:	2102      	movs	r1, #2
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e6:	f000 fced 	bl	80010c4 <HAL_GPIO_ReadPin>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d103      	bne.n	80006f8 <main+0x8c>
	  {
		  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
		  enco_B1_state = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80006f6:	e00a      	b.n	800070e <main+0xa2>
	  }
	  else if(HAL_GPIO_ReadPin(ENCO_B1_GPIO_Port, ENCO_B1_Pin) == GPIO_PIN_SET)
 80006f8:	2102      	movs	r1, #2
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006fe:	f000 fce1 	bl	80010c4 <HAL_GPIO_ReadPin>
 8000702:	4603      	mov	r3, r0
 8000704:	2b01      	cmp	r3, #1
 8000706:	d102      	bne.n	800070e <main+0xa2>
	  {
		  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
		  enco_B1_state = 1;
 8000708:	2301      	movs	r3, #1
 800070a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	  }

	  if( (enco_A1_state != enco_A1_state_old) || (enco_B1_state != enco_B1_state_old) )
 800070e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000712:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000716:	429a      	cmp	r2, r3
 8000718:	d105      	bne.n	8000726 <main+0xba>
 800071a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800071e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000722:	429a      	cmp	r2, r3
 8000724:	d013      	beq.n	800074e <main+0xe2>
	  {
			sprintf((char*)msg, "A1: %d B1: %d\n\r", enco_A1_state, enco_B1_state);
 8000726:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800072a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800072e:	1d38      	adds	r0, r7, #4
 8000730:	490b      	ldr	r1, [pc, #44]	; (8000760 <main+0xf4>)
 8000732:	f002 fd93 	bl	800325c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 1000);
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff fd49 	bl	80001d0 <strlen>
 800073e:	4603      	mov	r3, r0
 8000740:	b29a      	uxth	r2, r3
 8000742:	1d39      	adds	r1, r7, #4
 8000744:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000748:	4806      	ldr	r0, [pc, #24]	; (8000764 <main+0xf8>)
 800074a:	f002 f859 	bl	8002800 <HAL_UART_Transmit>
	  }

	  enco_A1_state_old = enco_A1_state;
 800074e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000752:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	  enco_B1_state_old = enco_B1_state;
 8000756:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800075a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	  if(HAL_GPIO_ReadPin(ENCO_A1_GPIO_Port, ENCO_A1_Pin) == GPIO_PIN_RESET)
 800075e:	e79c      	b.n	800069a <main+0x2e>
 8000760:	08003b50 	.word	0x08003b50
 8000764:	20000090 	.word	0x20000090

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b096      	sub	sp, #88	; 0x58
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	2244      	movs	r2, #68	; 0x44
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f002 fd68 	bl	800324c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	463b      	mov	r3, r7
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800078a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800078e:	f000 fcd7 	bl	8001140 <HAL_PWREx_ControlVoltageScaling>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000798:	f000 f837 	bl	800080a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800079c:	2302      	movs	r3, #2
 800079e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007a4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a6:	2310      	movs	r3, #16
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007aa:	2302      	movs	r3, #2
 80007ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ae:	2302      	movs	r3, #2
 80007b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007b2:	2301      	movs	r3, #1
 80007b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007b6:	230a      	movs	r3, #10
 80007b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007ba:	2307      	movs	r3, #7
 80007bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007be:	2302      	movs	r3, #2
 80007c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007c2:	2302      	movs	r3, #2
 80007c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 fd0e 	bl	80011ec <HAL_RCC_OscConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007d6:	f000 f818 	bl	800080a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007da:	230f      	movs	r3, #15
 80007dc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007de:	2303      	movs	r3, #3
 80007e0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007ee:	463b      	mov	r3, r7
 80007f0:	2104      	movs	r1, #4
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 f8d6 	bl	80019a4 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007fe:	f000 f804 	bl	800080a <Error_Handler>
  }
}
 8000802:	bf00      	nop
 8000804:	3758      	adds	r7, #88	; 0x58
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800080e:	b672      	cpsid	i
}
 8000810:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000812:	e7fe      	b.n	8000812 <Error_Handler+0x8>

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_MspInit+0x44>)
 800081c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800081e:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_MspInit+0x44>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6613      	str	r3, [r2, #96]	; 0x60
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_MspInit+0x44>)
 8000828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <HAL_MspInit+0x44>)
 8000834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000836:	4a08      	ldr	r2, [pc, #32]	; (8000858 <HAL_MspInit+0x44>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	6593      	str	r3, [r2, #88]	; 0x58
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_MspInit+0x44>)
 8000840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40021000 	.word	0x40021000

0800085c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <NMI_Handler+0x4>

08000862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <HardFault_Handler+0x4>

08000868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800086c:	e7fe      	b.n	800086c <MemManage_Handler+0x4>

0800086e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000872:	e7fe      	b.n	8000872 <BusFault_Handler+0x4>

08000874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000878:	e7fe      	b.n	8000878 <UsageFault_Handler+0x4>

0800087a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087e:	bf00      	nop
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr

08000896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000896:	b480      	push	{r7}
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089a:	bf00      	nop
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a8:	f000 f95c 	bl	8000b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008b8:	4a14      	ldr	r2, [pc, #80]	; (800090c <_sbrk+0x5c>)
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <_sbrk+0x60>)
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008c4:	4b13      	ldr	r3, [pc, #76]	; (8000914 <_sbrk+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d102      	bne.n	80008d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008cc:	4b11      	ldr	r3, [pc, #68]	; (8000914 <_sbrk+0x64>)
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <_sbrk+0x68>)
 80008d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008d2:	4b10      	ldr	r3, [pc, #64]	; (8000914 <_sbrk+0x64>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d207      	bcs.n	80008f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008e0:	f002 fc8a 	bl	80031f8 <__errno>
 80008e4:	4603      	mov	r3, r0
 80008e6:	220c      	movs	r2, #12
 80008e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ea:	f04f 33ff 	mov.w	r3, #4294967295
 80008ee:	e009      	b.n	8000904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008f0:	4b08      	ldr	r3, [pc, #32]	; (8000914 <_sbrk+0x64>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008f6:	4b07      	ldr	r3, [pc, #28]	; (8000914 <_sbrk+0x64>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	4a05      	ldr	r2, [pc, #20]	; (8000914 <_sbrk+0x64>)
 8000900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000902:	68fb      	ldr	r3, [r7, #12]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3718      	adds	r7, #24
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20018000 	.word	0x20018000
 8000910:	00000400 	.word	0x00000400
 8000914:	2000008c 	.word	0x2000008c
 8000918:	20000128 	.word	0x20000128

0800091c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <SystemInit+0x20>)
 8000922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000926:	4a05      	ldr	r2, [pc, #20]	; (800093c <SystemInit+0x20>)
 8000928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800092c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000946:	4a15      	ldr	r2, [pc, #84]	; (800099c <MX_USART2_UART_Init+0x5c>)
 8000948:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800094a:	4b13      	ldr	r3, [pc, #76]	; (8000998 <MX_USART2_UART_Init+0x58>)
 800094c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000950:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000958:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <MX_USART2_UART_Init+0x58>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800095e:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000960:	2200      	movs	r2, #0
 8000962:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000964:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000966:	220c      	movs	r2, #12
 8000968:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <MX_USART2_UART_Init+0x58>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000970:	4b09      	ldr	r3, [pc, #36]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000972:	2200      	movs	r2, #0
 8000974:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000976:	4b08      	ldr	r3, [pc, #32]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000978:	2200      	movs	r2, #0
 800097a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800097c:	4b06      	ldr	r3, [pc, #24]	; (8000998 <MX_USART2_UART_Init+0x58>)
 800097e:	2200      	movs	r2, #0
 8000980:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000982:	4805      	ldr	r0, [pc, #20]	; (8000998 <MX_USART2_UART_Init+0x58>)
 8000984:	f001 feee 	bl	8002764 <HAL_UART_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800098e:	f7ff ff3c 	bl	800080a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000090 	.word	0x20000090
 800099c:	40004400 	.word	0x40004400

080009a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b0ac      	sub	sp, #176	; 0xb0
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2288      	movs	r2, #136	; 0x88
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f002 fc43 	bl	800324c <memset>
  if(uartHandle->Instance==USART2)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a21      	ldr	r2, [pc, #132]	; (8000a50 <HAL_UART_MspInit+0xb0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d13b      	bne.n	8000a48 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009d4:	2300      	movs	r3, #0
 80009d6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4618      	mov	r0, r3
 80009de:	f001 fa05 	bl	8001dec <HAL_RCCEx_PeriphCLKConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009e8:	f7ff ff0f 	bl	800080a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ec:	4b19      	ldr	r3, [pc, #100]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 80009ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009f0:	4a18      	ldr	r2, [pc, #96]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 80009f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f6:	6593      	str	r3, [r2, #88]	; 0x58
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 80009fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a00:	613b      	str	r3, [r7, #16]
 8000a02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 8000a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a08:	4a12      	ldr	r2, [pc, #72]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <HAL_UART_MspInit+0xb4>)
 8000a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a14:	f003 0301 	and.w	r3, r3, #1
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	2302      	movs	r3, #2
 8000a24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a34:	2307      	movs	r3, #7
 8000a36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a3e:	4619      	mov	r1, r3
 8000a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a44:	f000 f994 	bl	8000d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a48:	bf00      	nop
 8000a4a:	37b0      	adds	r7, #176	; 0xb0
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40004400 	.word	0x40004400
 8000a54:	40021000 	.word	0x40021000

08000a58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a90 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a5c:	f7ff ff5e 	bl	800091c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a60:	480c      	ldr	r0, [pc, #48]	; (8000a94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a62:	490d      	ldr	r1, [pc, #52]	; (8000a98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a64:	4a0d      	ldr	r2, [pc, #52]	; (8000a9c <LoopForever+0xe>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a68:	e002      	b.n	8000a70 <LoopCopyDataInit>

08000a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6e:	3304      	adds	r3, #4

08000a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a74:	d3f9      	bcc.n	8000a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a76:	4a0a      	ldr	r2, [pc, #40]	; (8000aa0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a78:	4c0a      	ldr	r4, [pc, #40]	; (8000aa4 <LoopForever+0x16>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a7c:	e001      	b.n	8000a82 <LoopFillZerobss>

08000a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a80:	3204      	adds	r2, #4

08000a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a84:	d3fb      	bcc.n	8000a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a86:	f002 fbbd 	bl	8003204 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a8a:	f7ff fdef 	bl	800066c <main>

08000a8e <LoopForever>:

LoopForever:
    b LoopForever
 8000a8e:	e7fe      	b.n	8000a8e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a90:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a98:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a9c:	08003bec 	.word	0x08003bec
  ldr r2, =_sbss
 8000aa0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000aa4:	20000128 	.word	0x20000128

08000aa8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000aa8:	e7fe      	b.n	8000aa8 <ADC1_2_IRQHandler>
	...

08000aac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <HAL_Init+0x3c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <HAL_Init+0x3c>)
 8000abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac2:	2003      	movs	r0, #3
 8000ac4:	f000 f920 	bl	8000d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 f80f 	bl	8000aec <HAL_InitTick>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d002      	beq.n	8000ada <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	71fb      	strb	r3, [r7, #7]
 8000ad8:	e001      	b.n	8000ade <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ada:	f7ff fe9b 	bl	8000814 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ade:	79fb      	ldrb	r3, [r7, #7]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40022000 	.word	0x40022000

08000aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000af8:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <HAL_InitTick+0x6c>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d023      	beq.n	8000b48 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b00:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <HAL_InitTick+0x70>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <HAL_InitTick+0x6c>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b16:	4618      	mov	r0, r3
 8000b18:	f000 f91d 	bl	8000d56 <HAL_SYSTICK_Config>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d10f      	bne.n	8000b42 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2b0f      	cmp	r3, #15
 8000b26:	d809      	bhi.n	8000b3c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	6879      	ldr	r1, [r7, #4]
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	f000 f8f5 	bl	8000d1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b34:	4a0a      	ldr	r2, [pc, #40]	; (8000b60 <HAL_InitTick+0x74>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	e007      	b.n	8000b4c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	e004      	b.n	8000b4c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	73fb      	strb	r3, [r7, #15]
 8000b46:	e001      	b.n	8000b4c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000008 	.word	0x20000008
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000004 	.word	0x20000004

08000b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b68:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <HAL_IncTick+0x20>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_IncTick+0x24>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4413      	add	r3, r2
 8000b74:	4a04      	ldr	r2, [pc, #16]	; (8000b88 <HAL_IncTick+0x24>)
 8000b76:	6013      	str	r3, [r2, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000114 	.word	0x20000114

08000b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b90:	4b03      	ldr	r3, [pc, #12]	; (8000ba0 <HAL_GetTick+0x14>)
 8000b92:	681b      	ldr	r3, [r3, #0]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000114 	.word	0x20000114

08000ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bba:	68ba      	ldr	r2, [r7, #8]
 8000bbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd6:	4a04      	ldr	r2, [pc, #16]	; (8000be8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	60d3      	str	r3, [r2, #12]
}
 8000bdc:	bf00      	nop
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf0:	4b04      	ldr	r3, [pc, #16]	; (8000c04 <__NVIC_GetPriorityGrouping+0x18>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	0a1b      	lsrs	r3, r3, #8
 8000bf6:	f003 0307 	and.w	r3, r3, #7
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	6039      	str	r1, [r7, #0]
 8000c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	db0a      	blt.n	8000c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	490c      	ldr	r1, [pc, #48]	; (8000c54 <__NVIC_SetPriority+0x4c>)
 8000c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c26:	0112      	lsls	r2, r2, #4
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	440b      	add	r3, r1
 8000c2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c30:	e00a      	b.n	8000c48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4908      	ldr	r1, [pc, #32]	; (8000c58 <__NVIC_SetPriority+0x50>)
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	3b04      	subs	r3, #4
 8000c40:	0112      	lsls	r2, r2, #4
 8000c42:	b2d2      	uxtb	r2, r2
 8000c44:	440b      	add	r3, r1
 8000c46:	761a      	strb	r2, [r3, #24]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	e000e100 	.word	0xe000e100
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b089      	sub	sp, #36	; 0x24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	f1c3 0307 	rsb	r3, r3, #7
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	bf28      	it	cs
 8000c7a:	2304      	movcs	r3, #4
 8000c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3304      	adds	r3, #4
 8000c82:	2b06      	cmp	r3, #6
 8000c84:	d902      	bls.n	8000c8c <NVIC_EncodePriority+0x30>
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3b03      	subs	r3, #3
 8000c8a:	e000      	b.n	8000c8e <NVIC_EncodePriority+0x32>
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c90:	f04f 32ff 	mov.w	r2, #4294967295
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43da      	mvns	r2, r3
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	401a      	ands	r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cae:	43d9      	mvns	r1, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	4313      	orrs	r3, r2
         );
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3724      	adds	r7, #36	; 0x24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cd4:	d301      	bcc.n	8000cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e00f      	b.n	8000cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cda:	4a0a      	ldr	r2, [pc, #40]	; (8000d04 <SysTick_Config+0x40>)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ce2:	210f      	movs	r1, #15
 8000ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce8:	f7ff ff8e 	bl	8000c08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <SysTick_Config+0x40>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cf2:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <SysTick_Config+0x40>)
 8000cf4:	2207      	movs	r2, #7
 8000cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	e000e010 	.word	0xe000e010

08000d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ff47 	bl	8000ba4 <__NVIC_SetPriorityGrouping>
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b086      	sub	sp, #24
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	607a      	str	r2, [r7, #4]
 8000d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d30:	f7ff ff5c 	bl	8000bec <__NVIC_GetPriorityGrouping>
 8000d34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	6978      	ldr	r0, [r7, #20]
 8000d3c:	f7ff ff8e 	bl	8000c5c <NVIC_EncodePriority>
 8000d40:	4602      	mov	r2, r0
 8000d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d46:	4611      	mov	r1, r2
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff5d 	bl	8000c08 <__NVIC_SetPriority>
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b082      	sub	sp, #8
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f7ff ffb0 	bl	8000cc4 <SysTick_Config>
 8000d64:	4603      	mov	r3, r0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b087      	sub	sp, #28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d7e:	e17f      	b.n	8001080 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	2101      	movs	r1, #1
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f000 8171 	beq.w	800107a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 0303 	and.w	r3, r3, #3
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d005      	beq.n	8000db0 <HAL_GPIO_Init+0x40>
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 0303 	and.w	r3, r3, #3
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d130      	bne.n	8000e12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	2203      	movs	r2, #3
 8000dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	68da      	ldr	r2, [r3, #12]
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000de6:	2201      	movs	r2, #1
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	091b      	lsrs	r3, r3, #4
 8000dfc:	f003 0201 	and.w	r2, r3, #1
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	2b03      	cmp	r3, #3
 8000e1c:	d118      	bne.n	8000e50 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e24:	2201      	movs	r2, #1
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	08db      	lsrs	r3, r3, #3
 8000e3a:	f003 0201 	and.w	r2, r3, #1
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f003 0303 	and.w	r3, r3, #3
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d017      	beq.n	8000e8c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	2203      	movs	r2, #3
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	689a      	ldr	r2, [r3, #8]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 0303 	and.w	r3, r3, #3
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d123      	bne.n	8000ee0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	08da      	lsrs	r2, r3, #3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3208      	adds	r2, #8
 8000ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	f003 0307 	and.w	r3, r3, #7
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	220f      	movs	r2, #15
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	691a      	ldr	r2, [r3, #16]
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	08da      	lsrs	r2, r3, #3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	3208      	adds	r2, #8
 8000eda:	6939      	ldr	r1, [r7, #16]
 8000edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	2203      	movs	r2, #3
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0203 	and.w	r2, r3, #3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	f000 80ac 	beq.w	800107a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	4b5f      	ldr	r3, [pc, #380]	; (80010a0 <HAL_GPIO_Init+0x330>)
 8000f24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f26:	4a5e      	ldr	r2, [pc, #376]	; (80010a0 <HAL_GPIO_Init+0x330>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f2e:	4b5c      	ldr	r3, [pc, #368]	; (80010a0 <HAL_GPIO_Init+0x330>)
 8000f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f3a:	4a5a      	ldr	r2, [pc, #360]	; (80010a4 <HAL_GPIO_Init+0x334>)
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	089b      	lsrs	r3, r3, #2
 8000f40:	3302      	adds	r3, #2
 8000f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	220f      	movs	r2, #15
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f64:	d025      	beq.n	8000fb2 <HAL_GPIO_Init+0x242>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4f      	ldr	r2, [pc, #316]	; (80010a8 <HAL_GPIO_Init+0x338>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d01f      	beq.n	8000fae <HAL_GPIO_Init+0x23e>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4e      	ldr	r2, [pc, #312]	; (80010ac <HAL_GPIO_Init+0x33c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d019      	beq.n	8000faa <HAL_GPIO_Init+0x23a>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4d      	ldr	r2, [pc, #308]	; (80010b0 <HAL_GPIO_Init+0x340>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d013      	beq.n	8000fa6 <HAL_GPIO_Init+0x236>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4c      	ldr	r2, [pc, #304]	; (80010b4 <HAL_GPIO_Init+0x344>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d00d      	beq.n	8000fa2 <HAL_GPIO_Init+0x232>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4b      	ldr	r2, [pc, #300]	; (80010b8 <HAL_GPIO_Init+0x348>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d007      	beq.n	8000f9e <HAL_GPIO_Init+0x22e>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4a      	ldr	r2, [pc, #296]	; (80010bc <HAL_GPIO_Init+0x34c>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d101      	bne.n	8000f9a <HAL_GPIO_Init+0x22a>
 8000f96:	2306      	movs	r3, #6
 8000f98:	e00c      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000f9a:	2307      	movs	r3, #7
 8000f9c:	e00a      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	e008      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	e006      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e004      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000faa:	2302      	movs	r3, #2
 8000fac:	e002      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <HAL_GPIO_Init+0x244>
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	697a      	ldr	r2, [r7, #20]
 8000fb6:	f002 0203 	and.w	r2, r2, #3
 8000fba:	0092      	lsls	r2, r2, #2
 8000fbc:	4093      	lsls	r3, r2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fc4:	4937      	ldr	r1, [pc, #220]	; (80010a4 <HAL_GPIO_Init+0x334>)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	089b      	lsrs	r3, r3, #2
 8000fca:	3302      	adds	r3, #2
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fd2:	4b3b      	ldr	r3, [pc, #236]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d003      	beq.n	8000ff6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ff6:	4a32      	ldr	r2, [pc, #200]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ffc:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	43db      	mvns	r3, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001020:	4a27      	ldr	r2, [pc, #156]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001026:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	43db      	mvns	r3, r3
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4313      	orrs	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800104a:	4a1d      	ldr	r2, [pc, #116]	; (80010c0 <HAL_GPIO_Init+0x350>)
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	43db      	mvns	r3, r3
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	4013      	ands	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800106c:	693a      	ldr	r2, [r7, #16]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	4313      	orrs	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <HAL_GPIO_Init+0x350>)
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	3301      	adds	r3, #1
 800107e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	fa22 f303 	lsr.w	r3, r2, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	f47f ae78 	bne.w	8000d80 <HAL_GPIO_Init+0x10>
  }
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	371c      	adds	r7, #28
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40010000 	.word	0x40010000
 80010a8:	48000400 	.word	0x48000400
 80010ac:	48000800 	.word	0x48000800
 80010b0:	48000c00 	.word	0x48000c00
 80010b4:	48001000 	.word	0x48001000
 80010b8:	48001400 	.word	0x48001400
 80010bc:	48001800 	.word	0x48001800
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691a      	ldr	r2, [r3, #16]
 80010d4:	887b      	ldrh	r3, [r7, #2]
 80010d6:	4013      	ands	r3, r2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d002      	beq.n	80010e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010dc:	2301      	movs	r3, #1
 80010de:	73fb      	strb	r3, [r7, #15]
 80010e0:	e001      	b.n	80010e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001104:	787b      	ldrb	r3, [r7, #1]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800110a:	887a      	ldrh	r2, [r7, #2]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001110:	e002      	b.n	8001118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001112:	887a      	ldrh	r2, [r7, #2]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <HAL_PWREx_GetVoltageRange+0x18>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40007000 	.word	0x40007000

08001140 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800114e:	d130      	bne.n	80011b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001150:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800115c:	d038      	beq.n	80011d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800115e:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001166:	4a1e      	ldr	r2, [pc, #120]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001168:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800116c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800116e:	4b1d      	ldr	r3, [pc, #116]	; (80011e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2232      	movs	r2, #50	; 0x32
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800117a:	fba2 2303 	umull	r2, r3, r2, r3
 800117e:	0c9b      	lsrs	r3, r3, #18
 8001180:	3301      	adds	r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001184:	e002      	b.n	800118c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	3b01      	subs	r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800118c:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001198:	d102      	bne.n	80011a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1f2      	bne.n	8001186 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011ac:	d110      	bne.n	80011d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e00f      	b.n	80011d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011b2:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011be:	d007      	beq.n	80011d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011c8:	4a05      	ldr	r2, [pc, #20]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40007000 	.word	0x40007000
 80011e4:	20000000 	.word	0x20000000
 80011e8:	431bde83 	.word	0x431bde83

080011ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e3ca      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011fe:	4b97      	ldr	r3, [pc, #604]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001208:	4b94      	ldr	r3, [pc, #592]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	f003 0303 	and.w	r3, r3, #3
 8001210:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0310 	and.w	r3, r3, #16
 800121a:	2b00      	cmp	r3, #0
 800121c:	f000 80e4 	beq.w	80013e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d007      	beq.n	8001236 <HAL_RCC_OscConfig+0x4a>
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	2b0c      	cmp	r3, #12
 800122a:	f040 808b 	bne.w	8001344 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	2b01      	cmp	r3, #1
 8001232:	f040 8087 	bne.w	8001344 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001236:	4b89      	ldr	r3, [pc, #548]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d005      	beq.n	800124e <HAL_RCC_OscConfig+0x62>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e3a2      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a1a      	ldr	r2, [r3, #32]
 8001252:	4b82      	ldr	r3, [pc, #520]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	2b00      	cmp	r3, #0
 800125c:	d004      	beq.n	8001268 <HAL_RCC_OscConfig+0x7c>
 800125e:	4b7f      	ldr	r3, [pc, #508]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001266:	e005      	b.n	8001274 <HAL_RCC_OscConfig+0x88>
 8001268:	4b7c      	ldr	r3, [pc, #496]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800126a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800126e:	091b      	lsrs	r3, r3, #4
 8001270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001274:	4293      	cmp	r3, r2
 8001276:	d223      	bcs.n	80012c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a1b      	ldr	r3, [r3, #32]
 800127c:	4618      	mov	r0, r3
 800127e:	f000 fd55 	bl	8001d2c <RCC_SetFlashLatencyFromMSIRange>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e383      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800128c:	4b73      	ldr	r3, [pc, #460]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a72      	ldr	r2, [pc, #456]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001292:	f043 0308 	orr.w	r3, r3, #8
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	4b70      	ldr	r3, [pc, #448]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	496d      	ldr	r1, [pc, #436]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012aa:	4b6c      	ldr	r3, [pc, #432]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	4968      	ldr	r1, [pc, #416]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	604b      	str	r3, [r1, #4]
 80012be:	e025      	b.n	800130c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012c0:	4b66      	ldr	r3, [pc, #408]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a65      	ldr	r2, [pc, #404]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	4b63      	ldr	r3, [pc, #396]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6a1b      	ldr	r3, [r3, #32]
 80012d8:	4960      	ldr	r1, [pc, #384]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012da:	4313      	orrs	r3, r2
 80012dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012de:	4b5f      	ldr	r3, [pc, #380]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	021b      	lsls	r3, r3, #8
 80012ec:	495b      	ldr	r1, [pc, #364]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d109      	bne.n	800130c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fd15 	bl	8001d2c <RCC_SetFlashLatencyFromMSIRange>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e343      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800130c:	f000 fc4a 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001310:	4602      	mov	r2, r0
 8001312:	4b52      	ldr	r3, [pc, #328]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	f003 030f 	and.w	r3, r3, #15
 800131c:	4950      	ldr	r1, [pc, #320]	; (8001460 <HAL_RCC_OscConfig+0x274>)
 800131e:	5ccb      	ldrb	r3, [r1, r3]
 8001320:	f003 031f 	and.w	r3, r3, #31
 8001324:	fa22 f303 	lsr.w	r3, r2, r3
 8001328:	4a4e      	ldr	r2, [pc, #312]	; (8001464 <HAL_RCC_OscConfig+0x278>)
 800132a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800132c:	4b4e      	ldr	r3, [pc, #312]	; (8001468 <HAL_RCC_OscConfig+0x27c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fbdb 	bl	8000aec <HAL_InitTick>
 8001336:	4603      	mov	r3, r0
 8001338:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d052      	beq.n	80013e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	e327      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d032      	beq.n	80013b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800134c:	4b43      	ldr	r3, [pc, #268]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a42      	ldr	r2, [pc, #264]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001358:	f7ff fc18 	bl	8000b8c <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001360:	f7ff fc14 	bl	8000b8c <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e310      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001372:	4b3a      	ldr	r3, [pc, #232]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800137e:	4b37      	ldr	r3, [pc, #220]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a36      	ldr	r2, [pc, #216]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001384:	f043 0308 	orr.w	r3, r3, #8
 8001388:	6013      	str	r3, [r2, #0]
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	4931      	ldr	r1, [pc, #196]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001398:	4313      	orrs	r3, r2
 800139a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800139c:	4b2f      	ldr	r3, [pc, #188]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	492c      	ldr	r1, [pc, #176]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
 80013b0:	e01a      	b.n	80013e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013b2:	4b2a      	ldr	r3, [pc, #168]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a29      	ldr	r2, [pc, #164]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80013b8:	f023 0301 	bic.w	r3, r3, #1
 80013bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013be:	f7ff fbe5 	bl	8000b8c <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013c6:	f7ff fbe1 	bl	8000b8c <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e2dd      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 0302 	and.w	r3, r3, #2
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1f0      	bne.n	80013c6 <HAL_RCC_OscConfig+0x1da>
 80013e4:	e000      	b.n	80013e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d074      	beq.n	80014de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	2b08      	cmp	r3, #8
 80013f8:	d005      	beq.n	8001406 <HAL_RCC_OscConfig+0x21a>
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	2b0c      	cmp	r3, #12
 80013fe:	d10e      	bne.n	800141e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	2b03      	cmp	r3, #3
 8001404:	d10b      	bne.n	800141e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d064      	beq.n	80014dc <HAL_RCC_OscConfig+0x2f0>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d160      	bne.n	80014dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e2ba      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001426:	d106      	bne.n	8001436 <HAL_RCC_OscConfig+0x24a>
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a0b      	ldr	r2, [pc, #44]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800142e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	e026      	b.n	8001484 <HAL_RCC_OscConfig+0x298>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800143e:	d115      	bne.n	800146c <HAL_RCC_OscConfig+0x280>
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a05      	ldr	r2, [pc, #20]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001446:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4b03      	ldr	r3, [pc, #12]	; (800145c <HAL_RCC_OscConfig+0x270>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a02      	ldr	r2, [pc, #8]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001452:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	e014      	b.n	8001484 <HAL_RCC_OscConfig+0x298>
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000
 8001460:	08003b60 	.word	0x08003b60
 8001464:	20000000 	.word	0x20000000
 8001468:	20000004 	.word	0x20000004
 800146c:	4ba0      	ldr	r3, [pc, #640]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a9f      	ldr	r2, [pc, #636]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001476:	6013      	str	r3, [r2, #0]
 8001478:	4b9d      	ldr	r3, [pc, #628]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a9c      	ldr	r2, [pc, #624]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800147e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d013      	beq.n	80014b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fb7e 	bl	8000b8c <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001494:	f7ff fb7a 	bl	8000b8c <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b64      	cmp	r3, #100	; 0x64
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e276      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014a6:	4b92      	ldr	r3, [pc, #584]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0f0      	beq.n	8001494 <HAL_RCC_OscConfig+0x2a8>
 80014b2:	e014      	b.n	80014de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b4:	f7ff fb6a 	bl	8000b8c <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014bc:	f7ff fb66 	bl	8000b8c <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b64      	cmp	r3, #100	; 0x64
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e262      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ce:	4b88      	ldr	r3, [pc, #544]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1f0      	bne.n	80014bc <HAL_RCC_OscConfig+0x2d0>
 80014da:	e000      	b.n	80014de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d060      	beq.n	80015ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	2b04      	cmp	r3, #4
 80014ee:	d005      	beq.n	80014fc <HAL_RCC_OscConfig+0x310>
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2b0c      	cmp	r3, #12
 80014f4:	d119      	bne.n	800152a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d116      	bne.n	800152a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014fc:	4b7c      	ldr	r3, [pc, #496]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001504:	2b00      	cmp	r3, #0
 8001506:	d005      	beq.n	8001514 <HAL_RCC_OscConfig+0x328>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e23f      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001514:	4b76      	ldr	r3, [pc, #472]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	061b      	lsls	r3, r3, #24
 8001522:	4973      	ldr	r1, [pc, #460]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001524:	4313      	orrs	r3, r2
 8001526:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001528:	e040      	b.n	80015ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d023      	beq.n	800157a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001532:	4b6f      	ldr	r3, [pc, #444]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a6e      	ldr	r2, [pc, #440]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153e:	f7ff fb25 	bl	8000b8c <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001546:	f7ff fb21 	bl	8000b8c <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e21d      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001558:	4b65      	ldr	r3, [pc, #404]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0f0      	beq.n	8001546 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001564:	4b62      	ldr	r3, [pc, #392]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	061b      	lsls	r3, r3, #24
 8001572:	495f      	ldr	r1, [pc, #380]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
 8001578:	e018      	b.n	80015ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800157a:	4b5d      	ldr	r3, [pc, #372]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a5c      	ldr	r2, [pc, #368]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001586:	f7ff fb01 	bl	8000b8c <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158e:	f7ff fafd 	bl	8000b8c <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e1f9      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a0:	4b53      	ldr	r3, [pc, #332]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1f0      	bne.n	800158e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0308 	and.w	r3, r3, #8
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d03c      	beq.n	8001632 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d01c      	beq.n	80015fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c0:	4b4b      	ldr	r3, [pc, #300]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80015c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c6:	4a4a      	ldr	r2, [pc, #296]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d0:	f7ff fadc 	bl	8000b8c <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d8:	f7ff fad8 	bl	8000b8c <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e1d4      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ea:	4b41      	ldr	r3, [pc, #260]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80015ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d0ef      	beq.n	80015d8 <HAL_RCC_OscConfig+0x3ec>
 80015f8:	e01b      	b.n	8001632 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015fa:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80015fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001600:	4a3b      	ldr	r2, [pc, #236]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001602:	f023 0301 	bic.w	r3, r3, #1
 8001606:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160a:	f7ff fabf 	bl	8000b8c <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001612:	f7ff fabb 	bl	8000b8c <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e1b7      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001624:	4b32      	ldr	r3, [pc, #200]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001626:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ef      	bne.n	8001612 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0304 	and.w	r3, r3, #4
 800163a:	2b00      	cmp	r3, #0
 800163c:	f000 80a6 	beq.w	800178c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001640:	2300      	movs	r3, #0
 8001642:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001644:	4b2a      	ldr	r3, [pc, #168]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10d      	bne.n	800166c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001650:	4b27      	ldr	r3, [pc, #156]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001654:	4a26      	ldr	r2, [pc, #152]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 8001656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800165a:	6593      	str	r3, [r2, #88]	; 0x58
 800165c:	4b24      	ldr	r3, [pc, #144]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 800165e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001668:	2301      	movs	r3, #1
 800166a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800166c:	4b21      	ldr	r3, [pc, #132]	; (80016f4 <HAL_RCC_OscConfig+0x508>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001674:	2b00      	cmp	r3, #0
 8001676:	d118      	bne.n	80016aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001678:	4b1e      	ldr	r3, [pc, #120]	; (80016f4 <HAL_RCC_OscConfig+0x508>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a1d      	ldr	r2, [pc, #116]	; (80016f4 <HAL_RCC_OscConfig+0x508>)
 800167e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001684:	f7ff fa82 	bl	8000b8c <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800168c:	f7ff fa7e 	bl	8000b8c <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e17a      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800169e:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <HAL_RCC_OscConfig+0x508>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d108      	bne.n	80016c4 <HAL_RCC_OscConfig+0x4d8>
 80016b2:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b8:	4a0d      	ldr	r2, [pc, #52]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016c2:	e029      	b.n	8001718 <HAL_RCC_OscConfig+0x52c>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b05      	cmp	r3, #5
 80016ca:	d115      	bne.n	80016f8 <HAL_RCC_OscConfig+0x50c>
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d2:	4a07      	ldr	r2, [pc, #28]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016d4:	f043 0304 	orr.w	r3, r3, #4
 80016d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016e2:	4a03      	ldr	r2, [pc, #12]	; (80016f0 <HAL_RCC_OscConfig+0x504>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016ec:	e014      	b.n	8001718 <HAL_RCC_OscConfig+0x52c>
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40007000 	.word	0x40007000
 80016f8:	4b9c      	ldr	r3, [pc, #624]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80016fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016fe:	4a9b      	ldr	r2, [pc, #620]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001700:	f023 0301 	bic.w	r3, r3, #1
 8001704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001708:	4b98      	ldr	r3, [pc, #608]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800170a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800170e:	4a97      	ldr	r2, [pc, #604]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001710:	f023 0304 	bic.w	r3, r3, #4
 8001714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d016      	beq.n	800174e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001720:	f7ff fa34 	bl	8000b8c <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001726:	e00a      	b.n	800173e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f7ff fa30 	bl	8000b8c <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e12a      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800173e:	4b8b      	ldr	r3, [pc, #556]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0ed      	beq.n	8001728 <HAL_RCC_OscConfig+0x53c>
 800174c:	e015      	b.n	800177a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174e:	f7ff fa1d 	bl	8000b8c <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001754:	e00a      	b.n	800176c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001756:	f7ff fa19 	bl	8000b8c <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	f241 3288 	movw	r2, #5000	; 0x1388
 8001764:	4293      	cmp	r3, r2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e113      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800176c:	4b7f      	ldr	r3, [pc, #508]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800176e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1ed      	bne.n	8001756 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800177a:	7ffb      	ldrb	r3, [r7, #31]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d105      	bne.n	800178c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001780:	4b7a      	ldr	r3, [pc, #488]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001784:	4a79      	ldr	r2, [pc, #484]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800178a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001790:	2b00      	cmp	r3, #0
 8001792:	f000 80fe 	beq.w	8001992 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179a:	2b02      	cmp	r3, #2
 800179c:	f040 80d0 	bne.w	8001940 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80017a0:	4b72      	ldr	r3, [pc, #456]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f003 0203 	and.w	r2, r3, #3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d130      	bne.n	8001816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	3b01      	subs	r3, #1
 80017c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d127      	bne.n	8001816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d11f      	bne.n	8001816 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017e0:	2a07      	cmp	r2, #7
 80017e2:	bf14      	ite	ne
 80017e4:	2201      	movne	r2, #1
 80017e6:	2200      	moveq	r2, #0
 80017e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d113      	bne.n	8001816 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f8:	085b      	lsrs	r3, r3, #1
 80017fa:	3b01      	subs	r3, #1
 80017fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017fe:	429a      	cmp	r2, r3
 8001800:	d109      	bne.n	8001816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	085b      	lsrs	r3, r3, #1
 800180e:	3b01      	subs	r3, #1
 8001810:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001812:	429a      	cmp	r2, r3
 8001814:	d06e      	beq.n	80018f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	2b0c      	cmp	r3, #12
 800181a:	d069      	beq.n	80018f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800181c:	4b53      	ldr	r3, [pc, #332]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d105      	bne.n	8001834 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001828:	4b50      	ldr	r3, [pc, #320]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0ad      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001838:	4b4c      	ldr	r3, [pc, #304]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a4b      	ldr	r2, [pc, #300]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800183e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001842:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001844:	f7ff f9a2 	bl	8000b8c <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800184c:	f7ff f99e 	bl	8000b8c <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e09a      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800185e:	4b43      	ldr	r3, [pc, #268]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186a:	4b40      	ldr	r3, [pc, #256]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800186c:	68da      	ldr	r2, [r3, #12]
 800186e:	4b40      	ldr	r3, [pc, #256]	; (8001970 <HAL_RCC_OscConfig+0x784>)
 8001870:	4013      	ands	r3, r2
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800187a:	3a01      	subs	r2, #1
 800187c:	0112      	lsls	r2, r2, #4
 800187e:	4311      	orrs	r1, r2
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001884:	0212      	lsls	r2, r2, #8
 8001886:	4311      	orrs	r1, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800188c:	0852      	lsrs	r2, r2, #1
 800188e:	3a01      	subs	r2, #1
 8001890:	0552      	lsls	r2, r2, #21
 8001892:	4311      	orrs	r1, r2
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001898:	0852      	lsrs	r2, r2, #1
 800189a:	3a01      	subs	r2, #1
 800189c:	0652      	lsls	r2, r2, #25
 800189e:	4311      	orrs	r1, r2
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018a4:	0912      	lsrs	r2, r2, #4
 80018a6:	0452      	lsls	r2, r2, #17
 80018a8:	430a      	orrs	r2, r1
 80018aa:	4930      	ldr	r1, [pc, #192]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a2d      	ldr	r2, [pc, #180]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018bc:	4b2b      	ldr	r3, [pc, #172]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	4a2a      	ldr	r2, [pc, #168]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018c8:	f7ff f960 	bl	8000b8c <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff f95c 	bl	8000b8c <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e058      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e2:	4b22      	ldr	r3, [pc, #136]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ee:	e050      	b.n	8001992 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e04f      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f4:	4b1d      	ldr	r3, [pc, #116]	; (800196c <HAL_RCC_OscConfig+0x780>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d148      	bne.n	8001992 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001900:	4b1a      	ldr	r3, [pc, #104]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a19      	ldr	r2, [pc, #100]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800190a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800190c:	4b17      	ldr	r3, [pc, #92]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	4a16      	ldr	r2, [pc, #88]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001912:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001916:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001918:	f7ff f938 	bl	8000b8c <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001920:	f7ff f934 	bl	8000b8c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e030      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001932:	4b0e      	ldr	r3, [pc, #56]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0f0      	beq.n	8001920 <HAL_RCC_OscConfig+0x734>
 800193e:	e028      	b.n	8001992 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	2b0c      	cmp	r3, #12
 8001944:	d023      	beq.n	800198e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <HAL_RCC_OscConfig+0x780>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a08      	ldr	r2, [pc, #32]	; (800196c <HAL_RCC_OscConfig+0x780>)
 800194c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001952:	f7ff f91b 	bl	8000b8c <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001958:	e00c      	b.n	8001974 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195a:	f7ff f917 	bl	8000b8c <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d905      	bls.n	8001974 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e013      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
 800196c:	40021000 	.word	0x40021000
 8001970:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <HAL_RCC_OscConfig+0x7b0>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1ec      	bne.n	800195a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_RCC_OscConfig+0x7b0>)
 8001982:	68da      	ldr	r2, [r3, #12]
 8001984:	4905      	ldr	r1, [pc, #20]	; (800199c <HAL_RCC_OscConfig+0x7b0>)
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <HAL_RCC_OscConfig+0x7b4>)
 8001988:	4013      	ands	r3, r2
 800198a:	60cb      	str	r3, [r1, #12]
 800198c:	e001      	b.n	8001992 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3720      	adds	r7, #32
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40021000 	.word	0x40021000
 80019a0:	feeefffc 	.word	0xfeeefffc

080019a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0e7      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019b8:	4b75      	ldr	r3, [pc, #468]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0307 	and.w	r3, r3, #7
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d910      	bls.n	80019e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c6:	4b72      	ldr	r3, [pc, #456]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f023 0207 	bic.w	r2, r3, #7
 80019ce:	4970      	ldr	r1, [pc, #448]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d6:	4b6e      	ldr	r3, [pc, #440]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e0cf      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d010      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	4b66      	ldr	r3, [pc, #408]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d908      	bls.n	8001a16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a04:	4b63      	ldr	r3, [pc, #396]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	4960      	ldr	r1, [pc, #384]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d04c      	beq.n	8001abc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d107      	bne.n	8001a3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2a:	4b5a      	ldr	r3, [pc, #360]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d121      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e0a6      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d107      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a42:	4b54      	ldr	r3, [pc, #336]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d115      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e09a      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d107      	bne.n	8001a6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a5a:	4b4e      	ldr	r3, [pc, #312]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d109      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e08e      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a6a:	4b4a      	ldr	r3, [pc, #296]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e086      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a7a:	4b46      	ldr	r3, [pc, #280]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f023 0203 	bic.w	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	4943      	ldr	r1, [pc, #268]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a8c:	f7ff f87e 	bl	8000b8c <HAL_GetTick>
 8001a90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a92:	e00a      	b.n	8001aaa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a94:	f7ff f87a 	bl	8000b8c <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e06e      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aaa:	4b3a      	ldr	r3, [pc, #232]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f003 020c 	and.w	r2, r3, #12
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d1eb      	bne.n	8001a94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d010      	beq.n	8001aea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d208      	bcs.n	8001aea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ad8:	4b2e      	ldr	r3, [pc, #184]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	492b      	ldr	r1, [pc, #172]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aea:	4b29      	ldr	r3, [pc, #164]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d210      	bcs.n	8001b1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af8:	4b25      	ldr	r3, [pc, #148]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 0207 	bic.w	r2, r3, #7
 8001b00:	4923      	ldr	r1, [pc, #140]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b08:	4b21      	ldr	r3, [pc, #132]	; (8001b90 <HAL_RCC_ClockConfig+0x1ec>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d001      	beq.n	8001b1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e036      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b26:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	4918      	ldr	r1, [pc, #96]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0308 	and.w	r3, r3, #8
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d009      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4910      	ldr	r1, [pc, #64]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b58:	f000 f824 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	091b      	lsrs	r3, r3, #4
 8001b64:	f003 030f 	and.w	r3, r3, #15
 8001b68:	490b      	ldr	r1, [pc, #44]	; (8001b98 <HAL_RCC_ClockConfig+0x1f4>)
 8001b6a:	5ccb      	ldrb	r3, [r1, r3]
 8001b6c:	f003 031f 	and.w	r3, r3, #31
 8001b70:	fa22 f303 	lsr.w	r3, r2, r3
 8001b74:	4a09      	ldr	r2, [pc, #36]	; (8001b9c <HAL_RCC_ClockConfig+0x1f8>)
 8001b76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe ffb5 	bl	8000aec <HAL_InitTick>
 8001b82:	4603      	mov	r3, r0
 8001b84:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b86:	7afb      	ldrb	r3, [r7, #11]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40022000 	.word	0x40022000
 8001b94:	40021000 	.word	0x40021000
 8001b98:	08003b60 	.word	0x08003b60
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	; 0x24
 8001ba8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bb2:	4b3e      	ldr	r3, [pc, #248]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 030c 	and.w	r3, r3, #12
 8001bba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bbc:	4b3b      	ldr	r3, [pc, #236]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f003 0303 	and.w	r3, r3, #3
 8001bc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	2b0c      	cmp	r3, #12
 8001bd0:	d121      	bne.n	8001c16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d11e      	bne.n	8001c16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bd8:	4b34      	ldr	r3, [pc, #208]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0308 	and.w	r3, r3, #8
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d107      	bne.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001be4:	4b31      	ldr	r3, [pc, #196]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bea:	0a1b      	lsrs	r3, r3, #8
 8001bec:	f003 030f 	and.w	r3, r3, #15
 8001bf0:	61fb      	str	r3, [r7, #28]
 8001bf2:	e005      	b.n	8001c00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bf4:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c00:	4a2b      	ldr	r2, [pc, #172]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10d      	bne.n	8001c2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c14:	e00a      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d102      	bne.n	8001c22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c1c:	4b25      	ldr	r3, [pc, #148]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c1e:	61bb      	str	r3, [r7, #24]
 8001c20:	e004      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b08      	cmp	r3, #8
 8001c26:	d101      	bne.n	8001c2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c28:	4b23      	ldr	r3, [pc, #140]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	2b0c      	cmp	r3, #12
 8001c30:	d134      	bne.n	8001c9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d003      	beq.n	8001c4a <HAL_RCC_GetSysClockFreq+0xa6>
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	2b03      	cmp	r3, #3
 8001c46:	d003      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0xac>
 8001c48:	e005      	b.n	8001c56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c4c:	617b      	str	r3, [r7, #20]
      break;
 8001c4e:	e005      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c50:	4b19      	ldr	r3, [pc, #100]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c52:	617b      	str	r3, [r7, #20]
      break;
 8001c54:	e002      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	617b      	str	r3, [r7, #20]
      break;
 8001c5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c5c:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	091b      	lsrs	r3, r3, #4
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	3301      	adds	r3, #1
 8001c68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	0a1b      	lsrs	r3, r3, #8
 8001c70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	fb03 f202 	mul.w	r2, r3, r2
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c82:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <HAL_RCC_GetSysClockFreq+0x108>)
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	0e5b      	lsrs	r3, r3, #25
 8001c88:	f003 0303 	and.w	r3, r3, #3
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c9c:	69bb      	ldr	r3, [r7, #24]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3724      	adds	r7, #36	; 0x24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	08003b78 	.word	0x08003b78
 8001cb4:	00f42400 	.word	0x00f42400
 8001cb8:	007a1200 	.word	0x007a1200

08001cbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cd8:	f7ff fff0 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	4904      	ldr	r1, [pc, #16]	; (8001cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cea:	5ccb      	ldrb	r3, [r1, r3]
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	08003b70 	.word	0x08003b70

08001d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d04:	f7ff ffda 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	0adb      	lsrs	r3, r3, #11
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	4904      	ldr	r1, [pc, #16]	; (8001d28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	f003 031f 	and.w	r3, r3, #31
 8001d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40021000 	.word	0x40021000
 8001d28:	08003b70 	.word	0x08003b70

08001d2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d38:	4b2a      	ldr	r3, [pc, #168]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d44:	f7ff f9ee 	bl	8001124 <HAL_PWREx_GetVoltageRange>
 8001d48:	6178      	str	r0, [r7, #20]
 8001d4a:	e014      	b.n	8001d76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d4c:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d50:	4a24      	ldr	r2, [pc, #144]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d56:	6593      	str	r3, [r2, #88]	; 0x58
 8001d58:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d64:	f7ff f9de 	bl	8001124 <HAL_PWREx_GetVoltageRange>
 8001d68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d6a:	4b1e      	ldr	r3, [pc, #120]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6e:	4a1d      	ldr	r2, [pc, #116]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d74:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d7c:	d10b      	bne.n	8001d96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b80      	cmp	r3, #128	; 0x80
 8001d82:	d919      	bls.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2ba0      	cmp	r3, #160	; 0xa0
 8001d88:	d902      	bls.n	8001d90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	e013      	b.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d90:	2301      	movs	r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	e010      	b.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b80      	cmp	r3, #128	; 0x80
 8001d9a:	d902      	bls.n	8001da2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	e00a      	b.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b80      	cmp	r3, #128	; 0x80
 8001da6:	d102      	bne.n	8001dae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001da8:	2302      	movs	r3, #2
 8001daa:	613b      	str	r3, [r7, #16]
 8001dac:	e004      	b.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b70      	cmp	r3, #112	; 0x70
 8001db2:	d101      	bne.n	8001db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001db4:	2301      	movs	r3, #1
 8001db6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001db8:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f023 0207 	bic.w	r2, r3, #7
 8001dc0:	4909      	ldr	r1, [pc, #36]	; (8001de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dc8:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d001      	beq.n	8001dda <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40022000 	.word	0x40022000

08001dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001df4:	2300      	movs	r3, #0
 8001df6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001df8:	2300      	movs	r3, #0
 8001dfa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d041      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e10:	d02a      	beq.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e12:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e16:	d824      	bhi.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e1c:	d008      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e1e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e22:	d81e      	bhi.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00a      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e2c:	d010      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e2e:	e018      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e30:	4b86      	ldr	r3, [pc, #536]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a85      	ldr	r2, [pc, #532]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e3a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e3c:	e015      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3304      	adds	r3, #4
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fabb 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e4e:	e00c      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3320      	adds	r3, #32
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 fba6 	bl	80025a8 <RCCEx_PLLSAI2_Config>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e60:	e003      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	74fb      	strb	r3, [r7, #19]
      break;
 8001e66:	e000      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e6a:	7cfb      	ldrb	r3, [r7, #19]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d10b      	bne.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e70:	4b76      	ldr	r3, [pc, #472]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e76:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e7e:	4973      	ldr	r1, [pc, #460]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e86:	e001      	b.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e88:	7cfb      	ldrb	r3, [r7, #19]
 8001e8a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d041      	beq.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001ea0:	d02a      	beq.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001ea2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001ea6:	d824      	bhi.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ea8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001eac:	d008      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001eae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001eb2:	d81e      	bhi.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d00a      	beq.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ebc:	d010      	beq.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ebe:	e018      	b.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ec0:	4b62      	ldr	r3, [pc, #392]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4a61      	ldr	r2, [pc, #388]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ec6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ecc:	e015      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f000 fa73 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 8001eda:	4603      	mov	r3, r0
 8001edc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ede:	e00c      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3320      	adds	r3, #32
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fb5e 	bl	80025a8 <RCCEx_PLLSAI2_Config>
 8001eec:	4603      	mov	r3, r0
 8001eee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ef0:	e003      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	74fb      	strb	r3, [r7, #19]
      break;
 8001ef6:	e000      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001ef8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001efa:	7cfb      	ldrb	r3, [r7, #19]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10b      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f00:	4b52      	ldr	r3, [pc, #328]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f06:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f0e:	494f      	ldr	r1, [pc, #316]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f16:	e001      	b.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f18:	7cfb      	ldrb	r3, [r7, #19]
 8001f1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80a0 	beq.w	800206a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f2e:	4b47      	ldr	r3, [pc, #284]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00d      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f44:	4b41      	ldr	r3, [pc, #260]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f48:	4a40      	ldr	r2, [pc, #256]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f50:	4b3e      	ldr	r3, [pc, #248]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f60:	4b3b      	ldr	r3, [pc, #236]	; (8002050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a3a      	ldr	r2, [pc, #232]	; (8002050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f6c:	f7fe fe0e 	bl	8000b8c <HAL_GetTick>
 8001f70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f72:	e009      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f74:	f7fe fe0a 	bl	8000b8c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d902      	bls.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	74fb      	strb	r3, [r7, #19]
        break;
 8001f86:	e005      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f88:	4b31      	ldr	r3, [pc, #196]	; (8002050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0ef      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001f94:	7cfb      	ldrb	r3, [r7, #19]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d15c      	bne.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f9a:	4b2c      	ldr	r3, [pc, #176]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fa4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01f      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d019      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fb8:	4b24      	ldr	r3, [pc, #144]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fc4:	4b21      	ldr	r3, [pc, #132]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fca:	4a20      	ldr	r2, [pc, #128]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fd4:	4b1d      	ldr	r3, [pc, #116]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fda:	4a1c      	ldr	r2, [pc, #112]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fe4:	4a19      	ldr	r2, [pc, #100]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d016      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff6:	f7fe fdc9 	bl	8000b8c <HAL_GetTick>
 8001ffa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ffc:	e00b      	b.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffe:	f7fe fdc5 	bl	8000b8c <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	f241 3288 	movw	r2, #5000	; 0x1388
 800200c:	4293      	cmp	r3, r2
 800200e:	d902      	bls.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	74fb      	strb	r3, [r7, #19]
            break;
 8002014:	e006      	b.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0ec      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002024:	7cfb      	ldrb	r3, [r7, #19]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10c      	bne.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800202a:	4b08      	ldr	r3, [pc, #32]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002030:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800203a:	4904      	ldr	r1, [pc, #16]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203c:	4313      	orrs	r3, r2
 800203e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002042:	e009      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002044:	7cfb      	ldrb	r3, [r7, #19]
 8002046:	74bb      	strb	r3, [r7, #18]
 8002048:	e006      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002054:	7cfb      	ldrb	r3, [r7, #19]
 8002056:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002058:	7c7b      	ldrb	r3, [r7, #17]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d105      	bne.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800205e:	4b9e      	ldr	r3, [pc, #632]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002062:	4a9d      	ldr	r2, [pc, #628]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002064:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002068:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002076:	4b98      	ldr	r3, [pc, #608]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207c:	f023 0203 	bic.w	r2, r3, #3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002084:	4994      	ldr	r1, [pc, #592]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002098:	4b8f      	ldr	r3, [pc, #572]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800209a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209e:	f023 020c 	bic.w	r2, r3, #12
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a6:	498c      	ldr	r1, [pc, #560]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00a      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020ba:	4b87      	ldr	r3, [pc, #540]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	4983      	ldr	r1, [pc, #524]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00a      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020dc:	4b7e      	ldr	r3, [pc, #504]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	497b      	ldr	r1, [pc, #492]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0310 	and.w	r3, r3, #16
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020fe:	4b76      	ldr	r3, [pc, #472]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210c:	4972      	ldr	r1, [pc, #456]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800210e:	4313      	orrs	r3, r2
 8002110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0320 	and.w	r3, r3, #32
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00a      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002120:	4b6d      	ldr	r3, [pc, #436]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002126:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212e:	496a      	ldr	r1, [pc, #424]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00a      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002142:	4b65      	ldr	r3, [pc, #404]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002148:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002150:	4961      	ldr	r1, [pc, #388]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002152:	4313      	orrs	r3, r2
 8002154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00a      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002164:	4b5c      	ldr	r3, [pc, #368]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800216a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002172:	4959      	ldr	r1, [pc, #356]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002174:	4313      	orrs	r3, r2
 8002176:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00a      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002186:	4b54      	ldr	r3, [pc, #336]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002194:	4950      	ldr	r1, [pc, #320]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00a      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021a8:	4b4b      	ldr	r3, [pc, #300]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b6:	4948      	ldr	r1, [pc, #288]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021ca:	4b43      	ldr	r3, [pc, #268]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d8:	493f      	ldr	r1, [pc, #252]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d028      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021ec:	4b3a      	ldr	r3, [pc, #232]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021fa:	4937      	ldr	r1, [pc, #220]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002206:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800220a:	d106      	bne.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800220c:	4b32      	ldr	r3, [pc, #200]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	4a31      	ldr	r2, [pc, #196]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002212:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002216:	60d3      	str	r3, [r2, #12]
 8002218:	e011      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800221e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002222:	d10c      	bne.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3304      	adds	r3, #4
 8002228:	2101      	movs	r1, #1
 800222a:	4618      	mov	r0, r3
 800222c:	f000 f8c8 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 8002230:	4603      	mov	r3, r0
 8002232:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002234:	7cfb      	ldrb	r3, [r7, #19]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d028      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800224a:	4b23      	ldr	r3, [pc, #140]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002250:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002258:	491f      	ldr	r1, [pc, #124]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225a:	4313      	orrs	r3, r2
 800225c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002264:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002268:	d106      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800226a:	4b1b      	ldr	r3, [pc, #108]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	4a1a      	ldr	r2, [pc, #104]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002270:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002274:	60d3      	str	r3, [r2, #12]
 8002276:	e011      	b.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002280:	d10c      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	3304      	adds	r3, #4
 8002286:	2101      	movs	r1, #1
 8002288:	4618      	mov	r0, r3
 800228a:	f000 f899 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 800228e:	4603      	mov	r3, r0
 8002290:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002292:	7cfb      	ldrb	r3, [r7, #19]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002298:	7cfb      	ldrb	r3, [r7, #19]
 800229a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d02b      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022b6:	4908      	ldr	r1, [pc, #32]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022c6:	d109      	bne.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	4a02      	ldr	r2, [pc, #8]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022d2:	60d3      	str	r3, [r2, #12]
 80022d4:	e014      	b.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022d6:	bf00      	nop
 80022d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022e4:	d10c      	bne.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3304      	adds	r3, #4
 80022ea:	2101      	movs	r1, #1
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 f867 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 80022f2:	4603      	mov	r3, r0
 80022f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022f6:	7cfb      	ldrb	r3, [r7, #19]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80022fc:	7cfb      	ldrb	r3, [r7, #19]
 80022fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d02f      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800230c:	4b2b      	ldr	r3, [pc, #172]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002312:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800231a:	4928      	ldr	r1, [pc, #160]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800231c:	4313      	orrs	r3, r2
 800231e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800232a:	d10d      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3304      	adds	r3, #4
 8002330:	2102      	movs	r1, #2
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f844 	bl	80023c0 <RCCEx_PLLSAI1_Config>
 8002338:	4603      	mov	r3, r0
 800233a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800233c:	7cfb      	ldrb	r3, [r7, #19]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d014      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002342:	7cfb      	ldrb	r3, [r7, #19]
 8002344:	74bb      	strb	r3, [r7, #18]
 8002346:	e011      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800234c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002350:	d10c      	bne.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3320      	adds	r3, #32
 8002356:	2102      	movs	r1, #2
 8002358:	4618      	mov	r0, r3
 800235a:	f000 f925 	bl	80025a8 <RCCEx_PLLSAI2_Config>
 800235e:	4603      	mov	r3, r0
 8002360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002362:	7cfb      	ldrb	r3, [r7, #19]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002368:	7cfb      	ldrb	r3, [r7, #19]
 800236a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002378:	4b10      	ldr	r3, [pc, #64]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002386:	490d      	ldr	r1, [pc, #52]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00b      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023aa:	4904      	ldr	r1, [pc, #16]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40021000 	.word	0x40021000

080023c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023ce:	4b75      	ldr	r3, [pc, #468]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d018      	beq.n	800240c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023da:	4b72      	ldr	r3, [pc, #456]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f003 0203 	and.w	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d10d      	bne.n	8002406 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
       ||
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d009      	beq.n	8002406 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023f2:	4b6c      	ldr	r3, [pc, #432]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	091b      	lsrs	r3, r3, #4
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
       ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d047      	beq.n	8002496 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	e044      	b.n	8002496 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b03      	cmp	r3, #3
 8002412:	d018      	beq.n	8002446 <RCCEx_PLLSAI1_Config+0x86>
 8002414:	2b03      	cmp	r3, #3
 8002416:	d825      	bhi.n	8002464 <RCCEx_PLLSAI1_Config+0xa4>
 8002418:	2b01      	cmp	r3, #1
 800241a:	d002      	beq.n	8002422 <RCCEx_PLLSAI1_Config+0x62>
 800241c:	2b02      	cmp	r3, #2
 800241e:	d009      	beq.n	8002434 <RCCEx_PLLSAI1_Config+0x74>
 8002420:	e020      	b.n	8002464 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002422:	4b60      	ldr	r3, [pc, #384]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d11d      	bne.n	800246a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002432:	e01a      	b.n	800246a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002434:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800243c:	2b00      	cmp	r3, #0
 800243e:	d116      	bne.n	800246e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002444:	e013      	b.n	800246e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002446:	4b57      	ldr	r3, [pc, #348]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10f      	bne.n	8002472 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002452:	4b54      	ldr	r3, [pc, #336]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d109      	bne.n	8002472 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002462:	e006      	b.n	8002472 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	73fb      	strb	r3, [r7, #15]
      break;
 8002468:	e004      	b.n	8002474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800246a:	bf00      	nop
 800246c:	e002      	b.n	8002474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800246e:	bf00      	nop
 8002470:	e000      	b.n	8002474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002472:	bf00      	nop
    }

    if(status == HAL_OK)
 8002474:	7bfb      	ldrb	r3, [r7, #15]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d10d      	bne.n	8002496 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800247a:	4b4a      	ldr	r3, [pc, #296]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6819      	ldr	r1, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	3b01      	subs	r3, #1
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	430b      	orrs	r3, r1
 8002490:	4944      	ldr	r1, [pc, #272]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002492:	4313      	orrs	r3, r2
 8002494:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d17d      	bne.n	8002598 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800249c:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a40      	ldr	r2, [pc, #256]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80024a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024a8:	f7fe fb70 	bl	8000b8c <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024ae:	e009      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024b0:	f7fe fb6c 	bl	8000b8c <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d902      	bls.n	80024c4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	73fb      	strb	r3, [r7, #15]
        break;
 80024c2:	e005      	b.n	80024d0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024c4:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1ef      	bne.n	80024b0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d160      	bne.n	8002598 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d111      	bne.n	8002500 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024dc:	4b31      	ldr	r3, [pc, #196]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80024e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6892      	ldr	r2, [r2, #8]
 80024ec:	0211      	lsls	r1, r2, #8
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	68d2      	ldr	r2, [r2, #12]
 80024f2:	0912      	lsrs	r2, r2, #4
 80024f4:	0452      	lsls	r2, r2, #17
 80024f6:	430a      	orrs	r2, r1
 80024f8:	492a      	ldr	r1, [pc, #168]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	610b      	str	r3, [r1, #16]
 80024fe:	e027      	b.n	8002550 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d112      	bne.n	800252c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002506:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800250e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6892      	ldr	r2, [r2, #8]
 8002516:	0211      	lsls	r1, r2, #8
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6912      	ldr	r2, [r2, #16]
 800251c:	0852      	lsrs	r2, r2, #1
 800251e:	3a01      	subs	r2, #1
 8002520:	0552      	lsls	r2, r2, #21
 8002522:	430a      	orrs	r2, r1
 8002524:	491f      	ldr	r1, [pc, #124]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002526:	4313      	orrs	r3, r2
 8002528:	610b      	str	r3, [r1, #16]
 800252a:	e011      	b.n	8002550 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800252c:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002534:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6892      	ldr	r2, [r2, #8]
 800253c:	0211      	lsls	r1, r2, #8
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6952      	ldr	r2, [r2, #20]
 8002542:	0852      	lsrs	r2, r2, #1
 8002544:	3a01      	subs	r2, #1
 8002546:	0652      	lsls	r2, r2, #25
 8002548:	430a      	orrs	r2, r1
 800254a:	4916      	ldr	r1, [pc, #88]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800254c:	4313      	orrs	r3, r2
 800254e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a13      	ldr	r2, [pc, #76]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002556:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800255a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255c:	f7fe fb16 	bl	8000b8c <HAL_GetTick>
 8002560:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002562:	e009      	b.n	8002578 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002564:	f7fe fb12 	bl	8000b8c <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d902      	bls.n	8002578 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	73fb      	strb	r3, [r7, #15]
          break;
 8002576:	e005      	b.n	8002584 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002578:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0ef      	beq.n	8002564 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d106      	bne.n	8002598 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258c:	691a      	ldr	r2, [r3, #16]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	4904      	ldr	r1, [pc, #16]	; (80025a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000

080025a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025b6:	4b6a      	ldr	r3, [pc, #424]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d018      	beq.n	80025f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025c2:	4b67      	ldr	r3, [pc, #412]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0203 	and.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d10d      	bne.n	80025ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
       ||
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d009      	beq.n	80025ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025da:	4b61      	ldr	r3, [pc, #388]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
       ||
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d047      	beq.n	800267e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	73fb      	strb	r3, [r7, #15]
 80025f2:	e044      	b.n	800267e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d018      	beq.n	800262e <RCCEx_PLLSAI2_Config+0x86>
 80025fc:	2b03      	cmp	r3, #3
 80025fe:	d825      	bhi.n	800264c <RCCEx_PLLSAI2_Config+0xa4>
 8002600:	2b01      	cmp	r3, #1
 8002602:	d002      	beq.n	800260a <RCCEx_PLLSAI2_Config+0x62>
 8002604:	2b02      	cmp	r3, #2
 8002606:	d009      	beq.n	800261c <RCCEx_PLLSAI2_Config+0x74>
 8002608:	e020      	b.n	800264c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800260a:	4b55      	ldr	r3, [pc, #340]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d11d      	bne.n	8002652 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800261a:	e01a      	b.n	8002652 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800261c:	4b50      	ldr	r3, [pc, #320]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d116      	bne.n	8002656 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262c:	e013      	b.n	8002656 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800262e:	4b4c      	ldr	r3, [pc, #304]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10f      	bne.n	800265a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800263a:	4b49      	ldr	r3, [pc, #292]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d109      	bne.n	800265a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800264a:	e006      	b.n	800265a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
      break;
 8002650:	e004      	b.n	800265c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002652:	bf00      	nop
 8002654:	e002      	b.n	800265c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002656:	bf00      	nop
 8002658:	e000      	b.n	800265c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800265a:	bf00      	nop
    }

    if(status == HAL_OK)
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10d      	bne.n	800267e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002662:	4b3f      	ldr	r3, [pc, #252]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6819      	ldr	r1, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	430b      	orrs	r3, r1
 8002678:	4939      	ldr	r1, [pc, #228]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800267a:	4313      	orrs	r3, r2
 800267c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d167      	bne.n	8002754 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002684:	4b36      	ldr	r3, [pc, #216]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a35      	ldr	r2, [pc, #212]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800268e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002690:	f7fe fa7c 	bl	8000b8c <HAL_GetTick>
 8002694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002696:	e009      	b.n	80026ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002698:	f7fe fa78 	bl	8000b8c <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d902      	bls.n	80026ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	73fb      	strb	r3, [r7, #15]
        break;
 80026aa:	e005      	b.n	80026b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026ac:	4b2c      	ldr	r3, [pc, #176]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ef      	bne.n	8002698 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d14a      	bne.n	8002754 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d111      	bne.n	80026e8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026c4:	4b26      	ldr	r3, [pc, #152]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c6:	695b      	ldr	r3, [r3, #20]
 80026c8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80026cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6892      	ldr	r2, [r2, #8]
 80026d4:	0211      	lsls	r1, r2, #8
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68d2      	ldr	r2, [r2, #12]
 80026da:	0912      	lsrs	r2, r2, #4
 80026dc:	0452      	lsls	r2, r2, #17
 80026de:	430a      	orrs	r2, r1
 80026e0:	491f      	ldr	r1, [pc, #124]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	614b      	str	r3, [r1, #20]
 80026e6:	e011      	b.n	800270c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026e8:	4b1d      	ldr	r3, [pc, #116]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6892      	ldr	r2, [r2, #8]
 80026f8:	0211      	lsls	r1, r2, #8
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6912      	ldr	r2, [r2, #16]
 80026fe:	0852      	lsrs	r2, r2, #1
 8002700:	3a01      	subs	r2, #1
 8002702:	0652      	lsls	r2, r2, #25
 8002704:	430a      	orrs	r2, r1
 8002706:	4916      	ldr	r1, [pc, #88]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002708:	4313      	orrs	r3, r2
 800270a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800270c:	4b14      	ldr	r3, [pc, #80]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a13      	ldr	r2, [pc, #76]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002718:	f7fe fa38 	bl	8000b8c <HAL_GetTick>
 800271c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800271e:	e009      	b.n	8002734 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002720:	f7fe fa34 	bl	8000b8c <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d902      	bls.n	8002734 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	73fb      	strb	r3, [r7, #15]
          break;
 8002732:	e005      	b.n	8002740 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002734:	4b0a      	ldr	r3, [pc, #40]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0ef      	beq.n	8002720 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d106      	bne.n	8002754 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002746:	4b06      	ldr	r3, [pc, #24]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	4904      	ldr	r1, [pc, #16]	; (8002760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002750:	4313      	orrs	r3, r2
 8002752:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40021000 	.word	0x40021000

08002764 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e040      	b.n	80027f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800277a:	2b00      	cmp	r3, #0
 800277c:	d106      	bne.n	800278c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe f90a 	bl	80009a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2224      	movs	r2, #36	; 0x24
 8002790:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f8c0 	bl	8002928 <UART_SetConfig>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e022      	b.n	80027f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 fb6c 	bl	8002e98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 fbf3 	bl	8002fdc <UART_CheckIdleState>
 80027f6:	4603      	mov	r3, r0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b08a      	sub	sp, #40	; 0x28
 8002804:	af02      	add	r7, sp, #8
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	603b      	str	r3, [r7, #0]
 800280c:	4613      	mov	r3, r2
 800280e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002814:	2b20      	cmp	r3, #32
 8002816:	f040 8082 	bne.w	800291e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <HAL_UART_Transmit+0x26>
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e07a      	b.n	8002920 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_UART_Transmit+0x38>
 8002834:	2302      	movs	r3, #2
 8002836:	e073      	b.n	8002920 <HAL_UART_Transmit+0x120>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2221      	movs	r2, #33	; 0x21
 800284c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800284e:	f7fe f99d 	bl	8000b8c <HAL_GetTick>
 8002852:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	88fa      	ldrh	r2, [r7, #6]
 8002858:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	88fa      	ldrh	r2, [r7, #6]
 8002860:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286c:	d108      	bne.n	8002880 <HAL_UART_Transmit+0x80>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d104      	bne.n	8002880 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	e003      	b.n	8002888 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002884:	2300      	movs	r3, #0
 8002886:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002890:	e02d      	b.n	80028ee <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2200      	movs	r2, #0
 800289a:	2180      	movs	r1, #128	; 0x80
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 fbe6 	bl	800306e <UART_WaitOnFlagUntilTimeout>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e039      	b.n	8002920 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10b      	bne.n	80028ca <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	881a      	ldrh	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028be:	b292      	uxth	r2, r2
 80028c0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	3302      	adds	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
 80028c8:	e008      	b.n	80028dc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	b292      	uxth	r2, r2
 80028d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	3301      	adds	r3, #1
 80028da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1cb      	bne.n	8002892 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2200      	movs	r2, #0
 8002902:	2140      	movs	r1, #64	; 0x40
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 fbb2 	bl	800306e <UART_WaitOnFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e005      	b.n	8002920 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	e000      	b.n	8002920 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800291e:	2302      	movs	r3, #2
  }
}
 8002920:	4618      	mov	r0, r3
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800292c:	b08a      	sub	sp, #40	; 0x28
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	431a      	orrs	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	431a      	orrs	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	4313      	orrs	r3, r2
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	4ba4      	ldr	r3, [pc, #656]	; (8002be8 <UART_SetConfig+0x2c0>)
 8002958:	4013      	ands	r3, r2
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002960:	430b      	orrs	r3, r1
 8002962:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a99      	ldr	r2, [pc, #612]	; (8002bec <UART_SetConfig+0x2c4>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d004      	beq.n	8002994 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002990:	4313      	orrs	r3, r2
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a90      	ldr	r2, [pc, #576]	; (8002bf0 <UART_SetConfig+0x2c8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d126      	bne.n	8002a00 <UART_SetConfig+0xd8>
 80029b2:	4b90      	ldr	r3, [pc, #576]	; (8002bf4 <UART_SetConfig+0x2cc>)
 80029b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b03      	cmp	r3, #3
 80029be:	d81b      	bhi.n	80029f8 <UART_SetConfig+0xd0>
 80029c0:	a201      	add	r2, pc, #4	; (adr r2, 80029c8 <UART_SetConfig+0xa0>)
 80029c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c6:	bf00      	nop
 80029c8:	080029d9 	.word	0x080029d9
 80029cc:	080029e9 	.word	0x080029e9
 80029d0:	080029e1 	.word	0x080029e1
 80029d4:	080029f1 	.word	0x080029f1
 80029d8:	2301      	movs	r3, #1
 80029da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029de:	e116      	b.n	8002c0e <UART_SetConfig+0x2e6>
 80029e0:	2302      	movs	r3, #2
 80029e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029e6:	e112      	b.n	8002c0e <UART_SetConfig+0x2e6>
 80029e8:	2304      	movs	r3, #4
 80029ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029ee:	e10e      	b.n	8002c0e <UART_SetConfig+0x2e6>
 80029f0:	2308      	movs	r3, #8
 80029f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029f6:	e10a      	b.n	8002c0e <UART_SetConfig+0x2e6>
 80029f8:	2310      	movs	r3, #16
 80029fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029fe:	e106      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a7c      	ldr	r2, [pc, #496]	; (8002bf8 <UART_SetConfig+0x2d0>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d138      	bne.n	8002a7c <UART_SetConfig+0x154>
 8002a0a:	4b7a      	ldr	r3, [pc, #488]	; (8002bf4 <UART_SetConfig+0x2cc>)
 8002a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a10:	f003 030c 	and.w	r3, r3, #12
 8002a14:	2b0c      	cmp	r3, #12
 8002a16:	d82d      	bhi.n	8002a74 <UART_SetConfig+0x14c>
 8002a18:	a201      	add	r2, pc, #4	; (adr r2, 8002a20 <UART_SetConfig+0xf8>)
 8002a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1e:	bf00      	nop
 8002a20:	08002a55 	.word	0x08002a55
 8002a24:	08002a75 	.word	0x08002a75
 8002a28:	08002a75 	.word	0x08002a75
 8002a2c:	08002a75 	.word	0x08002a75
 8002a30:	08002a65 	.word	0x08002a65
 8002a34:	08002a75 	.word	0x08002a75
 8002a38:	08002a75 	.word	0x08002a75
 8002a3c:	08002a75 	.word	0x08002a75
 8002a40:	08002a5d 	.word	0x08002a5d
 8002a44:	08002a75 	.word	0x08002a75
 8002a48:	08002a75 	.word	0x08002a75
 8002a4c:	08002a75 	.word	0x08002a75
 8002a50:	08002a6d 	.word	0x08002a6d
 8002a54:	2300      	movs	r3, #0
 8002a56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a5a:	e0d8      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a62:	e0d4      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a64:	2304      	movs	r3, #4
 8002a66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a6a:	e0d0      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a6c:	2308      	movs	r3, #8
 8002a6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a72:	e0cc      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a74:	2310      	movs	r3, #16
 8002a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a7a:	e0c8      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a5e      	ldr	r2, [pc, #376]	; (8002bfc <UART_SetConfig+0x2d4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d125      	bne.n	8002ad2 <UART_SetConfig+0x1aa>
 8002a86:	4b5b      	ldr	r3, [pc, #364]	; (8002bf4 <UART_SetConfig+0x2cc>)
 8002a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a90:	2b30      	cmp	r3, #48	; 0x30
 8002a92:	d016      	beq.n	8002ac2 <UART_SetConfig+0x19a>
 8002a94:	2b30      	cmp	r3, #48	; 0x30
 8002a96:	d818      	bhi.n	8002aca <UART_SetConfig+0x1a2>
 8002a98:	2b20      	cmp	r3, #32
 8002a9a:	d00a      	beq.n	8002ab2 <UART_SetConfig+0x18a>
 8002a9c:	2b20      	cmp	r3, #32
 8002a9e:	d814      	bhi.n	8002aca <UART_SetConfig+0x1a2>
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <UART_SetConfig+0x182>
 8002aa4:	2b10      	cmp	r3, #16
 8002aa6:	d008      	beq.n	8002aba <UART_SetConfig+0x192>
 8002aa8:	e00f      	b.n	8002aca <UART_SetConfig+0x1a2>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ab0:	e0ad      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ab8:	e0a9      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002aba:	2304      	movs	r3, #4
 8002abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ac0:	e0a5      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ac8:	e0a1      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002aca:	2310      	movs	r3, #16
 8002acc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ad0:	e09d      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a4a      	ldr	r2, [pc, #296]	; (8002c00 <UART_SetConfig+0x2d8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d125      	bne.n	8002b28 <UART_SetConfig+0x200>
 8002adc:	4b45      	ldr	r3, [pc, #276]	; (8002bf4 <UART_SetConfig+0x2cc>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002ae6:	2bc0      	cmp	r3, #192	; 0xc0
 8002ae8:	d016      	beq.n	8002b18 <UART_SetConfig+0x1f0>
 8002aea:	2bc0      	cmp	r3, #192	; 0xc0
 8002aec:	d818      	bhi.n	8002b20 <UART_SetConfig+0x1f8>
 8002aee:	2b80      	cmp	r3, #128	; 0x80
 8002af0:	d00a      	beq.n	8002b08 <UART_SetConfig+0x1e0>
 8002af2:	2b80      	cmp	r3, #128	; 0x80
 8002af4:	d814      	bhi.n	8002b20 <UART_SetConfig+0x1f8>
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <UART_SetConfig+0x1d8>
 8002afa:	2b40      	cmp	r3, #64	; 0x40
 8002afc:	d008      	beq.n	8002b10 <UART_SetConfig+0x1e8>
 8002afe:	e00f      	b.n	8002b20 <UART_SetConfig+0x1f8>
 8002b00:	2300      	movs	r3, #0
 8002b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b06:	e082      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b0e:	e07e      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b10:	2304      	movs	r3, #4
 8002b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b16:	e07a      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b18:	2308      	movs	r3, #8
 8002b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b1e:	e076      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b20:	2310      	movs	r3, #16
 8002b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b26:	e072      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a35      	ldr	r2, [pc, #212]	; (8002c04 <UART_SetConfig+0x2dc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d12a      	bne.n	8002b88 <UART_SetConfig+0x260>
 8002b32:	4b30      	ldr	r3, [pc, #192]	; (8002bf4 <UART_SetConfig+0x2cc>)
 8002b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b40:	d01a      	beq.n	8002b78 <UART_SetConfig+0x250>
 8002b42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b46:	d81b      	bhi.n	8002b80 <UART_SetConfig+0x258>
 8002b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b4c:	d00c      	beq.n	8002b68 <UART_SetConfig+0x240>
 8002b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b52:	d815      	bhi.n	8002b80 <UART_SetConfig+0x258>
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <UART_SetConfig+0x238>
 8002b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b5c:	d008      	beq.n	8002b70 <UART_SetConfig+0x248>
 8002b5e:	e00f      	b.n	8002b80 <UART_SetConfig+0x258>
 8002b60:	2300      	movs	r3, #0
 8002b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b66:	e052      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b68:	2302      	movs	r3, #2
 8002b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b6e:	e04e      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b70:	2304      	movs	r3, #4
 8002b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b76:	e04a      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b78:	2308      	movs	r3, #8
 8002b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b7e:	e046      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b80:	2310      	movs	r3, #16
 8002b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b86:	e042      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a17      	ldr	r2, [pc, #92]	; (8002bec <UART_SetConfig+0x2c4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d13a      	bne.n	8002c08 <UART_SetConfig+0x2e0>
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <UART_SetConfig+0x2cc>)
 8002b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002ba0:	d01a      	beq.n	8002bd8 <UART_SetConfig+0x2b0>
 8002ba2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002ba6:	d81b      	bhi.n	8002be0 <UART_SetConfig+0x2b8>
 8002ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bac:	d00c      	beq.n	8002bc8 <UART_SetConfig+0x2a0>
 8002bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bb2:	d815      	bhi.n	8002be0 <UART_SetConfig+0x2b8>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <UART_SetConfig+0x298>
 8002bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bbc:	d008      	beq.n	8002bd0 <UART_SetConfig+0x2a8>
 8002bbe:	e00f      	b.n	8002be0 <UART_SetConfig+0x2b8>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bc6:	e022      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bce:	e01e      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bd6:	e01a      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002bd8:	2308      	movs	r3, #8
 8002bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bde:	e016      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002be0:	2310      	movs	r3, #16
 8002be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002be6:	e012      	b.n	8002c0e <UART_SetConfig+0x2e6>
 8002be8:	efff69f3 	.word	0xefff69f3
 8002bec:	40008000 	.word	0x40008000
 8002bf0:	40013800 	.word	0x40013800
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40004400 	.word	0x40004400
 8002bfc:	40004800 	.word	0x40004800
 8002c00:	40004c00 	.word	0x40004c00
 8002c04:	40005000 	.word	0x40005000
 8002c08:	2310      	movs	r3, #16
 8002c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a9f      	ldr	r2, [pc, #636]	; (8002e90 <UART_SetConfig+0x568>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d17a      	bne.n	8002d0e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d824      	bhi.n	8002c6a <UART_SetConfig+0x342>
 8002c20:	a201      	add	r2, pc, #4	; (adr r2, 8002c28 <UART_SetConfig+0x300>)
 8002c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c26:	bf00      	nop
 8002c28:	08002c4d 	.word	0x08002c4d
 8002c2c:	08002c6b 	.word	0x08002c6b
 8002c30:	08002c55 	.word	0x08002c55
 8002c34:	08002c6b 	.word	0x08002c6b
 8002c38:	08002c5b 	.word	0x08002c5b
 8002c3c:	08002c6b 	.word	0x08002c6b
 8002c40:	08002c6b 	.word	0x08002c6b
 8002c44:	08002c6b 	.word	0x08002c6b
 8002c48:	08002c63 	.word	0x08002c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c4c:	f7ff f842 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8002c50:	61f8      	str	r0, [r7, #28]
        break;
 8002c52:	e010      	b.n	8002c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c54:	4b8f      	ldr	r3, [pc, #572]	; (8002e94 <UART_SetConfig+0x56c>)
 8002c56:	61fb      	str	r3, [r7, #28]
        break;
 8002c58:	e00d      	b.n	8002c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c5a:	f7fe ffa3 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8002c5e:	61f8      	str	r0, [r7, #28]
        break;
 8002c60:	e009      	b.n	8002c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c66:	61fb      	str	r3, [r7, #28]
        break;
 8002c68:	e005      	b.n	8002c76 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002c74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 80fb 	beq.w	8002e74 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4413      	add	r3, r2
 8002c88:	69fa      	ldr	r2, [r7, #28]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d305      	bcc.n	8002c9a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c94:	69fa      	ldr	r2, [r7, #28]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d903      	bls.n	8002ca2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002ca0:	e0e8      	b.n	8002e74 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	461c      	mov	r4, r3
 8002ca8:	4615      	mov	r5, r2
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	022b      	lsls	r3, r5, #8
 8002cb4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002cb8:	0222      	lsls	r2, r4, #8
 8002cba:	68f9      	ldr	r1, [r7, #12]
 8002cbc:	6849      	ldr	r1, [r1, #4]
 8002cbe:	0849      	lsrs	r1, r1, #1
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	4688      	mov	r8, r1
 8002cc4:	4681      	mov	r9, r0
 8002cc6:	eb12 0a08 	adds.w	sl, r2, r8
 8002cca:	eb43 0b09 	adc.w	fp, r3, r9
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	603b      	str	r3, [r7, #0]
 8002cd6:	607a      	str	r2, [r7, #4]
 8002cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cdc:	4650      	mov	r0, sl
 8002cde:	4659      	mov	r1, fp
 8002ce0:	f7fd face 	bl	8000280 <__aeabi_uldivmod>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4613      	mov	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cf2:	d308      	bcc.n	8002d06 <UART_SetConfig+0x3de>
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cfa:	d204      	bcs.n	8002d06 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	e0b6      	b.n	8002e74 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002d0c:	e0b2      	b.n	8002e74 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d16:	d15e      	bne.n	8002dd6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002d18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d828      	bhi.n	8002d72 <UART_SetConfig+0x44a>
 8002d20:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <UART_SetConfig+0x400>)
 8002d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d26:	bf00      	nop
 8002d28:	08002d4d 	.word	0x08002d4d
 8002d2c:	08002d55 	.word	0x08002d55
 8002d30:	08002d5d 	.word	0x08002d5d
 8002d34:	08002d73 	.word	0x08002d73
 8002d38:	08002d63 	.word	0x08002d63
 8002d3c:	08002d73 	.word	0x08002d73
 8002d40:	08002d73 	.word	0x08002d73
 8002d44:	08002d73 	.word	0x08002d73
 8002d48:	08002d6b 	.word	0x08002d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d4c:	f7fe ffc2 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8002d50:	61f8      	str	r0, [r7, #28]
        break;
 8002d52:	e014      	b.n	8002d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d54:	f7fe ffd4 	bl	8001d00 <HAL_RCC_GetPCLK2Freq>
 8002d58:	61f8      	str	r0, [r7, #28]
        break;
 8002d5a:	e010      	b.n	8002d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d5c:	4b4d      	ldr	r3, [pc, #308]	; (8002e94 <UART_SetConfig+0x56c>)
 8002d5e:	61fb      	str	r3, [r7, #28]
        break;
 8002d60:	e00d      	b.n	8002d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d62:	f7fe ff1f 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8002d66:	61f8      	str	r0, [r7, #28]
        break;
 8002d68:	e009      	b.n	8002d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d6e:	61fb      	str	r3, [r7, #28]
        break;
 8002d70:	e005      	b.n	8002d7e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002d7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d077      	beq.n	8002e74 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	005a      	lsls	r2, r3, #1
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	085b      	lsrs	r3, r3, #1
 8002d8e:	441a      	add	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	2b0f      	cmp	r3, #15
 8002d9e:	d916      	bls.n	8002dce <UART_SetConfig+0x4a6>
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da6:	d212      	bcs.n	8002dce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	f023 030f 	bic.w	r3, r3, #15
 8002db0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	085b      	lsrs	r3, r3, #1
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	8afb      	ldrh	r3, [r7, #22]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	8afa      	ldrh	r2, [r7, #22]
 8002dca:	60da      	str	r2, [r3, #12]
 8002dcc:	e052      	b.n	8002e74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002dd4:	e04e      	b.n	8002e74 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002dd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	d827      	bhi.n	8002e2e <UART_SetConfig+0x506>
 8002dde:	a201      	add	r2, pc, #4	; (adr r2, 8002de4 <UART_SetConfig+0x4bc>)
 8002de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de4:	08002e09 	.word	0x08002e09
 8002de8:	08002e11 	.word	0x08002e11
 8002dec:	08002e19 	.word	0x08002e19
 8002df0:	08002e2f 	.word	0x08002e2f
 8002df4:	08002e1f 	.word	0x08002e1f
 8002df8:	08002e2f 	.word	0x08002e2f
 8002dfc:	08002e2f 	.word	0x08002e2f
 8002e00:	08002e2f 	.word	0x08002e2f
 8002e04:	08002e27 	.word	0x08002e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e08:	f7fe ff64 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8002e0c:	61f8      	str	r0, [r7, #28]
        break;
 8002e0e:	e014      	b.n	8002e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e10:	f7fe ff76 	bl	8001d00 <HAL_RCC_GetPCLK2Freq>
 8002e14:	61f8      	str	r0, [r7, #28]
        break;
 8002e16:	e010      	b.n	8002e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e18:	4b1e      	ldr	r3, [pc, #120]	; (8002e94 <UART_SetConfig+0x56c>)
 8002e1a:	61fb      	str	r3, [r7, #28]
        break;
 8002e1c:	e00d      	b.n	8002e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e1e:	f7fe fec1 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8002e22:	61f8      	str	r0, [r7, #28]
        break;
 8002e24:	e009      	b.n	8002e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e2a:	61fb      	str	r3, [r7, #28]
        break;
 8002e2c:	e005      	b.n	8002e3a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002e38:	bf00      	nop
    }

    if (pclk != 0U)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d019      	beq.n	8002e74 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	085a      	lsrs	r2, r3, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	441a      	add	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2b0f      	cmp	r3, #15
 8002e58:	d909      	bls.n	8002e6e <UART_SetConfig+0x546>
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e60:	d205      	bcs.n	8002e6e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	60da      	str	r2, [r3, #12]
 8002e6c:	e002      	b.n	8002e74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3728      	adds	r7, #40	; 0x28
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e8e:	bf00      	nop
 8002e90:	40008000 	.word	0x40008000
 8002e94:	00f42400 	.word	0x00f42400

08002e98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00a      	beq.n	8002ec2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00a      	beq.n	8002ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00a      	beq.n	8002f06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	f003 0308 	and.w	r3, r3, #8
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00a      	beq.n	8002f28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2c:	f003 0310 	and.w	r3, r3, #16
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00a      	beq.n	8002f4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	f003 0320 	and.w	r3, r3, #32
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d01a      	beq.n	8002fae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f96:	d10a      	bne.n	8002fae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	605a      	str	r2, [r3, #4]
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fec:	f7fd fdce 	bl	8000b8c <HAL_GetTick>
 8002ff0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d10e      	bne.n	800301e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003000:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f82d 	bl	800306e <UART_WaitOnFlagUntilTimeout>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e023      	b.n	8003066 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b04      	cmp	r3, #4
 800302a:	d10e      	bne.n	800304a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800302c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f817 	bl	800306e <UART_WaitOnFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e00d      	b.n	8003066 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2220      	movs	r2, #32
 800304e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2220      	movs	r2, #32
 8003054:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b09c      	sub	sp, #112	; 0x70
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	603b      	str	r3, [r7, #0]
 800307a:	4613      	mov	r3, r2
 800307c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800307e:	e0a5      	b.n	80031cc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003086:	f000 80a1 	beq.w	80031cc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308a:	f7fd fd7f 	bl	8000b8c <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003096:	429a      	cmp	r2, r3
 8003098:	d302      	bcc.n	80030a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800309a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800309c:	2b00      	cmp	r3, #0
 800309e:	d13e      	bne.n	800311e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030a8:	e853 3f00 	ldrex	r3, [r3]
 80030ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80030ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030b4:	667b      	str	r3, [r7, #100]	; 0x64
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030c0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80030c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80030c6:	e841 2300 	strex	r3, r2, [r1]
 80030ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80030cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1e6      	bne.n	80030a0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	3308      	adds	r3, #8
 80030d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030dc:	e853 3f00 	ldrex	r3, [r3]
 80030e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80030e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030e4:	f023 0301 	bic.w	r3, r3, #1
 80030e8:	663b      	str	r3, [r7, #96]	; 0x60
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	3308      	adds	r3, #8
 80030f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80030f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80030f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030fa:	e841 2300 	strex	r3, r2, [r1]
 80030fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1e5      	bne.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2220      	movs	r2, #32
 8003110:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e067      	b.n	80031ee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0304 	and.w	r3, r3, #4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d04f      	beq.n	80031cc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800313a:	d147      	bne.n	80031cc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003144:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800314c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800314e:	e853 3f00 	ldrex	r3, [r3]
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800315a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003164:	637b      	str	r3, [r7, #52]	; 0x34
 8003166:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003168:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800316a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800316c:	e841 2300 	strex	r3, r2, [r1]
 8003170:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1e6      	bne.n	8003146 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	3308      	adds	r3, #8
 800317e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	e853 3f00 	ldrex	r3, [r3]
 8003186:	613b      	str	r3, [r7, #16]
   return(result);
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	f023 0301 	bic.w	r3, r3, #1
 800318e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	3308      	adds	r3, #8
 8003196:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003198:	623a      	str	r2, [r7, #32]
 800319a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319c:	69f9      	ldr	r1, [r7, #28]
 800319e:	6a3a      	ldr	r2, [r7, #32]
 80031a0:	e841 2300 	strex	r3, r2, [r1]
 80031a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1e5      	bne.n	8003178 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2220      	movs	r2, #32
 80031b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2220      	movs	r2, #32
 80031b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e010      	b.n	80031ee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	69da      	ldr	r2, [r3, #28]
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	4013      	ands	r3, r2
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	429a      	cmp	r2, r3
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	461a      	mov	r2, r3
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	f43f af4a 	beq.w	8003080 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3770      	adds	r7, #112	; 0x70
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <__errno>:
 80031f8:	4b01      	ldr	r3, [pc, #4]	; (8003200 <__errno+0x8>)
 80031fa:	6818      	ldr	r0, [r3, #0]
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	2000000c 	.word	0x2000000c

08003204 <__libc_init_array>:
 8003204:	b570      	push	{r4, r5, r6, lr}
 8003206:	4d0d      	ldr	r5, [pc, #52]	; (800323c <__libc_init_array+0x38>)
 8003208:	4c0d      	ldr	r4, [pc, #52]	; (8003240 <__libc_init_array+0x3c>)
 800320a:	1b64      	subs	r4, r4, r5
 800320c:	10a4      	asrs	r4, r4, #2
 800320e:	2600      	movs	r6, #0
 8003210:	42a6      	cmp	r6, r4
 8003212:	d109      	bne.n	8003228 <__libc_init_array+0x24>
 8003214:	4d0b      	ldr	r5, [pc, #44]	; (8003244 <__libc_init_array+0x40>)
 8003216:	4c0c      	ldr	r4, [pc, #48]	; (8003248 <__libc_init_array+0x44>)
 8003218:	f000 fc8e 	bl	8003b38 <_init>
 800321c:	1b64      	subs	r4, r4, r5
 800321e:	10a4      	asrs	r4, r4, #2
 8003220:	2600      	movs	r6, #0
 8003222:	42a6      	cmp	r6, r4
 8003224:	d105      	bne.n	8003232 <__libc_init_array+0x2e>
 8003226:	bd70      	pop	{r4, r5, r6, pc}
 8003228:	f855 3b04 	ldr.w	r3, [r5], #4
 800322c:	4798      	blx	r3
 800322e:	3601      	adds	r6, #1
 8003230:	e7ee      	b.n	8003210 <__libc_init_array+0xc>
 8003232:	f855 3b04 	ldr.w	r3, [r5], #4
 8003236:	4798      	blx	r3
 8003238:	3601      	adds	r6, #1
 800323a:	e7f2      	b.n	8003222 <__libc_init_array+0x1e>
 800323c:	08003be4 	.word	0x08003be4
 8003240:	08003be4 	.word	0x08003be4
 8003244:	08003be4 	.word	0x08003be4
 8003248:	08003be8 	.word	0x08003be8

0800324c <memset>:
 800324c:	4402      	add	r2, r0
 800324e:	4603      	mov	r3, r0
 8003250:	4293      	cmp	r3, r2
 8003252:	d100      	bne.n	8003256 <memset+0xa>
 8003254:	4770      	bx	lr
 8003256:	f803 1b01 	strb.w	r1, [r3], #1
 800325a:	e7f9      	b.n	8003250 <memset+0x4>

0800325c <siprintf>:
 800325c:	b40e      	push	{r1, r2, r3}
 800325e:	b500      	push	{lr}
 8003260:	b09c      	sub	sp, #112	; 0x70
 8003262:	ab1d      	add	r3, sp, #116	; 0x74
 8003264:	9002      	str	r0, [sp, #8]
 8003266:	9006      	str	r0, [sp, #24]
 8003268:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800326c:	4809      	ldr	r0, [pc, #36]	; (8003294 <siprintf+0x38>)
 800326e:	9107      	str	r1, [sp, #28]
 8003270:	9104      	str	r1, [sp, #16]
 8003272:	4909      	ldr	r1, [pc, #36]	; (8003298 <siprintf+0x3c>)
 8003274:	f853 2b04 	ldr.w	r2, [r3], #4
 8003278:	9105      	str	r1, [sp, #20]
 800327a:	6800      	ldr	r0, [r0, #0]
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	a902      	add	r1, sp, #8
 8003280:	f000 f868 	bl	8003354 <_svfiprintf_r>
 8003284:	9b02      	ldr	r3, [sp, #8]
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	b01c      	add	sp, #112	; 0x70
 800328c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003290:	b003      	add	sp, #12
 8003292:	4770      	bx	lr
 8003294:	2000000c 	.word	0x2000000c
 8003298:	ffff0208 	.word	0xffff0208

0800329c <__ssputs_r>:
 800329c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032a0:	688e      	ldr	r6, [r1, #8]
 80032a2:	429e      	cmp	r6, r3
 80032a4:	4682      	mov	sl, r0
 80032a6:	460c      	mov	r4, r1
 80032a8:	4690      	mov	r8, r2
 80032aa:	461f      	mov	r7, r3
 80032ac:	d838      	bhi.n	8003320 <__ssputs_r+0x84>
 80032ae:	898a      	ldrh	r2, [r1, #12]
 80032b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80032b4:	d032      	beq.n	800331c <__ssputs_r+0x80>
 80032b6:	6825      	ldr	r5, [r4, #0]
 80032b8:	6909      	ldr	r1, [r1, #16]
 80032ba:	eba5 0901 	sub.w	r9, r5, r1
 80032be:	6965      	ldr	r5, [r4, #20]
 80032c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80032c8:	3301      	adds	r3, #1
 80032ca:	444b      	add	r3, r9
 80032cc:	106d      	asrs	r5, r5, #1
 80032ce:	429d      	cmp	r5, r3
 80032d0:	bf38      	it	cc
 80032d2:	461d      	movcc	r5, r3
 80032d4:	0553      	lsls	r3, r2, #21
 80032d6:	d531      	bpl.n	800333c <__ssputs_r+0xa0>
 80032d8:	4629      	mov	r1, r5
 80032da:	f000 fb63 	bl	80039a4 <_malloc_r>
 80032de:	4606      	mov	r6, r0
 80032e0:	b950      	cbnz	r0, 80032f8 <__ssputs_r+0x5c>
 80032e2:	230c      	movs	r3, #12
 80032e4:	f8ca 3000 	str.w	r3, [sl]
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032ee:	81a3      	strh	r3, [r4, #12]
 80032f0:	f04f 30ff 	mov.w	r0, #4294967295
 80032f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032f8:	6921      	ldr	r1, [r4, #16]
 80032fa:	464a      	mov	r2, r9
 80032fc:	f000 fabe 	bl	800387c <memcpy>
 8003300:	89a3      	ldrh	r3, [r4, #12]
 8003302:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003306:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800330a:	81a3      	strh	r3, [r4, #12]
 800330c:	6126      	str	r6, [r4, #16]
 800330e:	6165      	str	r5, [r4, #20]
 8003310:	444e      	add	r6, r9
 8003312:	eba5 0509 	sub.w	r5, r5, r9
 8003316:	6026      	str	r6, [r4, #0]
 8003318:	60a5      	str	r5, [r4, #8]
 800331a:	463e      	mov	r6, r7
 800331c:	42be      	cmp	r6, r7
 800331e:	d900      	bls.n	8003322 <__ssputs_r+0x86>
 8003320:	463e      	mov	r6, r7
 8003322:	6820      	ldr	r0, [r4, #0]
 8003324:	4632      	mov	r2, r6
 8003326:	4641      	mov	r1, r8
 8003328:	f000 fab6 	bl	8003898 <memmove>
 800332c:	68a3      	ldr	r3, [r4, #8]
 800332e:	1b9b      	subs	r3, r3, r6
 8003330:	60a3      	str	r3, [r4, #8]
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	4433      	add	r3, r6
 8003336:	6023      	str	r3, [r4, #0]
 8003338:	2000      	movs	r0, #0
 800333a:	e7db      	b.n	80032f4 <__ssputs_r+0x58>
 800333c:	462a      	mov	r2, r5
 800333e:	f000 fba5 	bl	8003a8c <_realloc_r>
 8003342:	4606      	mov	r6, r0
 8003344:	2800      	cmp	r0, #0
 8003346:	d1e1      	bne.n	800330c <__ssputs_r+0x70>
 8003348:	6921      	ldr	r1, [r4, #16]
 800334a:	4650      	mov	r0, sl
 800334c:	f000 fabe 	bl	80038cc <_free_r>
 8003350:	e7c7      	b.n	80032e2 <__ssputs_r+0x46>
	...

08003354 <_svfiprintf_r>:
 8003354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003358:	4698      	mov	r8, r3
 800335a:	898b      	ldrh	r3, [r1, #12]
 800335c:	061b      	lsls	r3, r3, #24
 800335e:	b09d      	sub	sp, #116	; 0x74
 8003360:	4607      	mov	r7, r0
 8003362:	460d      	mov	r5, r1
 8003364:	4614      	mov	r4, r2
 8003366:	d50e      	bpl.n	8003386 <_svfiprintf_r+0x32>
 8003368:	690b      	ldr	r3, [r1, #16]
 800336a:	b963      	cbnz	r3, 8003386 <_svfiprintf_r+0x32>
 800336c:	2140      	movs	r1, #64	; 0x40
 800336e:	f000 fb19 	bl	80039a4 <_malloc_r>
 8003372:	6028      	str	r0, [r5, #0]
 8003374:	6128      	str	r0, [r5, #16]
 8003376:	b920      	cbnz	r0, 8003382 <_svfiprintf_r+0x2e>
 8003378:	230c      	movs	r3, #12
 800337a:	603b      	str	r3, [r7, #0]
 800337c:	f04f 30ff 	mov.w	r0, #4294967295
 8003380:	e0d1      	b.n	8003526 <_svfiprintf_r+0x1d2>
 8003382:	2340      	movs	r3, #64	; 0x40
 8003384:	616b      	str	r3, [r5, #20]
 8003386:	2300      	movs	r3, #0
 8003388:	9309      	str	r3, [sp, #36]	; 0x24
 800338a:	2320      	movs	r3, #32
 800338c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003390:	f8cd 800c 	str.w	r8, [sp, #12]
 8003394:	2330      	movs	r3, #48	; 0x30
 8003396:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003540 <_svfiprintf_r+0x1ec>
 800339a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800339e:	f04f 0901 	mov.w	r9, #1
 80033a2:	4623      	mov	r3, r4
 80033a4:	469a      	mov	sl, r3
 80033a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033aa:	b10a      	cbz	r2, 80033b0 <_svfiprintf_r+0x5c>
 80033ac:	2a25      	cmp	r2, #37	; 0x25
 80033ae:	d1f9      	bne.n	80033a4 <_svfiprintf_r+0x50>
 80033b0:	ebba 0b04 	subs.w	fp, sl, r4
 80033b4:	d00b      	beq.n	80033ce <_svfiprintf_r+0x7a>
 80033b6:	465b      	mov	r3, fp
 80033b8:	4622      	mov	r2, r4
 80033ba:	4629      	mov	r1, r5
 80033bc:	4638      	mov	r0, r7
 80033be:	f7ff ff6d 	bl	800329c <__ssputs_r>
 80033c2:	3001      	adds	r0, #1
 80033c4:	f000 80aa 	beq.w	800351c <_svfiprintf_r+0x1c8>
 80033c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033ca:	445a      	add	r2, fp
 80033cc:	9209      	str	r2, [sp, #36]	; 0x24
 80033ce:	f89a 3000 	ldrb.w	r3, [sl]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 80a2 	beq.w	800351c <_svfiprintf_r+0x1c8>
 80033d8:	2300      	movs	r3, #0
 80033da:	f04f 32ff 	mov.w	r2, #4294967295
 80033de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033e2:	f10a 0a01 	add.w	sl, sl, #1
 80033e6:	9304      	str	r3, [sp, #16]
 80033e8:	9307      	str	r3, [sp, #28]
 80033ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80033ee:	931a      	str	r3, [sp, #104]	; 0x68
 80033f0:	4654      	mov	r4, sl
 80033f2:	2205      	movs	r2, #5
 80033f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033f8:	4851      	ldr	r0, [pc, #324]	; (8003540 <_svfiprintf_r+0x1ec>)
 80033fa:	f7fc fef1 	bl	80001e0 <memchr>
 80033fe:	9a04      	ldr	r2, [sp, #16]
 8003400:	b9d8      	cbnz	r0, 800343a <_svfiprintf_r+0xe6>
 8003402:	06d0      	lsls	r0, r2, #27
 8003404:	bf44      	itt	mi
 8003406:	2320      	movmi	r3, #32
 8003408:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800340c:	0711      	lsls	r1, r2, #28
 800340e:	bf44      	itt	mi
 8003410:	232b      	movmi	r3, #43	; 0x2b
 8003412:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003416:	f89a 3000 	ldrb.w	r3, [sl]
 800341a:	2b2a      	cmp	r3, #42	; 0x2a
 800341c:	d015      	beq.n	800344a <_svfiprintf_r+0xf6>
 800341e:	9a07      	ldr	r2, [sp, #28]
 8003420:	4654      	mov	r4, sl
 8003422:	2000      	movs	r0, #0
 8003424:	f04f 0c0a 	mov.w	ip, #10
 8003428:	4621      	mov	r1, r4
 800342a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800342e:	3b30      	subs	r3, #48	; 0x30
 8003430:	2b09      	cmp	r3, #9
 8003432:	d94e      	bls.n	80034d2 <_svfiprintf_r+0x17e>
 8003434:	b1b0      	cbz	r0, 8003464 <_svfiprintf_r+0x110>
 8003436:	9207      	str	r2, [sp, #28]
 8003438:	e014      	b.n	8003464 <_svfiprintf_r+0x110>
 800343a:	eba0 0308 	sub.w	r3, r0, r8
 800343e:	fa09 f303 	lsl.w	r3, r9, r3
 8003442:	4313      	orrs	r3, r2
 8003444:	9304      	str	r3, [sp, #16]
 8003446:	46a2      	mov	sl, r4
 8003448:	e7d2      	b.n	80033f0 <_svfiprintf_r+0x9c>
 800344a:	9b03      	ldr	r3, [sp, #12]
 800344c:	1d19      	adds	r1, r3, #4
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	9103      	str	r1, [sp, #12]
 8003452:	2b00      	cmp	r3, #0
 8003454:	bfbb      	ittet	lt
 8003456:	425b      	neglt	r3, r3
 8003458:	f042 0202 	orrlt.w	r2, r2, #2
 800345c:	9307      	strge	r3, [sp, #28]
 800345e:	9307      	strlt	r3, [sp, #28]
 8003460:	bfb8      	it	lt
 8003462:	9204      	strlt	r2, [sp, #16]
 8003464:	7823      	ldrb	r3, [r4, #0]
 8003466:	2b2e      	cmp	r3, #46	; 0x2e
 8003468:	d10c      	bne.n	8003484 <_svfiprintf_r+0x130>
 800346a:	7863      	ldrb	r3, [r4, #1]
 800346c:	2b2a      	cmp	r3, #42	; 0x2a
 800346e:	d135      	bne.n	80034dc <_svfiprintf_r+0x188>
 8003470:	9b03      	ldr	r3, [sp, #12]
 8003472:	1d1a      	adds	r2, r3, #4
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	9203      	str	r2, [sp, #12]
 8003478:	2b00      	cmp	r3, #0
 800347a:	bfb8      	it	lt
 800347c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003480:	3402      	adds	r4, #2
 8003482:	9305      	str	r3, [sp, #20]
 8003484:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003550 <_svfiprintf_r+0x1fc>
 8003488:	7821      	ldrb	r1, [r4, #0]
 800348a:	2203      	movs	r2, #3
 800348c:	4650      	mov	r0, sl
 800348e:	f7fc fea7 	bl	80001e0 <memchr>
 8003492:	b140      	cbz	r0, 80034a6 <_svfiprintf_r+0x152>
 8003494:	2340      	movs	r3, #64	; 0x40
 8003496:	eba0 000a 	sub.w	r0, r0, sl
 800349a:	fa03 f000 	lsl.w	r0, r3, r0
 800349e:	9b04      	ldr	r3, [sp, #16]
 80034a0:	4303      	orrs	r3, r0
 80034a2:	3401      	adds	r4, #1
 80034a4:	9304      	str	r3, [sp, #16]
 80034a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034aa:	4826      	ldr	r0, [pc, #152]	; (8003544 <_svfiprintf_r+0x1f0>)
 80034ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034b0:	2206      	movs	r2, #6
 80034b2:	f7fc fe95 	bl	80001e0 <memchr>
 80034b6:	2800      	cmp	r0, #0
 80034b8:	d038      	beq.n	800352c <_svfiprintf_r+0x1d8>
 80034ba:	4b23      	ldr	r3, [pc, #140]	; (8003548 <_svfiprintf_r+0x1f4>)
 80034bc:	bb1b      	cbnz	r3, 8003506 <_svfiprintf_r+0x1b2>
 80034be:	9b03      	ldr	r3, [sp, #12]
 80034c0:	3307      	adds	r3, #7
 80034c2:	f023 0307 	bic.w	r3, r3, #7
 80034c6:	3308      	adds	r3, #8
 80034c8:	9303      	str	r3, [sp, #12]
 80034ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034cc:	4433      	add	r3, r6
 80034ce:	9309      	str	r3, [sp, #36]	; 0x24
 80034d0:	e767      	b.n	80033a2 <_svfiprintf_r+0x4e>
 80034d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80034d6:	460c      	mov	r4, r1
 80034d8:	2001      	movs	r0, #1
 80034da:	e7a5      	b.n	8003428 <_svfiprintf_r+0xd4>
 80034dc:	2300      	movs	r3, #0
 80034de:	3401      	adds	r4, #1
 80034e0:	9305      	str	r3, [sp, #20]
 80034e2:	4619      	mov	r1, r3
 80034e4:	f04f 0c0a 	mov.w	ip, #10
 80034e8:	4620      	mov	r0, r4
 80034ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034ee:	3a30      	subs	r2, #48	; 0x30
 80034f0:	2a09      	cmp	r2, #9
 80034f2:	d903      	bls.n	80034fc <_svfiprintf_r+0x1a8>
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0c5      	beq.n	8003484 <_svfiprintf_r+0x130>
 80034f8:	9105      	str	r1, [sp, #20]
 80034fa:	e7c3      	b.n	8003484 <_svfiprintf_r+0x130>
 80034fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003500:	4604      	mov	r4, r0
 8003502:	2301      	movs	r3, #1
 8003504:	e7f0      	b.n	80034e8 <_svfiprintf_r+0x194>
 8003506:	ab03      	add	r3, sp, #12
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	462a      	mov	r2, r5
 800350c:	4b0f      	ldr	r3, [pc, #60]	; (800354c <_svfiprintf_r+0x1f8>)
 800350e:	a904      	add	r1, sp, #16
 8003510:	4638      	mov	r0, r7
 8003512:	f3af 8000 	nop.w
 8003516:	1c42      	adds	r2, r0, #1
 8003518:	4606      	mov	r6, r0
 800351a:	d1d6      	bne.n	80034ca <_svfiprintf_r+0x176>
 800351c:	89ab      	ldrh	r3, [r5, #12]
 800351e:	065b      	lsls	r3, r3, #25
 8003520:	f53f af2c 	bmi.w	800337c <_svfiprintf_r+0x28>
 8003524:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003526:	b01d      	add	sp, #116	; 0x74
 8003528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800352c:	ab03      	add	r3, sp, #12
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	462a      	mov	r2, r5
 8003532:	4b06      	ldr	r3, [pc, #24]	; (800354c <_svfiprintf_r+0x1f8>)
 8003534:	a904      	add	r1, sp, #16
 8003536:	4638      	mov	r0, r7
 8003538:	f000 f87a 	bl	8003630 <_printf_i>
 800353c:	e7eb      	b.n	8003516 <_svfiprintf_r+0x1c2>
 800353e:	bf00      	nop
 8003540:	08003ba8 	.word	0x08003ba8
 8003544:	08003bb2 	.word	0x08003bb2
 8003548:	00000000 	.word	0x00000000
 800354c:	0800329d 	.word	0x0800329d
 8003550:	08003bae 	.word	0x08003bae

08003554 <_printf_common>:
 8003554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003558:	4616      	mov	r6, r2
 800355a:	4699      	mov	r9, r3
 800355c:	688a      	ldr	r2, [r1, #8]
 800355e:	690b      	ldr	r3, [r1, #16]
 8003560:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003564:	4293      	cmp	r3, r2
 8003566:	bfb8      	it	lt
 8003568:	4613      	movlt	r3, r2
 800356a:	6033      	str	r3, [r6, #0]
 800356c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003570:	4607      	mov	r7, r0
 8003572:	460c      	mov	r4, r1
 8003574:	b10a      	cbz	r2, 800357a <_printf_common+0x26>
 8003576:	3301      	adds	r3, #1
 8003578:	6033      	str	r3, [r6, #0]
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	0699      	lsls	r1, r3, #26
 800357e:	bf42      	ittt	mi
 8003580:	6833      	ldrmi	r3, [r6, #0]
 8003582:	3302      	addmi	r3, #2
 8003584:	6033      	strmi	r3, [r6, #0]
 8003586:	6825      	ldr	r5, [r4, #0]
 8003588:	f015 0506 	ands.w	r5, r5, #6
 800358c:	d106      	bne.n	800359c <_printf_common+0x48>
 800358e:	f104 0a19 	add.w	sl, r4, #25
 8003592:	68e3      	ldr	r3, [r4, #12]
 8003594:	6832      	ldr	r2, [r6, #0]
 8003596:	1a9b      	subs	r3, r3, r2
 8003598:	42ab      	cmp	r3, r5
 800359a:	dc26      	bgt.n	80035ea <_printf_common+0x96>
 800359c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035a0:	1e13      	subs	r3, r2, #0
 80035a2:	6822      	ldr	r2, [r4, #0]
 80035a4:	bf18      	it	ne
 80035a6:	2301      	movne	r3, #1
 80035a8:	0692      	lsls	r2, r2, #26
 80035aa:	d42b      	bmi.n	8003604 <_printf_common+0xb0>
 80035ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035b0:	4649      	mov	r1, r9
 80035b2:	4638      	mov	r0, r7
 80035b4:	47c0      	blx	r8
 80035b6:	3001      	adds	r0, #1
 80035b8:	d01e      	beq.n	80035f8 <_printf_common+0xa4>
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	68e5      	ldr	r5, [r4, #12]
 80035be:	6832      	ldr	r2, [r6, #0]
 80035c0:	f003 0306 	and.w	r3, r3, #6
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	bf08      	it	eq
 80035c8:	1aad      	subeq	r5, r5, r2
 80035ca:	68a3      	ldr	r3, [r4, #8]
 80035cc:	6922      	ldr	r2, [r4, #16]
 80035ce:	bf0c      	ite	eq
 80035d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035d4:	2500      	movne	r5, #0
 80035d6:	4293      	cmp	r3, r2
 80035d8:	bfc4      	itt	gt
 80035da:	1a9b      	subgt	r3, r3, r2
 80035dc:	18ed      	addgt	r5, r5, r3
 80035de:	2600      	movs	r6, #0
 80035e0:	341a      	adds	r4, #26
 80035e2:	42b5      	cmp	r5, r6
 80035e4:	d11a      	bne.n	800361c <_printf_common+0xc8>
 80035e6:	2000      	movs	r0, #0
 80035e8:	e008      	b.n	80035fc <_printf_common+0xa8>
 80035ea:	2301      	movs	r3, #1
 80035ec:	4652      	mov	r2, sl
 80035ee:	4649      	mov	r1, r9
 80035f0:	4638      	mov	r0, r7
 80035f2:	47c0      	blx	r8
 80035f4:	3001      	adds	r0, #1
 80035f6:	d103      	bne.n	8003600 <_printf_common+0xac>
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295
 80035fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003600:	3501      	adds	r5, #1
 8003602:	e7c6      	b.n	8003592 <_printf_common+0x3e>
 8003604:	18e1      	adds	r1, r4, r3
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	2030      	movs	r0, #48	; 0x30
 800360a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800360e:	4422      	add	r2, r4
 8003610:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003614:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003618:	3302      	adds	r3, #2
 800361a:	e7c7      	b.n	80035ac <_printf_common+0x58>
 800361c:	2301      	movs	r3, #1
 800361e:	4622      	mov	r2, r4
 8003620:	4649      	mov	r1, r9
 8003622:	4638      	mov	r0, r7
 8003624:	47c0      	blx	r8
 8003626:	3001      	adds	r0, #1
 8003628:	d0e6      	beq.n	80035f8 <_printf_common+0xa4>
 800362a:	3601      	adds	r6, #1
 800362c:	e7d9      	b.n	80035e2 <_printf_common+0x8e>
	...

08003630 <_printf_i>:
 8003630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003634:	7e0f      	ldrb	r7, [r1, #24]
 8003636:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003638:	2f78      	cmp	r7, #120	; 0x78
 800363a:	4691      	mov	r9, r2
 800363c:	4680      	mov	r8, r0
 800363e:	460c      	mov	r4, r1
 8003640:	469a      	mov	sl, r3
 8003642:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003646:	d807      	bhi.n	8003658 <_printf_i+0x28>
 8003648:	2f62      	cmp	r7, #98	; 0x62
 800364a:	d80a      	bhi.n	8003662 <_printf_i+0x32>
 800364c:	2f00      	cmp	r7, #0
 800364e:	f000 80d8 	beq.w	8003802 <_printf_i+0x1d2>
 8003652:	2f58      	cmp	r7, #88	; 0x58
 8003654:	f000 80a3 	beq.w	800379e <_printf_i+0x16e>
 8003658:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800365c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003660:	e03a      	b.n	80036d8 <_printf_i+0xa8>
 8003662:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003666:	2b15      	cmp	r3, #21
 8003668:	d8f6      	bhi.n	8003658 <_printf_i+0x28>
 800366a:	a101      	add	r1, pc, #4	; (adr r1, 8003670 <_printf_i+0x40>)
 800366c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003670:	080036c9 	.word	0x080036c9
 8003674:	080036dd 	.word	0x080036dd
 8003678:	08003659 	.word	0x08003659
 800367c:	08003659 	.word	0x08003659
 8003680:	08003659 	.word	0x08003659
 8003684:	08003659 	.word	0x08003659
 8003688:	080036dd 	.word	0x080036dd
 800368c:	08003659 	.word	0x08003659
 8003690:	08003659 	.word	0x08003659
 8003694:	08003659 	.word	0x08003659
 8003698:	08003659 	.word	0x08003659
 800369c:	080037e9 	.word	0x080037e9
 80036a0:	0800370d 	.word	0x0800370d
 80036a4:	080037cb 	.word	0x080037cb
 80036a8:	08003659 	.word	0x08003659
 80036ac:	08003659 	.word	0x08003659
 80036b0:	0800380b 	.word	0x0800380b
 80036b4:	08003659 	.word	0x08003659
 80036b8:	0800370d 	.word	0x0800370d
 80036bc:	08003659 	.word	0x08003659
 80036c0:	08003659 	.word	0x08003659
 80036c4:	080037d3 	.word	0x080037d3
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	1d1a      	adds	r2, r3, #4
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	602a      	str	r2, [r5, #0]
 80036d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036d8:	2301      	movs	r3, #1
 80036da:	e0a3      	b.n	8003824 <_printf_i+0x1f4>
 80036dc:	6820      	ldr	r0, [r4, #0]
 80036de:	6829      	ldr	r1, [r5, #0]
 80036e0:	0606      	lsls	r6, r0, #24
 80036e2:	f101 0304 	add.w	r3, r1, #4
 80036e6:	d50a      	bpl.n	80036fe <_printf_i+0xce>
 80036e8:	680e      	ldr	r6, [r1, #0]
 80036ea:	602b      	str	r3, [r5, #0]
 80036ec:	2e00      	cmp	r6, #0
 80036ee:	da03      	bge.n	80036f8 <_printf_i+0xc8>
 80036f0:	232d      	movs	r3, #45	; 0x2d
 80036f2:	4276      	negs	r6, r6
 80036f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036f8:	485e      	ldr	r0, [pc, #376]	; (8003874 <_printf_i+0x244>)
 80036fa:	230a      	movs	r3, #10
 80036fc:	e019      	b.n	8003732 <_printf_i+0x102>
 80036fe:	680e      	ldr	r6, [r1, #0]
 8003700:	602b      	str	r3, [r5, #0]
 8003702:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003706:	bf18      	it	ne
 8003708:	b236      	sxthne	r6, r6
 800370a:	e7ef      	b.n	80036ec <_printf_i+0xbc>
 800370c:	682b      	ldr	r3, [r5, #0]
 800370e:	6820      	ldr	r0, [r4, #0]
 8003710:	1d19      	adds	r1, r3, #4
 8003712:	6029      	str	r1, [r5, #0]
 8003714:	0601      	lsls	r1, r0, #24
 8003716:	d501      	bpl.n	800371c <_printf_i+0xec>
 8003718:	681e      	ldr	r6, [r3, #0]
 800371a:	e002      	b.n	8003722 <_printf_i+0xf2>
 800371c:	0646      	lsls	r6, r0, #25
 800371e:	d5fb      	bpl.n	8003718 <_printf_i+0xe8>
 8003720:	881e      	ldrh	r6, [r3, #0]
 8003722:	4854      	ldr	r0, [pc, #336]	; (8003874 <_printf_i+0x244>)
 8003724:	2f6f      	cmp	r7, #111	; 0x6f
 8003726:	bf0c      	ite	eq
 8003728:	2308      	moveq	r3, #8
 800372a:	230a      	movne	r3, #10
 800372c:	2100      	movs	r1, #0
 800372e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003732:	6865      	ldr	r5, [r4, #4]
 8003734:	60a5      	str	r5, [r4, #8]
 8003736:	2d00      	cmp	r5, #0
 8003738:	bfa2      	ittt	ge
 800373a:	6821      	ldrge	r1, [r4, #0]
 800373c:	f021 0104 	bicge.w	r1, r1, #4
 8003740:	6021      	strge	r1, [r4, #0]
 8003742:	b90e      	cbnz	r6, 8003748 <_printf_i+0x118>
 8003744:	2d00      	cmp	r5, #0
 8003746:	d04d      	beq.n	80037e4 <_printf_i+0x1b4>
 8003748:	4615      	mov	r5, r2
 800374a:	fbb6 f1f3 	udiv	r1, r6, r3
 800374e:	fb03 6711 	mls	r7, r3, r1, r6
 8003752:	5dc7      	ldrb	r7, [r0, r7]
 8003754:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003758:	4637      	mov	r7, r6
 800375a:	42bb      	cmp	r3, r7
 800375c:	460e      	mov	r6, r1
 800375e:	d9f4      	bls.n	800374a <_printf_i+0x11a>
 8003760:	2b08      	cmp	r3, #8
 8003762:	d10b      	bne.n	800377c <_printf_i+0x14c>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	07de      	lsls	r6, r3, #31
 8003768:	d508      	bpl.n	800377c <_printf_i+0x14c>
 800376a:	6923      	ldr	r3, [r4, #16]
 800376c:	6861      	ldr	r1, [r4, #4]
 800376e:	4299      	cmp	r1, r3
 8003770:	bfde      	ittt	le
 8003772:	2330      	movle	r3, #48	; 0x30
 8003774:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003778:	f105 35ff 	addle.w	r5, r5, #4294967295
 800377c:	1b52      	subs	r2, r2, r5
 800377e:	6122      	str	r2, [r4, #16]
 8003780:	f8cd a000 	str.w	sl, [sp]
 8003784:	464b      	mov	r3, r9
 8003786:	aa03      	add	r2, sp, #12
 8003788:	4621      	mov	r1, r4
 800378a:	4640      	mov	r0, r8
 800378c:	f7ff fee2 	bl	8003554 <_printf_common>
 8003790:	3001      	adds	r0, #1
 8003792:	d14c      	bne.n	800382e <_printf_i+0x1fe>
 8003794:	f04f 30ff 	mov.w	r0, #4294967295
 8003798:	b004      	add	sp, #16
 800379a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800379e:	4835      	ldr	r0, [pc, #212]	; (8003874 <_printf_i+0x244>)
 80037a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80037a4:	6829      	ldr	r1, [r5, #0]
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80037ac:	6029      	str	r1, [r5, #0]
 80037ae:	061d      	lsls	r5, r3, #24
 80037b0:	d514      	bpl.n	80037dc <_printf_i+0x1ac>
 80037b2:	07df      	lsls	r7, r3, #31
 80037b4:	bf44      	itt	mi
 80037b6:	f043 0320 	orrmi.w	r3, r3, #32
 80037ba:	6023      	strmi	r3, [r4, #0]
 80037bc:	b91e      	cbnz	r6, 80037c6 <_printf_i+0x196>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	f023 0320 	bic.w	r3, r3, #32
 80037c4:	6023      	str	r3, [r4, #0]
 80037c6:	2310      	movs	r3, #16
 80037c8:	e7b0      	b.n	800372c <_printf_i+0xfc>
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	f043 0320 	orr.w	r3, r3, #32
 80037d0:	6023      	str	r3, [r4, #0]
 80037d2:	2378      	movs	r3, #120	; 0x78
 80037d4:	4828      	ldr	r0, [pc, #160]	; (8003878 <_printf_i+0x248>)
 80037d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037da:	e7e3      	b.n	80037a4 <_printf_i+0x174>
 80037dc:	0659      	lsls	r1, r3, #25
 80037de:	bf48      	it	mi
 80037e0:	b2b6      	uxthmi	r6, r6
 80037e2:	e7e6      	b.n	80037b2 <_printf_i+0x182>
 80037e4:	4615      	mov	r5, r2
 80037e6:	e7bb      	b.n	8003760 <_printf_i+0x130>
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	6826      	ldr	r6, [r4, #0]
 80037ec:	6961      	ldr	r1, [r4, #20]
 80037ee:	1d18      	adds	r0, r3, #4
 80037f0:	6028      	str	r0, [r5, #0]
 80037f2:	0635      	lsls	r5, r6, #24
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	d501      	bpl.n	80037fc <_printf_i+0x1cc>
 80037f8:	6019      	str	r1, [r3, #0]
 80037fa:	e002      	b.n	8003802 <_printf_i+0x1d2>
 80037fc:	0670      	lsls	r0, r6, #25
 80037fe:	d5fb      	bpl.n	80037f8 <_printf_i+0x1c8>
 8003800:	8019      	strh	r1, [r3, #0]
 8003802:	2300      	movs	r3, #0
 8003804:	6123      	str	r3, [r4, #16]
 8003806:	4615      	mov	r5, r2
 8003808:	e7ba      	b.n	8003780 <_printf_i+0x150>
 800380a:	682b      	ldr	r3, [r5, #0]
 800380c:	1d1a      	adds	r2, r3, #4
 800380e:	602a      	str	r2, [r5, #0]
 8003810:	681d      	ldr	r5, [r3, #0]
 8003812:	6862      	ldr	r2, [r4, #4]
 8003814:	2100      	movs	r1, #0
 8003816:	4628      	mov	r0, r5
 8003818:	f7fc fce2 	bl	80001e0 <memchr>
 800381c:	b108      	cbz	r0, 8003822 <_printf_i+0x1f2>
 800381e:	1b40      	subs	r0, r0, r5
 8003820:	6060      	str	r0, [r4, #4]
 8003822:	6863      	ldr	r3, [r4, #4]
 8003824:	6123      	str	r3, [r4, #16]
 8003826:	2300      	movs	r3, #0
 8003828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800382c:	e7a8      	b.n	8003780 <_printf_i+0x150>
 800382e:	6923      	ldr	r3, [r4, #16]
 8003830:	462a      	mov	r2, r5
 8003832:	4649      	mov	r1, r9
 8003834:	4640      	mov	r0, r8
 8003836:	47d0      	blx	sl
 8003838:	3001      	adds	r0, #1
 800383a:	d0ab      	beq.n	8003794 <_printf_i+0x164>
 800383c:	6823      	ldr	r3, [r4, #0]
 800383e:	079b      	lsls	r3, r3, #30
 8003840:	d413      	bmi.n	800386a <_printf_i+0x23a>
 8003842:	68e0      	ldr	r0, [r4, #12]
 8003844:	9b03      	ldr	r3, [sp, #12]
 8003846:	4298      	cmp	r0, r3
 8003848:	bfb8      	it	lt
 800384a:	4618      	movlt	r0, r3
 800384c:	e7a4      	b.n	8003798 <_printf_i+0x168>
 800384e:	2301      	movs	r3, #1
 8003850:	4632      	mov	r2, r6
 8003852:	4649      	mov	r1, r9
 8003854:	4640      	mov	r0, r8
 8003856:	47d0      	blx	sl
 8003858:	3001      	adds	r0, #1
 800385a:	d09b      	beq.n	8003794 <_printf_i+0x164>
 800385c:	3501      	adds	r5, #1
 800385e:	68e3      	ldr	r3, [r4, #12]
 8003860:	9903      	ldr	r1, [sp, #12]
 8003862:	1a5b      	subs	r3, r3, r1
 8003864:	42ab      	cmp	r3, r5
 8003866:	dcf2      	bgt.n	800384e <_printf_i+0x21e>
 8003868:	e7eb      	b.n	8003842 <_printf_i+0x212>
 800386a:	2500      	movs	r5, #0
 800386c:	f104 0619 	add.w	r6, r4, #25
 8003870:	e7f5      	b.n	800385e <_printf_i+0x22e>
 8003872:	bf00      	nop
 8003874:	08003bb9 	.word	0x08003bb9
 8003878:	08003bca 	.word	0x08003bca

0800387c <memcpy>:
 800387c:	440a      	add	r2, r1
 800387e:	4291      	cmp	r1, r2
 8003880:	f100 33ff 	add.w	r3, r0, #4294967295
 8003884:	d100      	bne.n	8003888 <memcpy+0xc>
 8003886:	4770      	bx	lr
 8003888:	b510      	push	{r4, lr}
 800388a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800388e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003892:	4291      	cmp	r1, r2
 8003894:	d1f9      	bne.n	800388a <memcpy+0xe>
 8003896:	bd10      	pop	{r4, pc}

08003898 <memmove>:
 8003898:	4288      	cmp	r0, r1
 800389a:	b510      	push	{r4, lr}
 800389c:	eb01 0402 	add.w	r4, r1, r2
 80038a0:	d902      	bls.n	80038a8 <memmove+0x10>
 80038a2:	4284      	cmp	r4, r0
 80038a4:	4623      	mov	r3, r4
 80038a6:	d807      	bhi.n	80038b8 <memmove+0x20>
 80038a8:	1e43      	subs	r3, r0, #1
 80038aa:	42a1      	cmp	r1, r4
 80038ac:	d008      	beq.n	80038c0 <memmove+0x28>
 80038ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038b6:	e7f8      	b.n	80038aa <memmove+0x12>
 80038b8:	4402      	add	r2, r0
 80038ba:	4601      	mov	r1, r0
 80038bc:	428a      	cmp	r2, r1
 80038be:	d100      	bne.n	80038c2 <memmove+0x2a>
 80038c0:	bd10      	pop	{r4, pc}
 80038c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038ca:	e7f7      	b.n	80038bc <memmove+0x24>

080038cc <_free_r>:
 80038cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80038ce:	2900      	cmp	r1, #0
 80038d0:	d044      	beq.n	800395c <_free_r+0x90>
 80038d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038d6:	9001      	str	r0, [sp, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f1a1 0404 	sub.w	r4, r1, #4
 80038de:	bfb8      	it	lt
 80038e0:	18e4      	addlt	r4, r4, r3
 80038e2:	f000 f913 	bl	8003b0c <__malloc_lock>
 80038e6:	4a1e      	ldr	r2, [pc, #120]	; (8003960 <_free_r+0x94>)
 80038e8:	9801      	ldr	r0, [sp, #4]
 80038ea:	6813      	ldr	r3, [r2, #0]
 80038ec:	b933      	cbnz	r3, 80038fc <_free_r+0x30>
 80038ee:	6063      	str	r3, [r4, #4]
 80038f0:	6014      	str	r4, [r2, #0]
 80038f2:	b003      	add	sp, #12
 80038f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038f8:	f000 b90e 	b.w	8003b18 <__malloc_unlock>
 80038fc:	42a3      	cmp	r3, r4
 80038fe:	d908      	bls.n	8003912 <_free_r+0x46>
 8003900:	6825      	ldr	r5, [r4, #0]
 8003902:	1961      	adds	r1, r4, r5
 8003904:	428b      	cmp	r3, r1
 8003906:	bf01      	itttt	eq
 8003908:	6819      	ldreq	r1, [r3, #0]
 800390a:	685b      	ldreq	r3, [r3, #4]
 800390c:	1949      	addeq	r1, r1, r5
 800390e:	6021      	streq	r1, [r4, #0]
 8003910:	e7ed      	b.n	80038ee <_free_r+0x22>
 8003912:	461a      	mov	r2, r3
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	b10b      	cbz	r3, 800391c <_free_r+0x50>
 8003918:	42a3      	cmp	r3, r4
 800391a:	d9fa      	bls.n	8003912 <_free_r+0x46>
 800391c:	6811      	ldr	r1, [r2, #0]
 800391e:	1855      	adds	r5, r2, r1
 8003920:	42a5      	cmp	r5, r4
 8003922:	d10b      	bne.n	800393c <_free_r+0x70>
 8003924:	6824      	ldr	r4, [r4, #0]
 8003926:	4421      	add	r1, r4
 8003928:	1854      	adds	r4, r2, r1
 800392a:	42a3      	cmp	r3, r4
 800392c:	6011      	str	r1, [r2, #0]
 800392e:	d1e0      	bne.n	80038f2 <_free_r+0x26>
 8003930:	681c      	ldr	r4, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	6053      	str	r3, [r2, #4]
 8003936:	4421      	add	r1, r4
 8003938:	6011      	str	r1, [r2, #0]
 800393a:	e7da      	b.n	80038f2 <_free_r+0x26>
 800393c:	d902      	bls.n	8003944 <_free_r+0x78>
 800393e:	230c      	movs	r3, #12
 8003940:	6003      	str	r3, [r0, #0]
 8003942:	e7d6      	b.n	80038f2 <_free_r+0x26>
 8003944:	6825      	ldr	r5, [r4, #0]
 8003946:	1961      	adds	r1, r4, r5
 8003948:	428b      	cmp	r3, r1
 800394a:	bf04      	itt	eq
 800394c:	6819      	ldreq	r1, [r3, #0]
 800394e:	685b      	ldreq	r3, [r3, #4]
 8003950:	6063      	str	r3, [r4, #4]
 8003952:	bf04      	itt	eq
 8003954:	1949      	addeq	r1, r1, r5
 8003956:	6021      	streq	r1, [r4, #0]
 8003958:	6054      	str	r4, [r2, #4]
 800395a:	e7ca      	b.n	80038f2 <_free_r+0x26>
 800395c:	b003      	add	sp, #12
 800395e:	bd30      	pop	{r4, r5, pc}
 8003960:	20000118 	.word	0x20000118

08003964 <sbrk_aligned>:
 8003964:	b570      	push	{r4, r5, r6, lr}
 8003966:	4e0e      	ldr	r6, [pc, #56]	; (80039a0 <sbrk_aligned+0x3c>)
 8003968:	460c      	mov	r4, r1
 800396a:	6831      	ldr	r1, [r6, #0]
 800396c:	4605      	mov	r5, r0
 800396e:	b911      	cbnz	r1, 8003976 <sbrk_aligned+0x12>
 8003970:	f000 f8bc 	bl	8003aec <_sbrk_r>
 8003974:	6030      	str	r0, [r6, #0]
 8003976:	4621      	mov	r1, r4
 8003978:	4628      	mov	r0, r5
 800397a:	f000 f8b7 	bl	8003aec <_sbrk_r>
 800397e:	1c43      	adds	r3, r0, #1
 8003980:	d00a      	beq.n	8003998 <sbrk_aligned+0x34>
 8003982:	1cc4      	adds	r4, r0, #3
 8003984:	f024 0403 	bic.w	r4, r4, #3
 8003988:	42a0      	cmp	r0, r4
 800398a:	d007      	beq.n	800399c <sbrk_aligned+0x38>
 800398c:	1a21      	subs	r1, r4, r0
 800398e:	4628      	mov	r0, r5
 8003990:	f000 f8ac 	bl	8003aec <_sbrk_r>
 8003994:	3001      	adds	r0, #1
 8003996:	d101      	bne.n	800399c <sbrk_aligned+0x38>
 8003998:	f04f 34ff 	mov.w	r4, #4294967295
 800399c:	4620      	mov	r0, r4
 800399e:	bd70      	pop	{r4, r5, r6, pc}
 80039a0:	2000011c 	.word	0x2000011c

080039a4 <_malloc_r>:
 80039a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039a8:	1ccd      	adds	r5, r1, #3
 80039aa:	f025 0503 	bic.w	r5, r5, #3
 80039ae:	3508      	adds	r5, #8
 80039b0:	2d0c      	cmp	r5, #12
 80039b2:	bf38      	it	cc
 80039b4:	250c      	movcc	r5, #12
 80039b6:	2d00      	cmp	r5, #0
 80039b8:	4607      	mov	r7, r0
 80039ba:	db01      	blt.n	80039c0 <_malloc_r+0x1c>
 80039bc:	42a9      	cmp	r1, r5
 80039be:	d905      	bls.n	80039cc <_malloc_r+0x28>
 80039c0:	230c      	movs	r3, #12
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	2600      	movs	r6, #0
 80039c6:	4630      	mov	r0, r6
 80039c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039cc:	4e2e      	ldr	r6, [pc, #184]	; (8003a88 <_malloc_r+0xe4>)
 80039ce:	f000 f89d 	bl	8003b0c <__malloc_lock>
 80039d2:	6833      	ldr	r3, [r6, #0]
 80039d4:	461c      	mov	r4, r3
 80039d6:	bb34      	cbnz	r4, 8003a26 <_malloc_r+0x82>
 80039d8:	4629      	mov	r1, r5
 80039da:	4638      	mov	r0, r7
 80039dc:	f7ff ffc2 	bl	8003964 <sbrk_aligned>
 80039e0:	1c43      	adds	r3, r0, #1
 80039e2:	4604      	mov	r4, r0
 80039e4:	d14d      	bne.n	8003a82 <_malloc_r+0xde>
 80039e6:	6834      	ldr	r4, [r6, #0]
 80039e8:	4626      	mov	r6, r4
 80039ea:	2e00      	cmp	r6, #0
 80039ec:	d140      	bne.n	8003a70 <_malloc_r+0xcc>
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	4631      	mov	r1, r6
 80039f2:	4638      	mov	r0, r7
 80039f4:	eb04 0803 	add.w	r8, r4, r3
 80039f8:	f000 f878 	bl	8003aec <_sbrk_r>
 80039fc:	4580      	cmp	r8, r0
 80039fe:	d13a      	bne.n	8003a76 <_malloc_r+0xd2>
 8003a00:	6821      	ldr	r1, [r4, #0]
 8003a02:	3503      	adds	r5, #3
 8003a04:	1a6d      	subs	r5, r5, r1
 8003a06:	f025 0503 	bic.w	r5, r5, #3
 8003a0a:	3508      	adds	r5, #8
 8003a0c:	2d0c      	cmp	r5, #12
 8003a0e:	bf38      	it	cc
 8003a10:	250c      	movcc	r5, #12
 8003a12:	4629      	mov	r1, r5
 8003a14:	4638      	mov	r0, r7
 8003a16:	f7ff ffa5 	bl	8003964 <sbrk_aligned>
 8003a1a:	3001      	adds	r0, #1
 8003a1c:	d02b      	beq.n	8003a76 <_malloc_r+0xd2>
 8003a1e:	6823      	ldr	r3, [r4, #0]
 8003a20:	442b      	add	r3, r5
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	e00e      	b.n	8003a44 <_malloc_r+0xa0>
 8003a26:	6822      	ldr	r2, [r4, #0]
 8003a28:	1b52      	subs	r2, r2, r5
 8003a2a:	d41e      	bmi.n	8003a6a <_malloc_r+0xc6>
 8003a2c:	2a0b      	cmp	r2, #11
 8003a2e:	d916      	bls.n	8003a5e <_malloc_r+0xba>
 8003a30:	1961      	adds	r1, r4, r5
 8003a32:	42a3      	cmp	r3, r4
 8003a34:	6025      	str	r5, [r4, #0]
 8003a36:	bf18      	it	ne
 8003a38:	6059      	strne	r1, [r3, #4]
 8003a3a:	6863      	ldr	r3, [r4, #4]
 8003a3c:	bf08      	it	eq
 8003a3e:	6031      	streq	r1, [r6, #0]
 8003a40:	5162      	str	r2, [r4, r5]
 8003a42:	604b      	str	r3, [r1, #4]
 8003a44:	4638      	mov	r0, r7
 8003a46:	f104 060b 	add.w	r6, r4, #11
 8003a4a:	f000 f865 	bl	8003b18 <__malloc_unlock>
 8003a4e:	f026 0607 	bic.w	r6, r6, #7
 8003a52:	1d23      	adds	r3, r4, #4
 8003a54:	1af2      	subs	r2, r6, r3
 8003a56:	d0b6      	beq.n	80039c6 <_malloc_r+0x22>
 8003a58:	1b9b      	subs	r3, r3, r6
 8003a5a:	50a3      	str	r3, [r4, r2]
 8003a5c:	e7b3      	b.n	80039c6 <_malloc_r+0x22>
 8003a5e:	6862      	ldr	r2, [r4, #4]
 8003a60:	42a3      	cmp	r3, r4
 8003a62:	bf0c      	ite	eq
 8003a64:	6032      	streq	r2, [r6, #0]
 8003a66:	605a      	strne	r2, [r3, #4]
 8003a68:	e7ec      	b.n	8003a44 <_malloc_r+0xa0>
 8003a6a:	4623      	mov	r3, r4
 8003a6c:	6864      	ldr	r4, [r4, #4]
 8003a6e:	e7b2      	b.n	80039d6 <_malloc_r+0x32>
 8003a70:	4634      	mov	r4, r6
 8003a72:	6876      	ldr	r6, [r6, #4]
 8003a74:	e7b9      	b.n	80039ea <_malloc_r+0x46>
 8003a76:	230c      	movs	r3, #12
 8003a78:	603b      	str	r3, [r7, #0]
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	f000 f84c 	bl	8003b18 <__malloc_unlock>
 8003a80:	e7a1      	b.n	80039c6 <_malloc_r+0x22>
 8003a82:	6025      	str	r5, [r4, #0]
 8003a84:	e7de      	b.n	8003a44 <_malloc_r+0xa0>
 8003a86:	bf00      	nop
 8003a88:	20000118 	.word	0x20000118

08003a8c <_realloc_r>:
 8003a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a90:	4680      	mov	r8, r0
 8003a92:	4614      	mov	r4, r2
 8003a94:	460e      	mov	r6, r1
 8003a96:	b921      	cbnz	r1, 8003aa2 <_realloc_r+0x16>
 8003a98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	f7ff bf81 	b.w	80039a4 <_malloc_r>
 8003aa2:	b92a      	cbnz	r2, 8003ab0 <_realloc_r+0x24>
 8003aa4:	f7ff ff12 	bl	80038cc <_free_r>
 8003aa8:	4625      	mov	r5, r4
 8003aaa:	4628      	mov	r0, r5
 8003aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ab0:	f000 f838 	bl	8003b24 <_malloc_usable_size_r>
 8003ab4:	4284      	cmp	r4, r0
 8003ab6:	4607      	mov	r7, r0
 8003ab8:	d802      	bhi.n	8003ac0 <_realloc_r+0x34>
 8003aba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003abe:	d812      	bhi.n	8003ae6 <_realloc_r+0x5a>
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	4640      	mov	r0, r8
 8003ac4:	f7ff ff6e 	bl	80039a4 <_malloc_r>
 8003ac8:	4605      	mov	r5, r0
 8003aca:	2800      	cmp	r0, #0
 8003acc:	d0ed      	beq.n	8003aaa <_realloc_r+0x1e>
 8003ace:	42bc      	cmp	r4, r7
 8003ad0:	4622      	mov	r2, r4
 8003ad2:	4631      	mov	r1, r6
 8003ad4:	bf28      	it	cs
 8003ad6:	463a      	movcs	r2, r7
 8003ad8:	f7ff fed0 	bl	800387c <memcpy>
 8003adc:	4631      	mov	r1, r6
 8003ade:	4640      	mov	r0, r8
 8003ae0:	f7ff fef4 	bl	80038cc <_free_r>
 8003ae4:	e7e1      	b.n	8003aaa <_realloc_r+0x1e>
 8003ae6:	4635      	mov	r5, r6
 8003ae8:	e7df      	b.n	8003aaa <_realloc_r+0x1e>
	...

08003aec <_sbrk_r>:
 8003aec:	b538      	push	{r3, r4, r5, lr}
 8003aee:	4d06      	ldr	r5, [pc, #24]	; (8003b08 <_sbrk_r+0x1c>)
 8003af0:	2300      	movs	r3, #0
 8003af2:	4604      	mov	r4, r0
 8003af4:	4608      	mov	r0, r1
 8003af6:	602b      	str	r3, [r5, #0]
 8003af8:	f7fc feda 	bl	80008b0 <_sbrk>
 8003afc:	1c43      	adds	r3, r0, #1
 8003afe:	d102      	bne.n	8003b06 <_sbrk_r+0x1a>
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	b103      	cbz	r3, 8003b06 <_sbrk_r+0x1a>
 8003b04:	6023      	str	r3, [r4, #0]
 8003b06:	bd38      	pop	{r3, r4, r5, pc}
 8003b08:	20000120 	.word	0x20000120

08003b0c <__malloc_lock>:
 8003b0c:	4801      	ldr	r0, [pc, #4]	; (8003b14 <__malloc_lock+0x8>)
 8003b0e:	f000 b811 	b.w	8003b34 <__retarget_lock_acquire_recursive>
 8003b12:	bf00      	nop
 8003b14:	20000124 	.word	0x20000124

08003b18 <__malloc_unlock>:
 8003b18:	4801      	ldr	r0, [pc, #4]	; (8003b20 <__malloc_unlock+0x8>)
 8003b1a:	f000 b80c 	b.w	8003b36 <__retarget_lock_release_recursive>
 8003b1e:	bf00      	nop
 8003b20:	20000124 	.word	0x20000124

08003b24 <_malloc_usable_size_r>:
 8003b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b28:	1f18      	subs	r0, r3, #4
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bfbc      	itt	lt
 8003b2e:	580b      	ldrlt	r3, [r1, r0]
 8003b30:	18c0      	addlt	r0, r0, r3
 8003b32:	4770      	bx	lr

08003b34 <__retarget_lock_acquire_recursive>:
 8003b34:	4770      	bx	lr

08003b36 <__retarget_lock_release_recursive>:
 8003b36:	4770      	bx	lr

08003b38 <_init>:
 8003b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b3a:	bf00      	nop
 8003b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3e:	bc08      	pop	{r3}
 8003b40:	469e      	mov	lr, r3
 8003b42:	4770      	bx	lr

08003b44 <_fini>:
 8003b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b46:	bf00      	nop
 8003b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b4a:	bc08      	pop	{r3}
 8003b4c:	469e      	mov	lr, r3
 8003b4e:	4770      	bx	lr
