INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1 opened at Tue Aug 13 18:18:34 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.612 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.704 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.88 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./cnn_ap_lp/OPT_AP_LP1/directives.tcl 
Execute     set_directive_pipeline cnn/Cov1L3 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/Mp1L3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/Cov2L3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/Mp2L3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/F1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/D1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/D2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/D3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 1 cnn conv_1_input 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 2 cnn conv_1_input 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 3 cnn conv_1_out 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
Execute     set_directive_array_partition -type complete -dim 2 cnn conv_1_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type complete -dim 2 cnn max_pool_1_out 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 1 cnn max_pool_1_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 2 cnn max_pool_1_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
Execute     set_directive_array_partition -type complete -dim 3 cnn max_pool_1_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
Execute     set_directive_array_partition -type complete -dim 1 cnn conv_2_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 2 cnn conv_2_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type cyclic -factor 25 -dim 1 cnn flat_array_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 5 -dim 1 cnn dense_1_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 5 -dim 1 cnn dense_2_out_c 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
Execute     set_directive_pipeline conv_1/Filter1_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll -factor 3 conv_1/Filter1_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
Execute     set_directive_pipeline max_pool_1/Row_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_2/Filter2_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline max_pool_2/Filter_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline dense_1/FLAT_LOOP 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll -factor 50 dense_1/FLAT_LOOP 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
Execute     set_directive_pipeline dense_out/Flat_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll -factor 10 dense_out/Flat_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
Execute     set_directive_pipeline soft_max/Max_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline soft_max/Sum_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline soft_max/Prediction_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline dense_2/FLAT_LOOP 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll -factor 10 dense_2/FLAT_LOOP 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
Execute     set_directive_pipeline cnn/INPUT_LOOP 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline flat/Filter_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline cnn/ConvL3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_interface -mode s_axilite -bundle CRTL_BUS cnn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
Execute     set_directive_interface -mode bram cnn cnn_input 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
Execute     set_directive_interface -mode bram cnn prediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Command   ap_source done; 0.261 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/cnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/cnn.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.154 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.588 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.372 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.551 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.23 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.335 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 1.093 sec.
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.348 sec.
Command       tidy_31 done; 1.457 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.244 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.bc
Command       clang done; 1.441 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/conv_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/conv_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.127 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.359 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.572 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.956 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.325 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.031 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.325 sec.
Command       tidy_31 done; 1.366 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.683 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.bc
Command       clang done; 1.394 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/conv_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/conv_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/conv_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/conv_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp
Command       clang done; 1.134 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.691 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.387 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.676 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.084 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.41 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.206 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.423 sec.
Command       tidy_31 done; 1.643 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.822 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.bc
Command       clang done; 1.435 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/dense_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/dense_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/dense_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/dense_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp
Command       clang done; 1.121 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.383 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 2.122 sec.
INFO-FLOW: Done: GCC PP time: 5.6 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.328 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.785 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.err.log 
Command       ap_eval done; 1.289 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 2.936 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.26 sec.
Command       tidy_31 done; 4.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.bc
Command       clang done; 2.176 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/dense_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/dense_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/dense_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/dense_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp
Command       clang done; 1.13 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.769 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.422 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.108 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.426 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.207 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.413 sec.
Command       tidy_31 done; 1.629 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.871 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.bc
Command       clang done; 1.472 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/dense_out.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/dense_out.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/dense_out.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/dense_out.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp
Command       clang done; 1.154 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.777 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 3.344 sec.
INFO-FLOW: Done: GCC PP time: 8.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.517 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.359 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.err.log 
Command       ap_eval done; 1.945 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 4.925 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 1.955 sec.
Command       tidy_31 done; 6.935 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.356 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.bc
Command       clang done; 3.813 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/flat.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/flat.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/flat.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/flat.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp
Command       clang done; 1.137 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.43 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.305 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.4 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.767 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.flat.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.819 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.244 sec.
Command       tidy_31 done; 1.078 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.464 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.bc
Command       clang done; 1.344 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/max_pool_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/max_pool_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/max_pool_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/max_pool_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp
Command       clang done; 1.131 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.537 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.378 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.489 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.87 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.289 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.94 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.281 sec.
Command       tidy_31 done; 1.236 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.585 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.bc
Command       clang done; 1.378 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_lp/max_pool_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_lp/max_pool_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_lp/max_pool_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_lp/max_pool_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp
Command       clang done; 1.137 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.522 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/useless.bc
Command       clang done; 1.365 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out_c complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_2_out_c complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array_c cyclic=positionBoolean0type factor=25 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_2_out_c cyclic=positionBoolean0type factor=5 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=10 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.482 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.874 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.293 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.935 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.288 sec.
Command       tidy_31 done; 1.238 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.584 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.bc
Command       clang done; 1.354 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.g.bc -hls-opt -except-internalize cnn -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g 
Command       llvm-ld done; 2.495 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.344 ; gain = 95.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.344 ; gain = 95.824
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.62 sec.
Execute         llvm-ld C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.876 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 15.594 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:02:18 . Memory (MB): peak = 437.203 ; gain = 345.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:117) automatically.
Command         transform done; 0.928 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.475 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:02:20 . Memory (MB): peak = 511.430 ; gain = 419.910
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter_Loop' (cnn_ap_lp/max_pool_2.cpp:11) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn_ap_lp/max_pool_1.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Flat_Loop' (cnn_ap_lp/dense_out.cpp:47) in function 'dense_out' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (cnn_ap_lp/max_pool_2.cpp:14) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_2.cpp:17) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_2.cpp:21) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_2.cpp:24) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_1.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out_c.V' (cnn_ap_lp/cnn.cpp:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array_c.V' (cnn_ap_lp/cnn.cpp:91) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out_c.V' (cnn_ap_lp/cnn.cpp:101) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'dense_2_out_c.V' (cnn_ap_lp/cnn.cpp:110) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
Command         transform done; 4.606 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:119:33) to (cnn_ap_lp/cnn.cpp:119:28) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
Command         transform done; 3.724 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 678.324 ; gain = 586.805
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_lp/max_pool_1.cpp:11:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/flat.cpp:7:6) in function 'flat'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_ap_lp/cnn.cpp:23:15) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L2' (cnn_ap_lp/cnn.cpp:38:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L1' (cnn_ap_lp/cnn.cpp:37:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L2' (cnn_ap_lp/cnn.cpp:52:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L1' (cnn_ap_lp/cnn.cpp:51:42) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L2' (cnn_ap_lp/cnn.cpp:66:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L1' (cnn_ap_lp/cnn.cpp:65:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L2' (cnn_ap_lp/cnn.cpp:80:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L1' (cnn_ap_lp/cnn.cpp:79:42) in function 'cnn'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
Command         transform done; 12.474 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:02:40 . Memory (MB): peak = 838.016 ; gain = 746.496
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 40.34 sec.
Command     elaborate done; 158.546 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dense_out 
Execute       preproc_iomode -model soft_max 
Execute       preproc_iomode -model exp<15, 7> 
Execute       preproc_iomode -model dense_2 
Execute       preproc_iomode -model dense_1 
Execute       preproc_iomode -model flat 
Execute       preproc_iomode -model max_pool_2 
Execute       preproc_iomode -model conv_2 
Execute       preproc_iomode -model max_pool_1 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Configuring Module : conv_2 ...
Execute       set_default_model conv_2 
Execute       apply_spec_resource_limit conv_2 
INFO-FLOW: Configuring Module : max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       apply_spec_resource_limit max_pool_2 
INFO-FLOW: Configuring Module : flat ...
Execute       set_default_model flat 
Execute       apply_spec_resource_limit flat 
INFO-FLOW: Configuring Module : dense_1 ...
Execute       set_default_model dense_1 
Execute       apply_spec_resource_limit dense_1 
INFO-FLOW: Configuring Module : dense_2 ...
Execute       set_default_model dense_2 
Execute       apply_spec_resource_limit dense_2 
INFO-FLOW: Configuring Module : exp<15, 7> ...
Execute       set_default_model exp<15, 7> 
Execute       apply_spec_resource_limit exp<15, 7> 
INFO-FLOW: Configuring Module : soft_max ...
Execute       set_default_model soft_max 
Execute       apply_spec_resource_limit soft_max 
INFO-FLOW: Configuring Module : dense_out ...
Execute       set_default_model dense_out 
Execute       apply_spec_resource_limit dense_out 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Preprocessing Module: conv_2 ...
Execute       set_default_model conv_2 
Execute       cdfg_preprocess -model conv_2 
Command       cdfg_preprocess done; 0.473 sec.
Execute       rtl_gen_preprocess conv_2 
INFO-FLOW: Preprocessing Module: max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       cdfg_preprocess -model max_pool_2 
Execute       rtl_gen_preprocess max_pool_2 
INFO-FLOW: Preprocessing Module: flat ...
Execute       set_default_model flat 
Execute       cdfg_preprocess -model flat 
Execute       rtl_gen_preprocess flat 
INFO-FLOW: Preprocessing Module: dense_1 ...
Execute       set_default_model dense_1 
Execute       cdfg_preprocess -model dense_1 
Execute       rtl_gen_preprocess dense_1 
INFO-FLOW: Preprocessing Module: dense_2 ...
Execute       set_default_model dense_2 
Execute       cdfg_preprocess -model dense_2 
Execute       rtl_gen_preprocess dense_2 
INFO-FLOW: Preprocessing Module: exp<15, 7> ...
Execute       set_default_model exp<15, 7> 
Execute       cdfg_preprocess -model exp<15, 7> 
Execute       rtl_gen_preprocess exp<15, 7> 
INFO-FLOW: Preprocessing Module: soft_max ...
Execute       set_default_model soft_max 
Execute       cdfg_preprocess -model soft_max 
Execute       rtl_gen_preprocess soft_max 
INFO-FLOW: Preprocessing Module: dense_out ...
Execute       set_default_model dense_out 
Execute       cdfg_preprocess -model dense_out 
Execute       rtl_gen_preprocess dense_out 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.876 sec.
INFO: [HLS 200-111]  Elapsed time: 162.03 seconds; current allocated memory: 748.829 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.verbose.sched.rpt 
Command       syn_report done; 0.763 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.sched.adb -f 
Command       db_write done; 0.634 sec.
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 752.556 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.verbose.bind.rpt 
Command       syn_report done; 1.18 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.bind.adb -f 
Command       db_write done; 0.641 sec.
INFO-FLOW: Finish binding conv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 753.782 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.verbose.sched.rpt 
Command       syn_report done; 0.293 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.sched.adb -f 
Command       db_write done; 0.252 sec.
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 754.850 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.verbose.bind.rpt 
Command       syn_report done; 0.318 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.bind.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish binding max_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2 
Execute       schedule -model conv_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.758 sec.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 762.377 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.verbose.sched.rpt 
Command       syn_report done; 1.615 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.sched.adb -f 
Command       db_write done; 1.32 sec.
INFO-FLOW: Finish scheduling conv_2.
Execute       set_default_model conv_2 
Execute       bind -model conv_2 
BIND OPTION: model=conv_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.359 sec.
INFO: [HLS 200-111]  Elapsed time: 3.395 seconds; current allocated memory: 769.440 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.verbose.bind.rpt 
Command       syn_report done; 2.136 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.bind.adb -f 
Command       db_write done; 1.395 sec.
INFO-FLOW: Finish binding conv_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_2 
Execute       schedule -model max_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.017 sec.
INFO: [HLS 200-111]  Elapsed time: 4.683 seconds; current allocated memory: 771.093 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.verbose.sched.rpt 
Command       syn_report done; 0.647 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.sched.adb -f 
Command       db_write done; 0.338 sec.
INFO-FLOW: Finish scheduling max_pool_2.
Execute       set_default_model max_pool_2 
Execute       bind -model max_pool_2 
BIND OPTION: model=max_pool_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 773.013 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.verbose.bind.rpt 
Command       syn_report done; 0.519 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.bind.adb -f 
Command       db_write done; 0.288 sec.
INFO-FLOW: Finish binding max_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flat 
Execute       schedule -model flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 773.473 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.sched.adb -f 
INFO-FLOW: Finish scheduling flat.
Execute       set_default_model flat 
Execute       bind -model flat 
BIND OPTION: model=flat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 773.687 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.bind.adb -f 
INFO-FLOW: Finish binding flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_1 
Execute       schedule -model dense_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)
	'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)
	'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)
	'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)
	'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.264 sec.
INFO: [HLS 200-111]  Elapsed time: 2.492 seconds; current allocated memory: 775.555 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       syn_report done; 0.467 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.sched.adb -f 
Command       db_write done; 0.384 sec.
INFO-FLOW: Finish scheduling dense_1.
Execute       set_default_model dense_1 
Execute       bind -model dense_1 
BIND OPTION: model=dense_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 777.928 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.verbose.bind.rpt 
Command       syn_report done; 0.542 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.bind.adb -f 
Command       db_write done; 0.389 sec.
INFO-FLOW: Finish binding dense_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_2 
Execute       schedule -model dense_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 778.505 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.verbose.sched.rpt 
Command       syn_report done; 0.121 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.sched.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish scheduling dense_2.
Execute       set_default_model dense_2 
Execute       bind -model dense_2 
BIND OPTION: model=dense_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 779.160 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.verbose.bind.rpt 
Command       syn_report done; 0.285 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.bind.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish binding dense_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<15, 7> 
Execute       schedule -model exp<15, 7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 779.377 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<15, 7>.
Execute       set_default_model exp<15, 7> 
Execute       bind -model exp<15, 7> 
BIND OPTION: model=exp<15, 7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 779.688 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.bind.adb -f 
INFO-FLOW: Finish binding exp<15, 7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model soft_max 
Execute       schedule -model soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Max_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 779.897 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling soft_max.
Execute       set_default_model soft_max 
Execute       bind -model soft_max 
BIND OPTION: model=soft_max
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 780.184 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.bind.adb -f 
INFO-FLOW: Finish binding soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_out 
Execute       schedule -model dense_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 780.765 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_out.
Execute       set_default_model dense_out 
Execute       bind -model dense_out 
BIND OPTION: model=dense_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 781.402 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.verbose.bind.rpt 
Command       syn_report done; 0.185 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.bind.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish binding dense_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_INPUT_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Cov1L1_Cov1L2_ConvL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Mp1L1_Mp1L2_Mp1L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Cov2L1_Cov2L2_Cov2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Mp2L1_Mp2L2_Mp2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'F1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.796 sec.
INFO: [HLS 200-111]  Elapsed time: 1.238 seconds; current allocated memory: 785.605 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.verbose.sched.rpt 
Command       syn_report done; 1.073 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.sched.adb -f 
Command       db_write done; 0.765 sec.
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.227 sec.
INFO: [HLS 200-111]  Elapsed time: 4.196 seconds; current allocated memory: 814.013 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 1.843 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.bind.adb -f 
Command       db_write done; 0.749 sec.
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
Execute       rtl_gen_preprocess max_pool_1 
Execute       rtl_gen_preprocess conv_2 
Execute       rtl_gen_preprocess max_pool_2 
Execute       rtl_gen_preprocess flat 
Execute       rtl_gen_preprocess dense_1 
Execute       rtl_gen_preprocess dense_2 
Execute       rtl_gen_preprocess exp<15, 7> 
Execute       rtl_gen_preprocess soft_max 
Execute       rtl_gen_preprocess dense_out 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 0.354 sec.
INFO: [HLS 200-111]  Elapsed time: 3.142 seconds; current allocated memory: 821.941 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/conv_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl conv_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/conv_1_csynth.rpt 
Command       syn_report done; 0.361 sec.
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/conv_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 1.025 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.adb 
Command       db_write done; 0.936 sec.
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 5.216 seconds; current allocated memory: 826.006 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/max_pool_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/max_pool_1 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/max_pool_1 
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/max_pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.verbose.rpt 
Command       syn_report done; 0.312 sec.
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.adb 
Command       db_write done; 0.261 sec.
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bek': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 1.253 sec.
INFO: [HLS 200-111]  Elapsed time: 2.821 seconds; current allocated memory: 836.430 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/conv_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl conv_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/conv_2 
Execute       gen_rtl conv_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/conv_2 
Execute       syn_report -csynth -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/conv_2_csynth.rpt 
Command       syn_report done; 0.214 sec.
Execute       syn_report -rtlxml -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/conv_2_csynth.xml 
Execute       syn_report -verbosereport -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.verbose.rpt 
Command       syn_report done; 1.903 sec.
Execute       db_write -model conv_2 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.adb 
Command       db_write done; 1.732 sec.
Execute       gen_tb_info conv_2 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 842.507 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/max_pool_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/max_pool_2 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/max_pool_2 
Execute       syn_report -csynth -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/max_pool_2_csynth.rpt 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/max_pool_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.verbose.rpt 
Command       syn_report done; 0.632 sec.
Execute       db_write -model max_pool_2 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.adb 
Command       db_write done; 0.481 sec.
Execute       gen_tb_info max_pool_2 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flat -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 2.631 seconds; current allocated memory: 844.069 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/flat -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl flat -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/flat 
Execute       gen_rtl flat -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/flat 
Execute       syn_report -csynth -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/flat_csynth.rpt 
Execute       syn_report -rtlxml -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/flat_csynth.xml 
Execute       syn_report -verbosereport -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.verbose.rpt 
Execute       db_write -model flat -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.adb 
Command       db_write done; 0.158 sec.
Execute       gen_tb_info flat -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbkl': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbll': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 849.099 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/dense_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/dense_1 
Execute       gen_rtl dense_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/dense_1 
Execute       syn_report -csynth -model dense_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_1_csynth.rpt 
Execute       syn_report -rtlxml -model dense_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_1_csynth.xml 
Execute       syn_report -verbosereport -model dense_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.verbose.rpt 
Command       syn_report done; 0.552 sec.
Execute       db_write -model dense_1 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.adb 
Command       db_write done; 0.594 sec.
Execute       gen_tb_info dense_1 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbom': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 3.132 seconds; current allocated memory: 851.022 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/dense_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/dense_2 
Execute       gen_rtl dense_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/dense_2 
Execute       syn_report -csynth -model dense_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_2_csynth.rpt 
Execute       syn_report -rtlxml -model dense_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_2_csynth.xml 
Execute       syn_report -verbosereport -model dense_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.verbose.rpt 
Command       syn_report done; 0.158 sec.
Execute       db_write -model dense_2 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.adb 
Command       db_write done; 0.305 sec.
Execute       gen_tb_info dense_2 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp<15, 7> -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 851.796 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<15, 7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/exp_15_7_s -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl exp<15, 7> -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/exp_15_7_s 
Execute       gen_rtl exp<15, 7> -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/exp_15_7_s 
Execute       syn_report -csynth -model exp<15, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/exp_15_7_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp<15, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/exp_15_7_s_csynth.xml 
Execute       syn_report -verbosereport -model exp<15, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.verbose.rpt 
Execute       db_write -model exp<15, 7> -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.adb 
Command       db_write done; 0.212 sec.
Execute       gen_tb_info exp<15, 7> -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model soft_max -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 852.748 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl soft_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/soft_max -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl soft_max -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/soft_max 
Execute       gen_rtl soft_max -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/soft_max 
Execute       syn_report -csynth -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/soft_max_csynth.rpt 
Execute       syn_report -rtlxml -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/soft_max_csynth.xml 
Execute       syn_report -verbosereport -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.verbose.rpt 
Execute       db_write -model soft_max -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.adb 
Command       db_write done; 0.215 sec.
Execute       gen_tb_info soft_max -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_out -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bwn': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 854.284 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/dense_out -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_out -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/dense_out 
Execute       gen_rtl dense_out -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/dense_out 
Execute       syn_report -csynth -model dense_out -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_out_csynth.rpt 
Execute       syn_report -rtlxml -model dense_out -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/dense_out_csynth.xml 
Execute       syn_report -verbosereport -model dense_out -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.verbose.rpt 
Command       syn_report done; 0.194 sec.
Execute       db_write -model dense_out -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.adb 
Command       db_write done; 0.297 sec.
Execute       gen_tb_info dense_out -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_0_V' to 'cnn_conv_1_out_c_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_1_V' to 'cnn_conv_1_out_c_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_2_V' to 'cnn_conv_1_out_c_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_3_V' to 'cnn_conv_1_out_c_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_4_V' to 'cnn_conv_1_out_c_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_5_V' to 'cnn_conv_1_out_c_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_6_V' to 'cnn_conv_1_out_c_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_7_V' to 'cnn_conv_1_out_c_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_8_V' to 'cnn_conv_1_out_c_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_9_V' to 'cnn_conv_1_out_c_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_10_V' to 'cnn_conv_1_out_c_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_11_V' to 'cnn_conv_1_out_c_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_12_V' to 'cnn_conv_1_out_c_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_13_V' to 'cnn_conv_1_out_c_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_14_V' to 'cnn_conv_1_out_c_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_15_V' to 'cnn_conv_1_out_c_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_16_V' to 'cnn_conv_1_out_c_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_17_V' to 'cnn_conv_1_out_c_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_18_V' to 'cnn_conv_1_out_c_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_19_V' to 'cnn_conv_1_out_c_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_20_V' to 'cnn_conv_1_out_c_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_21_V' to 'cnn_conv_1_out_c_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_22_V' to 'cnn_conv_1_out_c_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_23_V' to 'cnn_conv_1_out_c_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_24_V' to 'cnn_conv_1_out_c_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_25_V' to 'cnn_conv_1_out_c_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_6_V' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_7_V' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_8_V' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_9_V' to 'cnn_max_pool_1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_10_V' to 'cnn_max_pool_1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_11_V' to 'cnn_max_pool_1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_12_V' to 'cnn_max_pool_1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_s' to 'cnn_max_pool_1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_2' to 'cnn_max_pool_1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_3' to 'cnn_max_pool_1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_4' to 'cnn_max_pool_1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_5' to 'cnn_max_pool_1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_6' to 'cnn_max_pool_1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_7' to 'cnn_max_pool_1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_8' to 'cnn_max_pool_1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_9' to 'cnn_max_pool_1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_10' to 'cnn_max_pool_1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_11' to 'cnn_max_pool_1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_12' to 'cnn_max_pool_1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_13' to 'cnn_max_pool_1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_14' to 'cnn_max_pool_1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_15' to 'cnn_max_pool_1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_16' to 'cnn_max_pool_1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_17' to 'cnn_max_pool_1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_18' to 'cnn_max_pool_1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_s' to 'cnn_max_pool_1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_1' to 'cnn_max_pool_1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_2' to 'cnn_max_pool_1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_3' to 'cnn_max_pool_1_oucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_4' to 'cnn_max_pool_1_oucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_5' to 'cnn_max_pool_1_oucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_6' to 'cnn_max_pool_1_oucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_7' to 'cnn_max_pool_1_oucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_8' to 'cnn_max_pool_1_oucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_9' to 'cnn_max_pool_1_oucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_10' to 'cnn_max_pool_1_oucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_11' to 'cnn_max_pool_1_oucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_12' to 'cnn_max_pool_1_oucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_13' to 'cnn_max_pool_1_oucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_14' to 'cnn_max_pool_1_oucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_15' to 'cnn_max_pool_1_oucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_16' to 'cnn_max_pool_1_oucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_17' to 'cnn_max_pool_1_oucSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_s' to 'cnn_max_pool_1_oucTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_1' to 'cnn_max_pool_1_oucUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_2' to 'cnn_max_pool_1_oucVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_3' to 'cnn_max_pool_1_oucWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_4' to 'cnn_max_pool_1_oucXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_5' to 'cnn_max_pool_1_oucYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_6' to 'cnn_max_pool_1_oucZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_7' to 'cnn_max_pool_1_ouc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_8' to 'cnn_max_pool_1_ouc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_9' to 'cnn_max_pool_1_ouc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_10' to 'cnn_max_pool_1_ouc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_11' to 'cnn_max_pool_1_ouc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_12' to 'cnn_max_pool_1_ouc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_13' to 'cnn_max_pool_1_ouc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_14' to 'cnn_max_pool_1_ouc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_15' to 'cnn_max_pool_1_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_16' to 'cnn_max_pool_1_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_17' to 'cnn_max_pool_1_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_0_V' to 'cnn_conv_2_out_c_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_1_V' to 'cnn_conv_2_out_c_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_2_V' to 'cnn_conv_2_out_c_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_3_V' to 'cnn_conv_2_out_c_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_4_V' to 'cnn_conv_2_out_c_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_5_V' to 'cnn_conv_2_out_c_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_6_V' to 'cnn_conv_2_out_c_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_7_V' to 'cnn_conv_2_out_c_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_8_V' to 'cnn_conv_2_out_c_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_9_V' to 'cnn_conv_2_out_c_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_0_V' to 'cnn_conv_2_out_c_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_1_V' to 'cnn_conv_2_out_c_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_2_V' to 'cnn_conv_2_out_c_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_3_V' to 'cnn_conv_2_out_c_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_4_V' to 'cnn_conv_2_out_c_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_5_V' to 'cnn_conv_2_out_c_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_6_V' to 'cnn_conv_2_out_c_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_7_V' to 'cnn_conv_2_out_c_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_8_V' to 'cnn_conv_2_out_c_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_9_V' to 'cnn_conv_2_out_c_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_0_V' to 'cnn_conv_2_out_c_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_1_V' to 'cnn_conv_2_out_c_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_2_V' to 'cnn_conv_2_out_c_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_3_V' to 'cnn_conv_2_out_c_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_4_V' to 'cnn_conv_2_out_c_dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_5_V' to 'cnn_conv_2_out_c_dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_6_V' to 'cnn_conv_2_out_c_dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_7_V' to 'cnn_conv_2_out_c_dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_8_V' to 'cnn_conv_2_out_c_dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_9_V' to 'cnn_conv_2_out_c_dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_0_V' to 'cnn_conv_2_out_c_dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_1_V' to 'cnn_conv_2_out_c_dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_2_V' to 'cnn_conv_2_out_c_dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_3_V' to 'cnn_conv_2_out_c_dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_4_V' to 'cnn_conv_2_out_c_dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_5_V' to 'cnn_conv_2_out_c_dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_6_V' to 'cnn_conv_2_out_c_dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_7_V' to 'cnn_conv_2_out_c_dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_8_V' to 'cnn_conv_2_out_c_dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_9_V' to 'cnn_conv_2_out_c_dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_0_V' to 'cnn_conv_2_out_c_dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_1_V' to 'cnn_conv_2_out_c_dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_2_V' to 'cnn_conv_2_out_c_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_3_V' to 'cnn_conv_2_out_c_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_4_V' to 'cnn_conv_2_out_c_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_5_V' to 'cnn_conv_2_out_c_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_6_V' to 'cnn_conv_2_out_c_dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_7_V' to 'cnn_conv_2_out_c_dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_8_V' to 'cnn_conv_2_out_c_dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_9_V' to 'cnn_conv_2_out_c_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_0_V' to 'cnn_conv_2_out_c_dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_1_V' to 'cnn_conv_2_out_c_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_2_V' to 'cnn_conv_2_out_c_d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_3_V' to 'cnn_conv_2_out_c_d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_4_V' to 'cnn_conv_2_out_c_d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_5_V' to 'cnn_conv_2_out_c_d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_6_V' to 'cnn_conv_2_out_c_d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_7_V' to 'cnn_conv_2_out_c_d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_8_V' to 'cnn_conv_2_out_c_d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_9_V' to 'cnn_conv_2_out_c_d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_0_V' to 'cnn_conv_2_out_c_d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_1_V' to 'cnn_conv_2_out_c_eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_2_V' to 'cnn_conv_2_out_c_ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_3_V' to 'cnn_conv_2_out_c_ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_4_V' to 'cnn_conv_2_out_c_edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_5_V' to 'cnn_conv_2_out_c_eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_6_V' to 'cnn_conv_2_out_c_efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_7_V' to 'cnn_conv_2_out_c_egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_8_V' to 'cnn_conv_2_out_c_ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_9_V' to 'cnn_conv_2_out_c_eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_0_V' to 'cnn_conv_2_out_c_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_1_V' to 'cnn_conv_2_out_c_ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_2_V' to 'cnn_conv_2_out_c_elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_3_V' to 'cnn_conv_2_out_c_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_4_V' to 'cnn_conv_2_out_c_enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_5_V' to 'cnn_conv_2_out_c_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_6_V' to 'cnn_conv_2_out_c_epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_7_V' to 'cnn_conv_2_out_c_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_8_V' to 'cnn_conv_2_out_c_erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_9_V' to 'cnn_conv_2_out_c_esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_0_V' to 'cnn_conv_2_out_c_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_1_V' to 'cnn_conv_2_out_c_euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_2_V' to 'cnn_conv_2_out_c_evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_3_V' to 'cnn_conv_2_out_c_ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_4_V' to 'cnn_conv_2_out_c_exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_5_V' to 'cnn_conv_2_out_c_eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_6_V' to 'cnn_conv_2_out_c_ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_7_V' to 'cnn_conv_2_out_c_eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_8_V' to 'cnn_conv_2_out_c_eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_9_V' to 'cnn_conv_2_out_c_eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_0_V' to 'cnn_conv_2_out_c_eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_1_V' to 'cnn_conv_2_out_c_eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_2_V' to 'cnn_conv_2_out_c_eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_3_V' to 'cnn_conv_2_out_c_eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_4_V' to 'cnn_conv_2_out_c_eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_5_V' to 'cnn_conv_2_out_c_eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_6_V' to 'cnn_conv_2_out_c_eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_7_V' to 'cnn_conv_2_out_c_eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_8_V' to 'cnn_conv_2_out_c_eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_9_V' to 'cnn_conv_2_out_c_eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oueNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_c_V' to 'cnn_max_pool_2_oueOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_0_V' to 'cnn_flat_array_c_ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_1_V' to 'cnn_flat_array_c_eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_2_V' to 'cnn_flat_array_c_eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_3_V' to 'cnn_flat_array_c_eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_4_V' to 'cnn_flat_array_c_eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_5_V' to 'cnn_flat_array_c_eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_6_V' to 'cnn_flat_array_c_eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_7_V' to 'cnn_flat_array_c_eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_8_V' to 'cnn_flat_array_c_eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_9_V' to 'cnn_flat_array_c_eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_10_V' to 'cnn_flat_array_c_eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_11_V' to 'cnn_flat_array_c_e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_12_V' to 'cnn_flat_array_c_e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_13_V' to 'cnn_flat_array_c_e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_14_V' to 'cnn_flat_array_c_e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_15_V' to 'cnn_flat_array_c_e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_16_V' to 'cnn_flat_array_c_e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_17_V' to 'cnn_flat_array_c_e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_18_V' to 'cnn_flat_array_c_e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_19_V' to 'cnn_flat_array_c_e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_20_V' to 'cnn_flat_array_c_e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_21_V' to 'cnn_flat_array_c_faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_22_V' to 'cnn_flat_array_c_fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_23_V' to 'cnn_flat_array_c_fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_24_V' to 'cnn_flat_array_c_fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_0_V' to 'cnn_dense_1_out_cfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_1_V' to 'cnn_dense_1_out_cffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_2_V' to 'cnn_dense_1_out_cfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_3_V' to 'cnn_dense_1_out_cfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_4_V' to 'cnn_dense_1_out_cfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_3ns_3ns_3_7_1' to 'cnn_urem_3ns_3ns_fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nfmZ' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64fjZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nfmZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nflZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_134_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_332_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_3ns_3ns_fkZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 9.177 sec.
INFO: [HLS 200-111]  Elapsed time: 10.329 seconds; current allocated memory: 868.801 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/systemc/cnn -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/vhdl/cnn 
Command       gen_rtl done; 0.421 sec.
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/verilog/cnn 
Command       gen_rtl done; 0.227 sec.
Execute       syn_report -csynth -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/cnn_csynth.rpt 
Command       syn_report done; 0.283 sec.
Execute       syn_report -rtlxml -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/syn/report/cnn_csynth.xml 
Command       syn_report done; 0.221 sec.
Execute       syn_report -verbosereport -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 1.995 sec.
Execute       db_write -model cnn -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.adb 
Command       db_write done; 1.41 sec.
Execute       gen_tb_info cnn -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.design.xml 
Command       syn_report done; 1.055 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component cnn_dcmp_64ns_64ndEe.
INFO-FLOW: Append model cnn_dcmp_64ns_64ndEe
INFO-FLOW: Found component cnn_urem_5ns_3ns_eOg.
INFO-FLOW: Append model cnn_urem_5ns_3ns_eOg
INFO-FLOW: Found component cnn_mul_mul_14s_9fYi.
INFO-FLOW: Append model cnn_mul_mul_14s_9fYi
INFO-FLOW: Found component cnn_mul_mul_9s_14g8j.
INFO-FLOW: Append model cnn_mul_mul_9s_14g8j
INFO-FLOW: Found component cnn_mac_muladd_6nhbi.
INFO-FLOW: Append model cnn_mac_muladd_6nhbi
INFO-FLOW: Found component conv_1_conv_1_weibkb.
INFO-FLOW: Append model conv_1_conv_1_weibkb
INFO-FLOW: Found component conv_1_conv_1_biacud.
INFO-FLOW: Append model conv_1_conv_1_biacud
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component cnn_urem_4ns_3ns_bbk.
INFO-FLOW: Append model cnn_urem_4ns_3ns_bbk
INFO-FLOW: Found component cnn_mac_muladd_5nbck.
INFO-FLOW: Append model cnn_mac_muladd_5nbck
INFO-FLOW: Found component cnn_mul_mul_14s_8bdk.
INFO-FLOW: Append model cnn_mul_mul_14s_8bdk
INFO-FLOW: Found component cnn_mul_mul_9s_14bek.
INFO-FLOW: Append model cnn_mul_mul_9s_14bek
INFO-FLOW: Found component cnn_mul_mul_8s_14bfk.
INFO-FLOW: Append model cnn_mul_mul_8s_14bfk
INFO-FLOW: Found component cnn_mul_mul_10s_1bgk.
INFO-FLOW: Append model cnn_mul_mul_10s_1bgk
INFO-FLOW: Found component cnn_mac_muladd_7sbhl.
INFO-FLOW: Append model cnn_mac_muladd_7sbhl
INFO-FLOW: Found component conv_2_conv_2_weiibs.
INFO-FLOW: Append model conv_2_conv_2_weiibs
INFO-FLOW: Found component conv_2_conv_2_weijbC.
INFO-FLOW: Append model conv_2_conv_2_weijbC
INFO-FLOW: Found component conv_2_conv_2_weikbM.
INFO-FLOW: Append model conv_2_conv_2_weikbM
INFO-FLOW: Found component conv_2_conv_2_weilbW.
INFO-FLOW: Append model conv_2_conv_2_weilbW
INFO-FLOW: Found component conv_2_conv_2_weimb6.
INFO-FLOW: Append model conv_2_conv_2_weimb6
INFO-FLOW: Found component conv_2_conv_2_weincg.
INFO-FLOW: Append model conv_2_conv_2_weincg
INFO-FLOW: Found component conv_2_conv_2_weiocq.
INFO-FLOW: Append model conv_2_conv_2_weiocq
INFO-FLOW: Found component conv_2_conv_2_weipcA.
INFO-FLOW: Append model conv_2_conv_2_weipcA
INFO-FLOW: Found component conv_2_conv_2_weiqcK.
INFO-FLOW: Append model conv_2_conv_2_weiqcK
INFO-FLOW: Found component conv_2_conv_2_weircU.
INFO-FLOW: Append model conv_2_conv_2_weircU
INFO-FLOW: Found component conv_2_conv_2_weisc4.
INFO-FLOW: Append model conv_2_conv_2_weisc4
INFO-FLOW: Found component conv_2_conv_2_weitde.
INFO-FLOW: Append model conv_2_conv_2_weitde
INFO-FLOW: Found component conv_2_conv_2_weiudo.
INFO-FLOW: Append model conv_2_conv_2_weiudo
INFO-FLOW: Found component conv_2_conv_2_weivdy.
INFO-FLOW: Append model conv_2_conv_2_weivdy
INFO-FLOW: Found component conv_2_conv_2_weiwdI.
INFO-FLOW: Append model conv_2_conv_2_weiwdI
INFO-FLOW: Found component conv_2_conv_2_weixdS.
INFO-FLOW: Append model conv_2_conv_2_weixdS
INFO-FLOW: Found component conv_2_conv_2_weiyd2.
INFO-FLOW: Append model conv_2_conv_2_weiyd2
INFO-FLOW: Found component conv_2_conv_2_weizec.
INFO-FLOW: Append model conv_2_conv_2_weizec
INFO-FLOW: Found component conv_2_conv_2_weiAem.
INFO-FLOW: Append model conv_2_conv_2_weiAem
INFO-FLOW: Found component conv_2_conv_2_weiBew.
INFO-FLOW: Append model conv_2_conv_2_weiBew
INFO-FLOW: Found component conv_2_conv_2_weiCeG.
INFO-FLOW: Append model conv_2_conv_2_weiCeG
INFO-FLOW: Found component conv_2_conv_2_weiDeQ.
INFO-FLOW: Append model conv_2_conv_2_weiDeQ
INFO-FLOW: Found component conv_2_conv_2_weiEe0.
INFO-FLOW: Append model conv_2_conv_2_weiEe0
INFO-FLOW: Found component conv_2_conv_2_weiFfa.
INFO-FLOW: Append model conv_2_conv_2_weiFfa
INFO-FLOW: Found component conv_2_conv_2_weiGfk.
INFO-FLOW: Append model conv_2_conv_2_weiGfk
INFO-FLOW: Found component conv_2_conv_2_weiHfu.
INFO-FLOW: Append model conv_2_conv_2_weiHfu
INFO-FLOW: Found component conv_2_conv_2_weiIfE.
INFO-FLOW: Append model conv_2_conv_2_weiIfE
INFO-FLOW: Found component conv_2_conv_2_weiJfO.
INFO-FLOW: Append model conv_2_conv_2_weiJfO
INFO-FLOW: Found component conv_2_conv_2_weiKfY.
INFO-FLOW: Append model conv_2_conv_2_weiKfY
INFO-FLOW: Found component conv_2_conv_2_weiLf8.
INFO-FLOW: Append model conv_2_conv_2_weiLf8
INFO-FLOW: Found component conv_2_conv_2_weiMgi.
INFO-FLOW: Append model conv_2_conv_2_weiMgi
INFO-FLOW: Found component conv_2_conv_2_weiNgs.
INFO-FLOW: Append model conv_2_conv_2_weiNgs
INFO-FLOW: Found component conv_2_conv_2_weiOgC.
INFO-FLOW: Append model conv_2_conv_2_weiOgC
INFO-FLOW: Found component conv_2_conv_2_weiPgM.
INFO-FLOW: Append model conv_2_conv_2_weiPgM
INFO-FLOW: Found component conv_2_conv_2_weiQgW.
INFO-FLOW: Append model conv_2_conv_2_weiQgW
INFO-FLOW: Found component conv_2_conv_2_weiRg6.
INFO-FLOW: Append model conv_2_conv_2_weiRg6
INFO-FLOW: Found component conv_2_conv_2_weiShg.
INFO-FLOW: Append model conv_2_conv_2_weiShg
INFO-FLOW: Found component conv_2_conv_2_weiThq.
INFO-FLOW: Append model conv_2_conv_2_weiThq
INFO-FLOW: Found component conv_2_conv_2_weiUhA.
INFO-FLOW: Append model conv_2_conv_2_weiUhA
INFO-FLOW: Found component conv_2_conv_2_weiVhK.
INFO-FLOW: Append model conv_2_conv_2_weiVhK
INFO-FLOW: Found component conv_2_conv_2_weiWhU.
INFO-FLOW: Append model conv_2_conv_2_weiWhU
INFO-FLOW: Found component conv_2_conv_2_weiXh4.
INFO-FLOW: Append model conv_2_conv_2_weiXh4
INFO-FLOW: Found component conv_2_conv_2_weiYie.
INFO-FLOW: Append model conv_2_conv_2_weiYie
INFO-FLOW: Found component conv_2_conv_2_weiZio.
INFO-FLOW: Append model conv_2_conv_2_weiZio
INFO-FLOW: Found component conv_2_conv_2_wei0iy.
INFO-FLOW: Append model conv_2_conv_2_wei0iy
INFO-FLOW: Found component conv_2_conv_2_wei1iI.
INFO-FLOW: Append model conv_2_conv_2_wei1iI
INFO-FLOW: Found component conv_2_conv_2_wei2iS.
INFO-FLOW: Append model conv_2_conv_2_wei2iS
INFO-FLOW: Found component conv_2_conv_2_wei3i2.
INFO-FLOW: Append model conv_2_conv_2_wei3i2
INFO-FLOW: Found component conv_2_conv_2_wei4jc.
INFO-FLOW: Append model conv_2_conv_2_wei4jc
INFO-FLOW: Found component conv_2_conv_2_wei5jm.
INFO-FLOW: Append model conv_2_conv_2_wei5jm
INFO-FLOW: Found component conv_2_conv_2_wei6jw.
INFO-FLOW: Append model conv_2_conv_2_wei6jw
INFO-FLOW: Found component conv_2_conv_2_wei7jG.
INFO-FLOW: Append model conv_2_conv_2_wei7jG
INFO-FLOW: Found component conv_2_conv_2_wei8jQ.
INFO-FLOW: Append model conv_2_conv_2_wei8jQ
INFO-FLOW: Found component conv_2_conv_2_bia9j0.
INFO-FLOW: Append model conv_2_conv_2_bia9j0
INFO-FLOW: Found component conv_2_conv_2_weibak.
INFO-FLOW: Append model conv_2_conv_2_weibak
INFO-FLOW: Handling components in module [max_pool_2] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
INFO-FLOW: Handling components in module [flat] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
INFO-FLOW: Handling components in module [dense_1] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_9nbkl.
INFO-FLOW: Append model cnn_mac_muladd_9nbkl
INFO-FLOW: Found component cnn_mac_muladd_9sbll.
INFO-FLOW: Append model cnn_mac_muladd_9sbll
INFO-FLOW: Found component dense_1_dense_1_wbil.
INFO-FLOW: Append model dense_1_dense_1_wbil
INFO-FLOW: Found component dense_1_dense_1_bbjl.
INFO-FLOW: Append model dense_1_dense_1_bbjl
INFO-FLOW: Handling components in module [dense_2] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_9sbom.
INFO-FLOW: Append model cnn_mac_muladd_9sbom
INFO-FLOW: Found component dense_2_dense_2_wbml.
INFO-FLOW: Append model dense_2_dense_2_wbml
INFO-FLOW: Found component dense_2_dense_2_bbnm.
INFO-FLOW: Append model dense_2_dense_2_bbnm
INFO-FLOW: Handling components in module [exp_15_7_s] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
INFO-FLOW: Found component exp_15_7_s_f_x_lsbpm.
INFO-FLOW: Append model exp_15_7_s_f_x_lsbpm
INFO-FLOW: Found component exp_15_7_s_exp_x_bqm.
INFO-FLOW: Append model exp_15_7_s_exp_x_bqm
INFO-FLOW: Found component exp_15_7_s_exp_x_brm.
INFO-FLOW: Append model exp_15_7_s_exp_x_brm
INFO-FLOW: Handling components in module [soft_max] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
INFO-FLOW: Found component cnn_sdiv_22ns_14sbsm.
INFO-FLOW: Append model cnn_sdiv_22ns_14sbsm
INFO-FLOW: Handling components in module [dense_out] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_13bwn.
INFO-FLOW: Append model cnn_mac_muladd_13bwn
INFO-FLOW: Found component dense_out_dense_obtn.
INFO-FLOW: Append model dense_out_dense_obtn
INFO-FLOW: Found component dense_out_dense_obun.
INFO-FLOW: Append model dense_out_dense_obun
INFO-FLOW: Found component dense_out_dense_abvn.
INFO-FLOW: Append model dense_out_dense_abvn
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_fpext_32ns_64fjZ.
INFO-FLOW: Append model cnn_fpext_32ns_64fjZ
INFO-FLOW: Found component cnn_urem_3ns_3ns_fkZ.
INFO-FLOW: Append model cnn_urem_3ns_3ns_fkZ
INFO-FLOW: Found component cnn_mux_332_14_1_1.
INFO-FLOW: Append model cnn_mux_332_14_1_1
INFO-FLOW: Found component cnn_mux_134_14_1_1.
INFO-FLOW: Append model cnn_mux_134_14_1_1
INFO-FLOW: Found component cnn_mac_muladd_5nflZ.
INFO-FLOW: Append model cnn_mac_muladd_5nflZ
INFO-FLOW: Found component cnn_mac_muladd_4nfmZ.
INFO-FLOW: Append model cnn_mac_muladd_4nfmZ
INFO-FLOW: Found component cnn_conv_1_input_bxn.
INFO-FLOW: Append model cnn_conv_1_input_bxn
INFO-FLOW: Found component cnn_conv_1_input_byn.
INFO-FLOW: Append model cnn_conv_1_input_byn
INFO-FLOW: Found component cnn_conv_1_input_bBo.
INFO-FLOW: Append model cnn_conv_1_input_bBo
INFO-FLOW: Found component cnn_conv_1_out_0_V.
INFO-FLOW: Append model cnn_conv_1_out_0_V
INFO-FLOW: Found component cnn_conv_1_out_c_bGp.
INFO-FLOW: Append model cnn_conv_1_out_c_bGp
INFO-FLOW: Found component cnn_max_pool_1_oub6t.
INFO-FLOW: Append model cnn_max_pool_1_oub6t
INFO-FLOW: Found component cnn_max_pool_1_oucjv.
INFO-FLOW: Append model cnn_max_pool_1_oucjv
INFO-FLOW: Found component cnn_max_pool_1_oucpw.
INFO-FLOW: Append model cnn_max_pool_1_oucpw
INFO-FLOW: Found component cnn_max_pool_1_oucHz.
INFO-FLOW: Append model cnn_max_pool_1_oucHz
INFO-FLOW: Found component cnn_conv_2_out_V.
INFO-FLOW: Append model cnn_conv_2_out_V
INFO-FLOW: Found component cnn_max_pool_2_oueNU.
INFO-FLOW: Append model cnn_max_pool_2_oueNU
INFO-FLOW: Found component cnn_max_pool_2_oueOU.
INFO-FLOW: Append model cnn_max_pool_2_oueOU
INFO-FLOW: Found component cnn_flat_array_c_ePU.
INFO-FLOW: Append model cnn_flat_array_c_ePU
INFO-FLOW: Found component cnn_dense_1_out_V.
INFO-FLOW: Append model cnn_dense_1_out_V
INFO-FLOW: Found component cnn_dense_1_out_cfeY.
INFO-FLOW: Append model cnn_dense_1_out_cfeY
INFO-FLOW: Found component cnn_dense_2_out_V.
INFO-FLOW: Append model cnn_dense_2_out_V
INFO-FLOW: Found component cnn_prediction_V.
INFO-FLOW: Append model cnn_prediction_V
INFO-FLOW: Found component cnn_CRTL_BUS_s_axi.
INFO-FLOW: Append model cnn_CRTL_BUS_s_axi
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model max_pool_2
INFO-FLOW: Append model flat
INFO-FLOW: Append model dense_1
INFO-FLOW: Append model dense_2
INFO-FLOW: Append model exp_15_7_s
INFO-FLOW: Append model soft_max
INFO-FLOW: Append model dense_out
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_dcmp_64ns_64ndEe cnn_urem_5ns_3ns_eOg cnn_mul_mul_14s_9fYi cnn_mul_mul_9s_14g8j cnn_mac_muladd_6nhbi conv_1_conv_1_weibkb conv_1_conv_1_biacud cnn_urem_4ns_3ns_bbk cnn_mac_muladd_5nbck cnn_mul_mul_14s_8bdk cnn_mul_mul_9s_14bek cnn_mul_mul_8s_14bfk cnn_mul_mul_10s_1bgk cnn_mac_muladd_7sbhl conv_2_conv_2_weiibs conv_2_conv_2_weijbC conv_2_conv_2_weikbM conv_2_conv_2_weilbW conv_2_conv_2_weimb6 conv_2_conv_2_weincg conv_2_conv_2_weiocq conv_2_conv_2_weipcA conv_2_conv_2_weiqcK conv_2_conv_2_weircU conv_2_conv_2_weisc4 conv_2_conv_2_weitde conv_2_conv_2_weiudo conv_2_conv_2_weivdy conv_2_conv_2_weiwdI conv_2_conv_2_weixdS conv_2_conv_2_weiyd2 conv_2_conv_2_weizec conv_2_conv_2_weiAem conv_2_conv_2_weiBew conv_2_conv_2_weiCeG conv_2_conv_2_weiDeQ conv_2_conv_2_weiEe0 conv_2_conv_2_weiFfa conv_2_conv_2_weiGfk conv_2_conv_2_weiHfu conv_2_conv_2_weiIfE conv_2_conv_2_weiJfO conv_2_conv_2_weiKfY conv_2_conv_2_weiLf8 conv_2_conv_2_weiMgi conv_2_conv_2_weiNgs conv_2_conv_2_weiOgC conv_2_conv_2_weiPgM conv_2_conv_2_weiQgW conv_2_conv_2_weiRg6 conv_2_conv_2_weiShg conv_2_conv_2_weiThq conv_2_conv_2_weiUhA conv_2_conv_2_weiVhK conv_2_conv_2_weiWhU conv_2_conv_2_weiXh4 conv_2_conv_2_weiYie conv_2_conv_2_weiZio conv_2_conv_2_wei0iy conv_2_conv_2_wei1iI conv_2_conv_2_wei2iS conv_2_conv_2_wei3i2 conv_2_conv_2_wei4jc conv_2_conv_2_wei5jm conv_2_conv_2_wei6jw conv_2_conv_2_wei7jG conv_2_conv_2_wei8jQ conv_2_conv_2_bia9j0 conv_2_conv_2_weibak cnn_mac_muladd_9nbkl cnn_mac_muladd_9sbll dense_1_dense_1_wbil dense_1_dense_1_bbjl cnn_mac_muladd_9sbom dense_2_dense_2_wbml dense_2_dense_2_bbnm exp_15_7_s_f_x_lsbpm exp_15_7_s_exp_x_bqm exp_15_7_s_exp_x_brm cnn_sdiv_22ns_14sbsm cnn_mac_muladd_13bwn dense_out_dense_obtn dense_out_dense_obun dense_out_dense_abvn cnn_fpext_32ns_64fjZ cnn_urem_3ns_3ns_fkZ cnn_mux_332_14_1_1 cnn_mux_134_14_1_1 cnn_mac_muladd_5nflZ cnn_mac_muladd_4nfmZ cnn_conv_1_input_bxn cnn_conv_1_input_byn cnn_conv_1_input_bBo cnn_conv_1_out_0_V cnn_conv_1_out_c_bGp cnn_max_pool_1_oub6t cnn_max_pool_1_oucjv cnn_max_pool_1_oucpw cnn_max_pool_1_oucHz cnn_conv_2_out_V cnn_max_pool_2_oueNU cnn_max_pool_2_oueOU cnn_flat_array_c_ePU cnn_dense_1_out_V cnn_dense_1_out_cfeY cnn_dense_2_out_V cnn_prediction_V cnn_CRTL_BUS_s_axi conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 exp_15_7_s soft_max dense_out cnn
INFO-FLOW: To file: write model cnn_dcmp_64ns_64ndEe
INFO-FLOW: To file: write model cnn_urem_5ns_3ns_eOg
INFO-FLOW: To file: write model cnn_mul_mul_14s_9fYi
INFO-FLOW: To file: write model cnn_mul_mul_9s_14g8j
INFO-FLOW: To file: write model cnn_mac_muladd_6nhbi
INFO-FLOW: To file: write model conv_1_conv_1_weibkb
INFO-FLOW: To file: write model conv_1_conv_1_biacud
INFO-FLOW: To file: write model cnn_urem_4ns_3ns_bbk
INFO-FLOW: To file: write model cnn_mac_muladd_5nbck
INFO-FLOW: To file: write model cnn_mul_mul_14s_8bdk
INFO-FLOW: To file: write model cnn_mul_mul_9s_14bek
INFO-FLOW: To file: write model cnn_mul_mul_8s_14bfk
INFO-FLOW: To file: write model cnn_mul_mul_10s_1bgk
INFO-FLOW: To file: write model cnn_mac_muladd_7sbhl
INFO-FLOW: To file: write model conv_2_conv_2_weiibs
INFO-FLOW: To file: write model conv_2_conv_2_weijbC
INFO-FLOW: To file: write model conv_2_conv_2_weikbM
INFO-FLOW: To file: write model conv_2_conv_2_weilbW
INFO-FLOW: To file: write model conv_2_conv_2_weimb6
INFO-FLOW: To file: write model conv_2_conv_2_weincg
INFO-FLOW: To file: write model conv_2_conv_2_weiocq
INFO-FLOW: To file: write model conv_2_conv_2_weipcA
INFO-FLOW: To file: write model conv_2_conv_2_weiqcK
INFO-FLOW: To file: write model conv_2_conv_2_weircU
INFO-FLOW: To file: write model conv_2_conv_2_weisc4
INFO-FLOW: To file: write model conv_2_conv_2_weitde
INFO-FLOW: To file: write model conv_2_conv_2_weiudo
INFO-FLOW: To file: write model conv_2_conv_2_weivdy
INFO-FLOW: To file: write model conv_2_conv_2_weiwdI
INFO-FLOW: To file: write model conv_2_conv_2_weixdS
INFO-FLOW: To file: write model conv_2_conv_2_weiyd2
INFO-FLOW: To file: write model conv_2_conv_2_weizec
INFO-FLOW: To file: write model conv_2_conv_2_weiAem
INFO-FLOW: To file: write model conv_2_conv_2_weiBew
INFO-FLOW: To file: write model conv_2_conv_2_weiCeG
INFO-FLOW: To file: write model conv_2_conv_2_weiDeQ
INFO-FLOW: To file: write model conv_2_conv_2_weiEe0
INFO-FLOW: To file: write model conv_2_conv_2_weiFfa
INFO-FLOW: To file: write model conv_2_conv_2_weiGfk
INFO-FLOW: To file: write model conv_2_conv_2_weiHfu
INFO-FLOW: To file: write model conv_2_conv_2_weiIfE
INFO-FLOW: To file: write model conv_2_conv_2_weiJfO
INFO-FLOW: To file: write model conv_2_conv_2_weiKfY
INFO-FLOW: To file: write model conv_2_conv_2_weiLf8
INFO-FLOW: To file: write model conv_2_conv_2_weiMgi
INFO-FLOW: To file: write model conv_2_conv_2_weiNgs
INFO-FLOW: To file: write model conv_2_conv_2_weiOgC
INFO-FLOW: To file: write model conv_2_conv_2_weiPgM
INFO-FLOW: To file: write model conv_2_conv_2_weiQgW
INFO-FLOW: To file: write model conv_2_conv_2_weiRg6
INFO-FLOW: To file: write model conv_2_conv_2_weiShg
INFO-FLOW: To file: write model conv_2_conv_2_weiThq
INFO-FLOW: To file: write model conv_2_conv_2_weiUhA
INFO-FLOW: To file: write model conv_2_conv_2_weiVhK
INFO-FLOW: To file: write model conv_2_conv_2_weiWhU
INFO-FLOW: To file: write model conv_2_conv_2_weiXh4
INFO-FLOW: To file: write model conv_2_conv_2_weiYie
INFO-FLOW: To file: write model conv_2_conv_2_weiZio
INFO-FLOW: To file: write model conv_2_conv_2_wei0iy
INFO-FLOW: To file: write model conv_2_conv_2_wei1iI
INFO-FLOW: To file: write model conv_2_conv_2_wei2iS
INFO-FLOW: To file: write model conv_2_conv_2_wei3i2
INFO-FLOW: To file: write model conv_2_conv_2_wei4jc
INFO-FLOW: To file: write model conv_2_conv_2_wei5jm
INFO-FLOW: To file: write model conv_2_conv_2_wei6jw
INFO-FLOW: To file: write model conv_2_conv_2_wei7jG
INFO-FLOW: To file: write model conv_2_conv_2_wei8jQ
INFO-FLOW: To file: write model conv_2_conv_2_bia9j0
INFO-FLOW: To file: write model conv_2_conv_2_weibak
INFO-FLOW: To file: write model cnn_mac_muladd_9nbkl
INFO-FLOW: To file: write model cnn_mac_muladd_9sbll
INFO-FLOW: To file: write model dense_1_dense_1_wbil
INFO-FLOW: To file: write model dense_1_dense_1_bbjl
INFO-FLOW: To file: write model cnn_mac_muladd_9sbom
INFO-FLOW: To file: write model dense_2_dense_2_wbml
INFO-FLOW: To file: write model dense_2_dense_2_bbnm
INFO-FLOW: To file: write model exp_15_7_s_f_x_lsbpm
INFO-FLOW: To file: write model exp_15_7_s_exp_x_bqm
INFO-FLOW: To file: write model exp_15_7_s_exp_x_brm
INFO-FLOW: To file: write model cnn_sdiv_22ns_14sbsm
INFO-FLOW: To file: write model cnn_mac_muladd_13bwn
INFO-FLOW: To file: write model dense_out_dense_obtn
INFO-FLOW: To file: write model dense_out_dense_obun
INFO-FLOW: To file: write model dense_out_dense_abvn
INFO-FLOW: To file: write model cnn_fpext_32ns_64fjZ
INFO-FLOW: To file: write model cnn_urem_3ns_3ns_fkZ
INFO-FLOW: To file: write model cnn_mux_332_14_1_1
INFO-FLOW: To file: write model cnn_mux_134_14_1_1
INFO-FLOW: To file: write model cnn_mac_muladd_5nflZ
INFO-FLOW: To file: write model cnn_mac_muladd_4nfmZ
INFO-FLOW: To file: write model cnn_conv_1_input_bxn
INFO-FLOW: To file: write model cnn_conv_1_input_byn
INFO-FLOW: To file: write model cnn_conv_1_input_bBo
INFO-FLOW: To file: write model cnn_conv_1_out_0_V
INFO-FLOW: To file: write model cnn_conv_1_out_c_bGp
INFO-FLOW: To file: write model cnn_max_pool_1_oub6t
INFO-FLOW: To file: write model cnn_max_pool_1_oucjv
INFO-FLOW: To file: write model cnn_max_pool_1_oucpw
INFO-FLOW: To file: write model cnn_max_pool_1_oucHz
INFO-FLOW: To file: write model cnn_conv_2_out_V
INFO-FLOW: To file: write model cnn_max_pool_2_oueNU
INFO-FLOW: To file: write model cnn_max_pool_2_oueOU
INFO-FLOW: To file: write model cnn_flat_array_c_ePU
INFO-FLOW: To file: write model cnn_dense_1_out_V
INFO-FLOW: To file: write model cnn_dense_1_out_cfeY
INFO-FLOW: To file: write model cnn_dense_2_out_V
INFO-FLOW: To file: write model cnn_prediction_V
INFO-FLOW: To file: write model cnn_CRTL_BUS_s_axi
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model max_pool_2
INFO-FLOW: To file: write model flat
INFO-FLOW: To file: write model dense_1
INFO-FLOW: To file: write model dense_2
INFO-FLOW: To file: write model exp_15_7_s
INFO-FLOW: To file: write model soft_max
INFO-FLOW: To file: write model dense_out
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.408 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_bbk_div'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia9j0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.967 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbil_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbjl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.514 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbml_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbnm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.33 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.188 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_3ns_3ns_fkZ_div'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_byn_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bBo_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_c_bGp_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oub6t_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucjv_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucpw_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucHz_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueNU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueOU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_c_ePU_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_cfeY_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_prediction_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.904 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=119 #gSsdmPorts=0
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/misc/cnn_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/misc/cnn_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:42 ; elapsed = 00:04:16 . Memory (MB): peak = 1101.480 ; gain = 1009.961
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 95.603 sec.
Command   csynth_design done; 254.164 sec.
Command ap_source done; 255.65 sec.
Execute cleanup_all 
Command cleanup_all done; 0.139 sec.
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1 opened at Tue Aug 13 18:25:07 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.659 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.764 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.95 sec.
Execute   cosim_design -trace_level all -rtl vhdl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/parameters.h 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.84 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.611 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.164 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.193 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.458 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.459 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.534 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.552 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.417 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.463 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.694 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.731 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 17.389 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 17.277 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.829 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.836 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.205 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.192 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.202 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.18 sec.
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.205 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 23.528 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 173.488 sec.
Command ap_source done; 174.487 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1 opened at Tue Aug 13 18:46:14 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.654 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.747 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.939 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=1
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/conv_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/max_pool_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/flat.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_1.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_2.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/soft_max.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/dense_out.compgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cnn
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cnn
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.constraint.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/impl/ip/pack.bat
Command   export_design done; 21.64 sec.
Command ap_source done; 22.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1 opened at Tue Aug 13 19:40:35 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.847 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.066 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/labels.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/inputs.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/golden.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/parameters.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/parameters.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_weights_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.152 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 64.454 sec.
Command ap_source done; 65.603 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1 opened at Tue Aug 13 19:42:14 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.657 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.748 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.92 sec.
Execute   cosim_design -trace_level all -rtl vhdl -tool xsim 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/parameters.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/main.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.928 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.619 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.208 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.224 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/max_pool_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.244 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/max_pool_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.207 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/flat.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.834 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/flat.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.848 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_out.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 17.16 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_out.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 17.326 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.754 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.768 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/dense_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.437 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/dense_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.497 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_2.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.596 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_2.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.575 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/conv_1.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.468 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/conv_1.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.487 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/cnn.cpp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.189 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/./sim/autowrap/testbench/cnn.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.224 sec.
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.221 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/.autopilot/db/cnn.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.049 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 178.027 sec.
Command ap_source done; 178.986 sec.
Execute cleanup_all 
