{"vcs1":{"timestamp_begin":1703844226.284631184, "rt":1.52, "ut":1.01, "st":0.20}}
{"vcselab":{"timestamp_begin":1703844227.894305916, "rt":1.03, "ut":0.36, "st":0.11}}
{"link":{"timestamp_begin":1703844228.987592514, "rt":0.29, "ut":0.20, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703844225.840863223}
{"VCS_COMP_START_TIME": 1703844225.840863223}
{"VCS_COMP_END_TIME": 1703844231.601368306}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 346568}}
{"vcselab": {"peak_mem": 227148}}
