#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000026b7169b3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026b716e7c30 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000026b716dd320 .functor NOT 1, L_0000026b7174c120, C4<0>, C4<0>, C4<0>;
L_0000026b716dc910 .functor XOR 2, L_0000026b7174d5c0, L_0000026b7174d020, C4<00>, C4<00>;
L_0000026b716dcc20 .functor XOR 2, L_0000026b716dc910, L_0000026b7174d160, C4<00>, C4<00>;
v0000026b716dbdc0_0 .net *"_ivl_10", 1 0, L_0000026b7174d160;  1 drivers
v0000026b716dc400_0 .net *"_ivl_12", 1 0, L_0000026b716dcc20;  1 drivers
v0000026b716dc720_0 .net *"_ivl_2", 1 0, L_0000026b7174bc20;  1 drivers
v0000026b716dc220_0 .net *"_ivl_4", 1 0, L_0000026b7174d5c0;  1 drivers
v0000026b716dbc80_0 .net *"_ivl_6", 1 0, L_0000026b7174d020;  1 drivers
v0000026b716dc360_0 .net *"_ivl_8", 1 0, L_0000026b716dc910;  1 drivers
v0000026b716dc4a0_0 .var "clk", 0 0;
v0000026b716dba00_0 .net "in", 3 0, v0000026b716db960_0;  1 drivers
v0000026b716dc540_0 .net "pos_dut", 1 0, L_0000026b7174c260;  1 drivers
v0000026b716db820_0 .net "pos_ref", 1 0, v0000026b716dc0e0_0;  1 drivers
v0000026b716dbaa0_0 .var/2u "stats1", 159 0;
v0000026b716dc680_0 .var/2u "strobe", 0 0;
v0000026b716dbd20_0 .net "tb_match", 0 0, L_0000026b7174c120;  1 drivers
v0000026b716dbf00_0 .net "tb_mismatch", 0 0, L_0000026b716dd320;  1 drivers
v0000026b7174bea0_0 .net "wavedrom_enable", 0 0, v0000026b716dc2c0_0;  1 drivers
v0000026b7174d700_0 .net "wavedrom_title", 511 0, v0000026b716dc5e0_0;  1 drivers
L_0000026b7174bc20 .concat [ 2 0 0 0], v0000026b716dc0e0_0;
L_0000026b7174d5c0 .concat [ 2 0 0 0], v0000026b716dc0e0_0;
L_0000026b7174d020 .concat [ 2 0 0 0], L_0000026b7174c260;
L_0000026b7174d160 .concat [ 2 0 0 0], v0000026b716dc0e0_0;
L_0000026b7174c120 .cmp/eeq 2, L_0000026b7174bc20, L_0000026b716dcc20;
S_0000026b716e7dc0 .scope module, "good1" "RefModule" 3 82, 4 2 0, S_0000026b716e7c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "pos";
v0000026b716dbe60_0 .net "in", 3 0, v0000026b716db960_0;  alias, 1 drivers
v0000026b716dc0e0_0 .var "pos", 1 0;
E_0000026b716deae0 .event edge, v0000026b716dbe60_0;
S_0000026b716e7f50 .scope module, "stim1" "stimulus_gen" 3 78, 3 6 0, S_0000026b716e7c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000026b716db8c0_0 .net "clk", 0 0, v0000026b716dc4a0_0;  1 drivers
v0000026b716db960_0 .var "in", 3 0;
v0000026b716dc2c0_0 .var "wavedrom_enable", 0 0;
v0000026b716dc5e0_0 .var "wavedrom_title", 511 0;
E_0000026b716df720/0 .event negedge, v0000026b716db8c0_0;
E_0000026b716df720/1 .event posedge, v0000026b716db8c0_0;
E_0000026b716df720 .event/or E_0000026b716df720/0, E_0000026b716df720/1;
E_0000026b716df220 .event negedge, v0000026b716db8c0_0;
E_0000026b716deb60 .event posedge, v0000026b716db8c0_0;
S_0000026b716e5750 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000026b716e7f50;
 .timescale -12 -12;
v0000026b716dbbe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000026b716e58e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000026b716e7f50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000026b716e5a70 .scope module, "top_module1" "TopModule" 3 86, 5 3 0, S_0000026b716e7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "pos";
v0000026b716dc180_0 .net *"_ivl_1", 0 0, L_0000026b7174d340;  1 drivers
v0000026b716dbfa0_0 .net *"_ivl_3", 0 0, L_0000026b7174bae0;  1 drivers
v0000026b716dc040_0 .net "in", 3 0, v0000026b716db960_0;  alias, 1 drivers
v0000026b716dbb40_0 .net "pos", 1 0, L_0000026b7174c260;  alias, 1 drivers
L_0000026b7174d340 .part v0000026b716db960_0, 2, 1;
L_0000026b7174bae0 .part v0000026b716db960_0, 1, 1;
L_0000026b7174c260 .concat [ 1 1 0 0], L_0000026b7174bae0, L_0000026b7174d340;
S_0000026b716dfca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_0000026b716e7c30;
 .timescale -12 -12;
E_0000026b716df360 .event edge, v0000026b716dc680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000026b716dc680_0;
    %nor/r;
    %assign/vec4 v0000026b716dc680_0, 0;
    %wait E_0000026b716df360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026b716e7f50;
T_3 ;
    %wait E_0000026b716df220;
    %wait E_0000026b716deb60;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026b716db960_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026b716deb60;
    %load/vec4 v0000026b716db960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026b716db960_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026b716db960_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026b716deb60;
    %load/vec4 v0000026b716db960_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026b716db960_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0000026b716df220;
    %fork TD_tb.stim1.wavedrom_stop, S_0000026b716e58e0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026b716df720;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0000026b716db960_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000026b716e7dc0;
T_4 ;
    %wait E_0000026b716deae0;
    %load/vec4 v0000026b716dbe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026b716dc0e0_0, 0, 2;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026b716e7c30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b716dc4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b716dc680_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000026b716e7c30;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000026b716dc4a0_0;
    %inv;
    %store/vec4 v0000026b716dc4a0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000026b716e7c30;
T_7 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0000026b716db8c0_0, v0000026b716dbf00_0, v0000026b716dba00_0, v0000026b716db820_0, v0000026b716dc540_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000026b716e7c30;
T_8 ;
    %load/vec4 v0000026b716dbaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pos", &PV<v0000026b716dbaa0_0, 64, 32>, &PV<v0000026b716dbaa0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "pos" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 104 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000026b716dbaa0_0, 128, 32>, &PV<v0000026b716dbaa0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 105 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 106 "$display", "Mismatches: %1d in %1d samples", &PV<v0000026b716dbaa0_0, 128, 32>, &PV<v0000026b716dbaa0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0000026b716e7c30;
T_9 ;
    %wait E_0000026b716df720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026b716dbaa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026b716dbaa0_0, 4, 32;
    %load/vec4 v0000026b716dbd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000026b716dbaa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026b716dbaa0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026b716dbaa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026b716dbaa0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0000026b716db820_0;
    %load/vec4 v0000026b716db820_0;
    %load/vec4 v0000026b716dc540_0;
    %xor;
    %load/vec4 v0000026b716db820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0000026b716dbaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026b716dbaa0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0000026b716dbaa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026b716dbaa0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026b716e7c30;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob112_always_case2_test.sv";
    "dataset_code-complete-iccad2023/Prob112_always_case2_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob112_always_case2/Prob112_always_case2_sample01.sv";
