
*** Running vivado
    with args -log arm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source arm.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/User/arm_processor/arm_processor.srcs/utils_1/imports/synth_1/arm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/arm_processor/arm_processor.srcs/utils_1/imports/synth_1/arm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top arm -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/arm.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/controller.vhd:34' bound to instance 'cont' of component 'controller' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/arm.vhd:81]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/controller.vhd:48]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/decoder.vhd:34' bound to instance 'dec' of component 'decoder' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/controller.vhd:73]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/decoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/decoder.vhd:46]
INFO: [Synth 8-3491] module 'condlogic' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:34' bound to instance 'cl' of component 'condlogic' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/controller.vhd:74]
INFO: [Synth 8-638] synthesizing module 'condlogic' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:44]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'flopenr' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopenr.vhd:34' bound to instance 'flagreg1' of component 'flopenr' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:61]
INFO: [Synth 8-638] synthesizing module 'flopenr' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopenr.vhd:42]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (2#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopenr.vhd:42]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'flopenr' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopenr.vhd:34' bound to instance 'flagreg0' of component 'flopenr' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:63]
INFO: [Synth 8-3491] module 'condcheck' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:34' bound to instance 'cc' of component 'condcheck' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:65]
INFO: [Synth 8-638] synthesizing module 'condcheck' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:47]
WARNING: [Synth 8-614] signal 'zero' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:45]
WARNING: [Synth 8-614] signal 'carry' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:45]
WARNING: [Synth 8-614] signal 'neg' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:45]
WARNING: [Synth 8-614] signal 'overflow' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:45]
WARNING: [Synth 8-614] signal 'ge' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'condcheck' (3#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condcheck.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'condlogic' (4#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/condlogic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/controller.vhd:48]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/arm.vhd:82]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:53]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'pcmux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:42]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:42]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopr.vhd:34' bound to instance 'pcreg' of component 'flopr' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:115]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopr.vhd:42]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (7#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/flopr.vhd:42]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/adder.vhd:34' bound to instance 'pcadd1' of component 'adder' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:116]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'adder' (8#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/adder.vhd:40]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/adder.vhd:34' bound to instance 'pcadd2' of component 'adder' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:117]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'ra1mux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:119]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:42]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (8#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:42]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'ra2mux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:120]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'ra3mux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:121]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'wd3mux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:122]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:123]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/regfile.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regfile' (9#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/regfile.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'resmux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:125]
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/extend.vhd:34' bound to instance 'ext' of component 'extend' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:128]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/extend.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'extend' (10#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/extend.vhd:41]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/mux2.vhd:34' bound to instance 'srcbmux' of component 'mux2' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:130]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:34' bound to instance 'i_alu' of component 'alu' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:132]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:44]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:51]
WARNING: [Synth 8-614] signal 'shamt5' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:47]
WARNING: [Synth 8-614] signal 'sh' is read in the process but is not in the sensitivity list [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'alu' (11#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/dmem.vhd:34' bound to instance 'd_mem' of component 'dmem' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:135]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/dmem.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'dmem' (12#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/dmem.vhd:40]
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/imem.vhd:34' bound to instance 'i_mem' of component 'imem' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:137]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/imem.vhd:42]
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/imem.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/datapath.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'arm' (15#1) [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/arm.vhd:43]
WARNING: [Synth 8-7129] Port a[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[19] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[18] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[17] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[16] in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1243.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/arm_processor/arm_processor.srcs/constrs_1/new/zedboard.xdc]
Finished Parsing XDC File [C:/Users/User/arm_processor/arm_processor.srcs/constrs_1/new/zedboard.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1243.664 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_aux_reg' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/decoder.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/decoder.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'result_temp_reg' [C:/Users/User/arm_processor/arm_processor.srcs/sources_1/new/alu.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   4 Input   32 Bit        Muxes := 1     
	  64 Input   32 Bit        Muxes := 1     
	  67 Input   11 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design arm has port Instr[4] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_aux_reg[2]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_aux_reg[1]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_aux_reg[0]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_reg[2]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_reg[1]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (cont/dec/ALUControl_reg[0]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[31]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[30]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[29]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[28]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[27]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[26]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[25]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[24]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[23]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[22]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[21]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[20]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[19]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[18]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[17]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[16]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[15]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[14]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[13]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[12]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[11]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[10]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[9]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[8]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[7]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[6]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[5]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[4]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[3]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[2]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[1]) is unused and will be removed from module arm.
WARNING: [Synth 8-3332] Sequential element (dp/i_alu/result_temp_reg[0]) is unused and will be removed from module arm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1253.719 ; gain = 10.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|arm         | dp/rf/mem_reg    | Implied   | 16 x 32              | RAM32M x 12    | 
|arm         | dp/d_mem/mem_reg | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1253.719 ; gain = 10.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1348.438 ; gain = 104.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|arm         | dp/rf/mem_reg    | Implied   | 16 x 32              | RAM32M x 12    | 
|arm         | dp/d_mem/mem_reg | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    43|
|3     |LUT1     |     2|
|4     |LUT2     |     2|
|5     |LUT3     |   171|
|6     |LUT4     |   147|
|7     |LUT5     |   117|
|8     |LUT6     |   222|
|9     |MUXF7    |    21|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |RAM64X1S |    32|
|13    |FDCE     |    36|
|14    |IBUF     |     2|
|15    |OBUF     |   160|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1349.477 ; gain = 105.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1349.477 ; gain = 105.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1349.477 ; gain = 105.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1361.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

Synth Design complete, checksum: ea9c1aab
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1365.016 ; gain = 121.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/arm_processor/arm_processor.runs/synth_1/arm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_utilization_synth.rpt -pb arm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 11:35:05 2022...
