{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400599018191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400599018192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 17:16:57 2014 " "Processing started: Tue May 20 17:16:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400599018192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400599018192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IF_PHASE -c IF_PHASE " "Command: quartus_map --read_settings_files=on --write_settings_files=off IF_PHASE -c IF_PHASE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400599018192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400599019002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020422 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599020422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020427 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599020427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020432 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599020432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020437 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599020437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599020437 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "mem_adr IF_PHASE.vhd(103) " "VHDL Association List error at IF_PHASE.vhd(103): formal \"mem_adr\" does not exist" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 103 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1400599020488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400599020741 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 20 17:17:00 2014 " "Processing ended: Tue May 20 17:17:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400599020741 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400599020741 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400599020741 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400599020741 ""}
