// Seed: 1173320978
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6,
    output tri id_7
);
  assign id_0 = -1 ? id_2 - 1 : 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7
    , id_18,
    input tri id_8,
    output uwire id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12,
    input wand id_13,
    input wand id_14
    , id_19,
    input supply0 id_15,
    output wand id_16
);
  assign id_16 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_6,
      id_9,
      id_9,
      id_3,
      id_4,
      id_9
  );
endmodule
