<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Sat Dec  2 19:27:23 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\stopSynchroniser.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v changed - recompiling
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":8:7:8:14|Synthesizing module devBoard in library work.
Running optimization stage 1 on devBoard .......
Finished optimization stage 1 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v":3:7:3:23|Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v":3:7:3:22|Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.
Running optimization stage 1 on register .......
Finished optimization stage 1 on register (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v":5:7:5:15|Synthesizing module upCounter in library work.
Running optimization stage 1 on upCounter .......
Finished optimization stage 1 on upCounter (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v":5:7:5:15|Synthesizing module upCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = upCounter_7s
Running optimization stage 1 on upCounter_7s .......
Finished optimization stage 1 on upCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = register_7s
Running optimization stage 1 on register_7s .......
Finished optimization stage 1 on register_7s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":19:7:19:15|Synthesizing module debugPort in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":54:5:54:13|Removing wire EN_STATUS, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":64:12:64:30|Removing wire DEBUG_READ_MUX_IN_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":65:12:65:30|Removing wire DEBUG_READ_MUX_IN_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":66:12:66:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":72:11:72:21|Object DEBUG_MDL_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":73:11:73:21|Object DEBUG_MDH_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":74:11:74:21|Object DEBUG_OPX_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":76:11:76:23|Object DEBUG_DATAX_R is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":7:7:7:18|Synthesizing module debugDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":14:19:14:32|Object DEBUG_DOUT_LDX is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":21:7:21:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v":7:7:7:17|Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":7:7:7:18|Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":17:7:17:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":77:7:77:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":29:7:29:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":24:7:24:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":33:7:33:23|Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|Removing wire ARGA_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":87:12:87:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":99:12:99:24|Removing wire DEBUG_CC_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:24|Removing wire DEBUG_DIN_DIN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":106:12:106:26|Removing wire DEBUG_PC_A_NEXT, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":109:12:109:26|Removing wire DEBUG_REGB_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":124:13:124:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":129:13:129:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":135:13:135:19|Removing wire JMP_RDX, as there is no assignment to it.
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":772:7:772:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":26:7:26:10|Synthesizing module UART in library work.
@N: CG793 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":153:5:153:12|Ignoring system task $display
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":95:0:95:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
Running optimization stage 1 on mcu .......
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on mcu .......
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 101MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 101MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on core .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:24|*Input DEBUG_DIN_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":109:12:109:26|*Input DEBUG_REGB_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":99:12:99:24|*Input DEBUG_CC_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":106:12:106:26|*Input DEBUG_PC_A_NEXT[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|*Input ARGA_X[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|*Input ARGA_X[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on registerSequencer .......
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on opxMultiplexer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":42:14:42:22|Input DEBUG_OPX is unused.
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":33:7:33:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":34:7:34:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":35:7:35:12|Input COMMIT is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:13:37:18|Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":79:7:79:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":80:7:80:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":85:7:85:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":86:7:86:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":87:7:87:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":88:7:88:12|Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on aluGroupDecoder .......
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":36:7:36:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":40:7:40:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":41:7:41:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":42:7:42:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":43:7:43:12|Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":264:0:264:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on busController .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on busSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":14:7:14:13|Input EXECUTE is unused.
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":55:1:55:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on debugDecoder .......
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 3 of DEBUG_ARGX[3:0] is unused

@A: CL153 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":14:19:14:32|*Unassigned bits of DEBUG_DOUT_LDX are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on register_7s .......
Finished optimization stage 2 on register_7s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on upCounter_7s .......
Finished optimization stage 2 on upCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on upCounter .......
Finished optimization stage 2 on upCounter (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on register .......
Finished optimization stage 2 on register (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on devBoard .......
Finished optimization stage 2 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 105MB peak: 107MB)

Process took 0h:00m:12s realtime, 0h:00m:11s cputime

Process completed successfully.
# Sat Dec  2 19:27:35 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec  2 19:27:35 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:12s realtime, 0h:00m:11s cputime

Process completed successfully.
# Sat Dec  2 19:27:35 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec  2 19:27:37 2023

###########################################################]
# Sat Dec  2 19:27:37 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver ARGA_X (in view: work.core(verilog)) on net ARGA_X (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver DEBUG_CC_DATA (in view: work.core(verilog)) on net DEBUG_CC_DATA (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver DEBUG_DIN_DIN (in view: work.core(verilog)) on net DEBUG_DIN_DIN (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver DEBUG_PC_A_NEXT (in view: work.core(verilog)) on net DEBUG_PC_A_NEXT (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver DEBUG_REGB_DATA (in view: work.core(verilog)) on net DEBUG_REGB_DATA (in view: work.core(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\requestgenerator.v":47:0:47:5|Removing sequential instance REQ_PHI0 (in view: work.requestGenerator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":84:18:84:24|Removing instance decoder (in view: work.debugPort(verilog)) of type view:work.oneOfEightDecoder(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":108:9:108:19|Removing instance memALBufReg (in view: work.debugPort(verilog)) of type view:work.register_3(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":117:9:117:19|Removing instance memAHBufReg (in view: work.debugPort(verilog)) of type view:work.register_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":160:9:160:16|Removing instance memDHReg (in view: work.debugPort(verilog)) of type view:work.register_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":151:9:151:16|Removing instance memDLReg (in view: work.debugPort(verilog)) of type view:work.register_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":179:26:179:31|Removing instance opXReg (in view: work.debugPort(verilog)) of type view:work.register_7s(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":170:27:170:36|Removing instance dataOutReg (in view: work.debugPort(verilog)) of type view:work.register_16s(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":96:17:96:26|Removing instance requestGen (in view: work.debugPort(verilog)) of type view:work.requestGenerator(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":179:13:179:28|Removing instance debugDecoderInst (in view: work.core(verilog)) of type view:work.debugDecoder(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance RO (in view: work.upCounter_7s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance RO (in view: work.upCounter(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@W: BZ101 |Potential glitch can occur at the output of 2 instances  

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)



Clock Summary
******************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       System             100.0 MHz     10.000        system       system_clkgroup         4    
                                                                                                   
0 -       mcu|PIN_CLK_X1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     328  
===================================================================================================



Clock Load Summary
***********************

                   Clock     Source               Clock Pin                                                      Non-clock Pin     Non-clock Pin                     
Clock              Load      Pin                  Seq Example                                                    Seq Example       Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System             4         -                    coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0].C           -                 -                                 
                                                                                                                                                                     
mcu|PIN_CLK_X1     328       PIN_CLK_X1(port)     mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)
=====================================================================================================================================================================

@W: MT531 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":55:1:55:4|Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\devboard\source\devboard.v":113:0:113:5|Found inferred clock mcu|PIN_CLK_X1 which controls 328 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 328 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   328        boardInst.BPIN_LED[7:0]
===============================================================================================
=============================================================================================== Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                  Drive Element Type     Unconverted Fanout     Sample Instance                                        Explanation                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       coreInst.instructionPhaseDecoderInst.PHASE_NEXT_2_sqmuxa.OUT     and                    4                      coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     Clock source is invalid for GCC
=======================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 97MB peak: 181MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Dec  2 19:27:39 2023

###########################################################]
# Sat Dec  2 19:27:39 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":257:7:257:22|Tristate driver ARGA_X (in view: work.core(verilog)) on net ARGA_X (in view: work.core(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[1] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[0] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[7] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[6] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[5] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[4] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[3] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[2] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[1] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[0] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[6] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[5] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[4] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[3] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[2] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Removing sequential instance INSTRUCTION[6] (in view: work.instructionPhaseDecoder(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Removing sequential instance INSTRUCTION[5] (in view: work.instructionPhaseDecoder(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Removing sequential instance INSTRUCTION[4] (in view: work.instructionPhaseDecoder(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 188MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 197MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 196MB peak: 202MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 199MB peak: 206MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 202MB peak: 206MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 203MB peak: 206MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 203MB peak: 206MB)


Finished technology mapping (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 220MB peak: 275MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		   -24.22ns		1276 /       277
   2		0h:00m:19s		   -24.11ns		1265 /       277
   3		0h:00m:19s		   -23.49ns		1265 /       277
   4		0h:00m:19s		   -23.97ns		1266 /       277
   5		0h:00m:20s		   -23.43ns		1269 /       277
   6		0h:00m:20s		   -23.97ns		1268 /       277
   7		0h:00m:20s		   -23.66ns		1270 /       277
   8		0h:00m:20s		   -23.35ns		1269 /       277
   9		0h:00m:20s		   -23.51ns		1269 /       277
  10		0h:00m:21s		   -23.96ns		1269 /       277
  11		0h:00m:21s		   -23.51ns		1271 /       277
  12		0h:00m:21s		   -23.96ns		1269 /       277
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[10] (in view: work.mcu(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[11] (in view: work.mcu(verilog)) with 22 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":105:0:105:5|Replicating instance coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE (in view: work.mcu(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[14] (in view: work.mcu(verilog)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  13		0h:00m:24s		   -22.97ns		1317 /       283
  14		0h:00m:25s		   -23.17ns		1319 /       283
  15		0h:00m:25s		   -23.10ns		1319 /       283
  16		0h:00m:25s		   -23.37ns		1319 /       283
  17		0h:00m:25s		   -23.23ns		1319 /       283


  18		0h:00m:25s		   -22.53ns		1313 /       283
  19		0h:00m:25s		   -23.41ns		1313 /       283
  20		0h:00m:25s		   -23.26ns		1313 /       283
  21		0h:00m:25s		   -23.19ns		1314 /       283
  22		0h:00m:25s		   -23.05ns		1314 /       283

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 220MB peak: 275MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 222MB peak: 275MB)


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 178MB peak: 275MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 218MB peak: 275MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 223MB peak: 275MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 223MB peak: 275MB)


Start final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 216MB peak: 275MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Dec  2 19:28:08 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -23.489

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     100.0 MHz     19.6 MHz      10.000        50.900        -23.489     inferred     Inferred_clkgroup_0
System             100.0 MHz     567.0 MHz     10.000        1.764         8.236       system       system_clkgroup    
=======================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------
System          mcu|PIN_CLK_X1  |  10.000      8.236    |  No paths    -      |  No paths    -        |  No paths    -     
mcu|PIN_CLK_X1  System          |  10.000      6.835    |  No paths    -      |  No paths    -        |  No paths    -     
mcu|PIN_CLK_X1  mcu|PIN_CLK_X1  |  10.000      -23.489  |  No paths    -      |  5.000       -20.450  |  5.000       -6.325
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                        Arrival            
Instance                                                      Reference          Type        Pin     Net                      Time        Slack  
                                                              Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[11]     1.148       -23.489
coreInst.fullALUInst.ccRegs.CC_RUN_REG[0]                     mcu|PIN_CLK_X1     FD1P3DX     Q       CC_RUN_REG[0]            0.972       -23.313
coreInst.fullALUInst.ccRegs.CC_RUN_REG[1]                     mcu|PIN_CLK_X1     FD1P3DX     Q       CC_RUN_REG[1]            0.972       -23.313
coreInst.fullALUInst.ccRegs.CC_RUN_REG[2]                     mcu|PIN_CLK_X1     FD1P3DX     Q       CC_RUN_REG[2]            0.972       -23.313
coreInst.fullALUInst.ccRegs.CC_RUN_REG[3]                     mcu|PIN_CLK_X1     FD1P3DX     Q       CC_RUN_REG[3]            0.972       -23.313
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE_fast        mcu|PIN_CLK_X1     FD1S3DX     Q       DEBUG_ACTIVE_fast        1.204       -23.058
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[10]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[10]     0.972       -22.995
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[14]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[14]     1.044       -22.898
coreInst.instructionPhaseDecoderInst.INSTRUCTION[15]          mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[15]          1.319       -22.545
coreInst.interruptStateMachineInst.STATE[1]                   mcu|PIN_CLK_X1     FD1P3DX     Q       PC_LD_INT1X              1.180       -22.417
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                    Required            
Instance                                  Reference          Type        Pin     Net                  Time         Slack  
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.PC_A[15]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[15]           10.089       -23.489
coreInst.programCounterInst.PC_A[13]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[13]           10.089       -23.346
coreInst.programCounterInst.PC_A[14]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[14]           10.089       -23.346
coreInst.programCounterInst.PC_A[11]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[11]           10.089       -23.204
coreInst.programCounterInst.PC_A[12]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[12]           10.089       -23.204
coreInst.programCounterInst.HERE[15]      mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[15]        9.894        -23.067
coreInst.programCounterInst.INTR0[15]     mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[15]        9.894        -23.067
coreInst.programCounterInst.INTR1[15]     mcu|PIN_CLK_X1     FD1P3DX     D       PC_A_NEXT[15]        9.894        -23.067
coreInst.programCounterInst.PC_A[9]       mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3_6_i_i[9]      10.089       -23.061
coreInst.programCounterInst.PC_A[10]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3_6_i_i[10]     10.089       -23.061
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      33.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -23.489

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]                   FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m3_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        Z        Out     0.286     2.451 r      -         
N_441                                                                       Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     A        In      0.000     2.451 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     Z        Out     0.449     2.900 r      -         
CC_1_i_m3_RNI4B9E                                                           Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     D        In      0.000     2.900 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     Z        Out     1.017     3.916 f      -         
ALU_OPX_iv_0_o2_RNI973S[0]                                                  Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     C        In      0.000     3.916 f      -         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     Z        Out     1.089     5.005 f      -         
d_N_8_mux                                                                   Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     A        In      0.000     5.005 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     Z        Out     1.017     6.022 f      -         
ALUB_DATA_5_0_sx[0]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     C        In      0.000     6.022 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.301     7.323 r      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            14        
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     B        In      0.000     7.323 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     Z        Out     1.017     8.340 f      -         
N_776_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.340 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.884 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.884 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.027 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.027 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.170 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.170 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.313 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.313 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.455 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.455 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.598 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.598 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.741 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.741 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.884 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.884 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.433 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.433 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.450 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.450 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.466 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.466 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.779 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     C        In      0.000     15.779 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     Z        Out     1.017     16.796 f     -         
un53_RESULT[9]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     D        In      0.000     16.796 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     Z        Out     1.017     17.813 f     -         
RESULT_11_am[9]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        BLUT     In      0.000     17.813 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        Z        Out     0.214     18.027 f     -         
N_260                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     B        In      0.000     18.027 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     Z        Out     1.017     19.044 f     -         
RESULT_12_0_d[9]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     A        In      0.000     19.044 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     Z        Out     1.017     20.061 f     -         
RESULT_d[9]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     B        In      0.000     20.061 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     Z        Out     1.089     21.149 f     -         
RESULT_d_0[9]                                                               Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     B        In      0.000     21.149 f     -         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     Z        Out     1.017     22.166 r     -         
ADDR_BUF_i_0_rn_1[9]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     A        In      0.000     22.166 r     -         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     Z        Out     1.153     23.319 r     -         
ADDR_i_0_1[9]                                                               Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     D        In      0.000     23.319 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     Z        Out     1.233     24.552 r     -         
CPU_DIN_4_o4_0_5_3[2]                                                       Net          -        -       -         -            6         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     B        In      0.000     24.552 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     Z        Out     1.233     25.785 f     -         
N_531                                                                       Net          -        -       -         -            6         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     D        In      0.000     25.785 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     Z        Out     1.017     26.801 r     -         
g1_1                                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     D        In      0.000     26.801 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     Z        Out     1.017     27.818 f     -         
g1                                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     B        In      0.000     27.818 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.835 f     -         
ARGA_0_2[1]                                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.835 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     30.379 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     30.379 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.522 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.522 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.665 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.665 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.808 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.808 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.951 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.951 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     31.093 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     31.093 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     31.236 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     31.236 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.725     32.961 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_3_6_0_0[15]                                ORCALUT4     C        In      0.000     32.961 r     -         
coreInst.programCounterInst.PC_A_3_6_0_0[15]                                ORCALUT4     Z        Out     0.617     33.578 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.578 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      33.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -23.489

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]                   FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_bm                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_bm                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m3_bm                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        ALUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        Z        Out     0.286     2.451 r      -         
N_441                                                                       Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     A        In      0.000     2.451 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     Z        Out     0.449     2.900 r      -         
CC_1_i_m3_RNI4B9E                                                           Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     D        In      0.000     2.900 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     Z        Out     1.017     3.916 f      -         
ALU_OPX_iv_0_o2_RNI973S[0]                                                  Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     C        In      0.000     3.916 f      -         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     Z        Out     1.089     5.005 f      -         
d_N_8_mux                                                                   Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     A        In      0.000     5.005 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     Z        Out     1.017     6.022 f      -         
ALUB_DATA_5_0_sx[0]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     C        In      0.000     6.022 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.301     7.323 r      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            14        
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     B        In      0.000     7.323 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     Z        Out     1.017     8.340 f      -         
N_776_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.340 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.884 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.884 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.027 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.027 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.170 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.170 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.313 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.313 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.455 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.455 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.598 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.598 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.741 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.741 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.884 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.884 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.433 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.433 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.450 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.450 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.466 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.466 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.779 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     C        In      0.000     15.779 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     Z        Out     1.017     16.796 f     -         
un53_RESULT[9]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     D        In      0.000     16.796 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     Z        Out     1.017     17.813 f     -         
RESULT_11_am[9]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        BLUT     In      0.000     17.813 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        Z        Out     0.214     18.027 f     -         
N_260                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     B        In      0.000     18.027 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     Z        Out     1.017     19.044 f     -         
RESULT_12_0_d[9]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     A        In      0.000     19.044 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     Z        Out     1.017     20.061 f     -         
RESULT_d[9]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     B        In      0.000     20.061 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     Z        Out     1.089     21.149 f     -         
RESULT_d_0[9]                                                               Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     B        In      0.000     21.149 f     -         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     Z        Out     1.017     22.166 r     -         
ADDR_BUF_i_0_rn_1[9]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     A        In      0.000     22.166 r     -         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     Z        Out     1.153     23.319 r     -         
ADDR_i_0_1[9]                                                               Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     D        In      0.000     23.319 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     Z        Out     1.233     24.552 r     -         
CPU_DIN_4_o4_0_5_3[2]                                                       Net          -        -       -         -            6         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     B        In      0.000     24.552 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     Z        Out     1.233     25.785 f     -         
N_531                                                                       Net          -        -       -         -            6         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     D        In      0.000     25.785 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     Z        Out     1.017     26.801 r     -         
g1_1                                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     D        In      0.000     26.801 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     Z        Out     1.017     27.818 f     -         
g1                                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     B        In      0.000     27.818 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.835 f     -         
ARGA_0_2[1]                                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.835 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     30.379 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     30.379 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.522 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.522 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.665 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.665 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.808 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.808 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.951 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.951 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     31.093 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     31.093 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        COUT     Out     0.143     31.236 r     -         
PC_A_NEXT_cry_14                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        CIN      In      0.000     31.236 r     -         
coreInst.programCounterInst.PC_A_NEXT_s_15_0                                CCU2D        S0       Out     1.725     32.961 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_3_6_0_0[15]                                ORCALUT4     C        In      0.000     32.961 r     -         
coreInst.programCounterInst.PC_A_3_6_0_0[15]                                ORCALUT4     Z        Out     0.617     33.578 r     -         
PC_A_3[15]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.578 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      33.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.346

    Number of logic level(s):                41
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[13] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]                   FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m3_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        Z        Out     0.286     2.451 r      -         
N_441                                                                       Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     A        In      0.000     2.451 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     Z        Out     0.449     2.900 r      -         
CC_1_i_m3_RNI4B9E                                                           Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     D        In      0.000     2.900 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     Z        Out     1.017     3.916 f      -         
ALU_OPX_iv_0_o2_RNI973S[0]                                                  Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     C        In      0.000     3.916 f      -         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     Z        Out     1.089     5.005 f      -         
d_N_8_mux                                                                   Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     A        In      0.000     5.005 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     Z        Out     1.017     6.022 f      -         
ALUB_DATA_5_0_sx[0]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     C        In      0.000     6.022 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.301     7.323 r      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            14        
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     B        In      0.000     7.323 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     Z        Out     1.017     8.340 f      -         
N_776_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.340 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.884 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.884 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.027 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.027 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.170 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.170 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.313 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.313 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.455 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.455 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.598 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.598 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.741 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.741 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.884 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.884 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.433 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.433 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.450 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.450 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.466 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.466 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.779 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     C        In      0.000     15.779 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     Z        Out     1.017     16.796 f     -         
un53_RESULT[9]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     D        In      0.000     16.796 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     Z        Out     1.017     17.813 f     -         
RESULT_11_am[9]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        BLUT     In      0.000     17.813 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        Z        Out     0.214     18.027 f     -         
N_260                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     B        In      0.000     18.027 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     Z        Out     1.017     19.044 f     -         
RESULT_12_0_d[9]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     A        In      0.000     19.044 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     Z        Out     1.017     20.061 f     -         
RESULT_d[9]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     B        In      0.000     20.061 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     Z        Out     1.089     21.149 f     -         
RESULT_d_0[9]                                                               Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     B        In      0.000     21.149 f     -         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     Z        Out     1.017     22.166 r     -         
ADDR_BUF_i_0_rn_1[9]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     A        In      0.000     22.166 r     -         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     Z        Out     1.153     23.319 r     -         
ADDR_i_0_1[9]                                                               Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     D        In      0.000     23.319 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     Z        Out     1.233     24.552 r     -         
CPU_DIN_4_o4_0_5_3[2]                                                       Net          -        -       -         -            6         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     B        In      0.000     24.552 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     Z        Out     1.233     25.785 f     -         
N_531                                                                       Net          -        -       -         -            6         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     D        In      0.000     25.785 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     Z        Out     1.017     26.801 r     -         
g1_1                                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     D        In      0.000     26.801 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     Z        Out     1.017     27.818 f     -         
g1                                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     B        In      0.000     27.818 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.835 f     -         
ARGA_0_2[1]                                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.835 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     30.379 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     30.379 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.522 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.522 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.665 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.665 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.808 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.808 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.951 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.951 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     31.093 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     31.093 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        S0       Out     1.725     32.818 r     -         
PC_A_NEXT[13]                                                               Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_3_6_0_0[13]                                ORCALUT4     C        In      0.000     32.818 r     -         
coreInst.programCounterInst.PC_A_3_6_0_0[13]                                ORCALUT4     Z        Out     0.617     33.435 r     -         
PC_A_3[13]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[13]                                        FD1P3BX      D        In      0.000     33.435 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      33.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.346

    Number of logic level(s):                41
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[14] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]                   FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_am                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m3_am                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        BLUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        Z        Out     0.286     2.451 r      -         
N_441                                                                       Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     A        In      0.000     2.451 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     Z        Out     0.449     2.900 r      -         
CC_1_i_m3_RNI4B9E                                                           Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     D        In      0.000     2.900 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     Z        Out     1.017     3.916 f      -         
ALU_OPX_iv_0_o2_RNI973S[0]                                                  Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     C        In      0.000     3.916 f      -         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     Z        Out     1.089     5.005 f      -         
d_N_8_mux                                                                   Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     A        In      0.000     5.005 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     Z        Out     1.017     6.022 f      -         
ALUB_DATA_5_0_sx[0]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     C        In      0.000     6.022 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.301     7.323 r      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            14        
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     B        In      0.000     7.323 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     Z        Out     1.017     8.340 f      -         
N_776_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.340 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.884 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.884 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.027 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.027 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.170 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.170 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.313 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.313 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.455 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.455 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.598 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.598 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.741 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.741 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.884 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.884 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.433 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.433 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.450 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.450 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.466 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.466 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.779 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     C        In      0.000     15.779 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     Z        Out     1.017     16.796 f     -         
un53_RESULT[9]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     D        In      0.000     16.796 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     Z        Out     1.017     17.813 f     -         
RESULT_11_am[9]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        BLUT     In      0.000     17.813 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        Z        Out     0.214     18.027 f     -         
N_260                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     B        In      0.000     18.027 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     Z        Out     1.017     19.044 f     -         
RESULT_12_0_d[9]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     A        In      0.000     19.044 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     Z        Out     1.017     20.061 f     -         
RESULT_d[9]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     B        In      0.000     20.061 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     Z        Out     1.089     21.149 f     -         
RESULT_d_0[9]                                                               Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     B        In      0.000     21.149 f     -         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     Z        Out     1.017     22.166 r     -         
ADDR_BUF_i_0_rn_1[9]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     A        In      0.000     22.166 r     -         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     Z        Out     1.153     23.319 r     -         
ADDR_i_0_1[9]                                                               Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     D        In      0.000     23.319 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     Z        Out     1.233     24.552 r     -         
CPU_DIN_4_o4_0_5_3[2]                                                       Net          -        -       -         -            6         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     B        In      0.000     24.552 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     Z        Out     1.233     25.785 f     -         
N_531                                                                       Net          -        -       -         -            6         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     D        In      0.000     25.785 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     Z        Out     1.017     26.801 r     -         
g1_1                                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     D        In      0.000     26.801 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     Z        Out     1.017     27.818 f     -         
g1                                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     B        In      0.000     27.818 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.835 f     -         
ARGA_0_2[1]                                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.835 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     30.379 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     30.379 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.522 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.522 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.665 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.665 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.808 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.808 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.951 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.951 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     31.093 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     31.093 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        S1       Out     1.725     32.818 r     -         
PC_A_NEXT[14]                                                               Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_3_6_0_0[14]                                ORCALUT4     C        In      0.000     32.818 r     -         
coreInst.programCounterInst.PC_A_3_6_0_0[14]                                ORCALUT4     Z        Out     0.617     33.435 r     -         
PC_A_3[14]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[14]                                        FD1P3BX      D        In      0.000     33.435 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      33.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.346

    Number of logic level(s):                41
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[13] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]                   FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                                        Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_bm                                  ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_bm                                  ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_1_i_m3_bm                                                                Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        ALUT     In      0.000     2.165 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3                                     PFUMX        Z        Out     0.286     2.451 r      -         
N_441                                                                       Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     A        In      0.000     2.451 r      -         
coreInst.jumpGroupDecoderInst.CC_1_i_m3_RNI4B9E                             ORCALUT4     Z        Out     0.449     2.900 r      -         
CC_1_i_m3_RNI4B9E                                                           Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     D        In      0.000     2.900 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_o2_RNI973S[0]                      ORCALUT4     Z        Out     1.017     3.916 f      -         
ALU_OPX_iv_0_o2_RNI973S[0]                                                  Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     C        In      0.000     3.916 f      -         
coreInst.opxMultiplexerInst.REGA_ADDRX_i_o2_RNIPGDF1[0]                     ORCALUT4     Z        Out     1.089     5.005 f      -         
d_N_8_mux                                                                   Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     A        In      0.000     5.005 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0_RNO[0]                              ORCALUT4     Z        Out     1.017     6.022 f      -         
ALUB_DATA_5_0_sx[0]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     C        In      0.000     6.022 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.301     7.323 r      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            14        
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     B        In      0.000     7.323 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_776_i                            ORCALUT4     Z        Out     1.017     8.340 f      -         
N_776_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.340 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.884 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.884 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.027 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.027 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.170 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.170 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.313 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.313 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.455 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.455 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.598 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.598 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.741 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.741 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.884 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.884 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.433 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.433 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.450 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.450 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.466 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.466 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.779 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     C        In      0.000     15.779 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_78                                 ORCALUT4     Z        Out     1.017     16.796 f     -         
un53_RESULT[9]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     D        In      0.000     16.796 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_am[9]                                ORCALUT4     Z        Out     1.017     17.813 f     -         
RESULT_11_am[9]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        BLUT     In      0.000     17.813 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[9]                                   PFUMX        Z        Out     0.214     18.027 f     -         
N_260                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     B        In      0.000     18.027 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[9]                               ORCALUT4     Z        Out     1.017     19.044 f     -         
RESULT_12_0_d[9]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     A        In      0.000     19.044 f     -         
coreInst.fullALUInst.aluInst.RESULT_d[9]                                    ORCALUT4     Z        Out     1.017     20.061 f     -         
RESULT_d[9]                                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     B        In      0.000     20.061 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[9]                                  ORCALUT4     Z        Out     1.089     21.149 f     -         
RESULT_d_0[9]                                                               Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     B        In      0.000     21.149 f     -         
coreInst.busControllerInst.ADDR_BUF_i_0_rn[9]                               ORCALUT4     Z        Out     1.017     22.166 r     -         
ADDR_BUF_i_0_rn_1[9]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     A        In      0.000     22.166 r     -         
coreInst.busControllerInst.ADDR_BUF_i_0_mb[9]                               ORCALUT4     Z        Out     1.153     23.319 r     -         
ADDR_i_0_1[9]                                                               Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     D        In      0.000     23.319 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3[2]                     ORCALUT4     Z        Out     1.233     24.552 r     -         
CPU_DIN_4_o4_0_5_3[2]                                                       Net          -        -       -         -            6         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     B        In      0.000     24.552 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_o4_0_5_3_RNIPK7A5[2]            ORCALUT4     Z        Out     1.233     25.785 f     -         
N_531                                                                       Net          -        -       -         -            6         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     D        In      0.000     25.785 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_2                         ORCALUT4     Z        Out     1.017     26.801 r     -         
g1_1                                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     D        In      0.000     26.801 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO_0                         ORCALUT4     Z        Out     1.017     27.818 f     -         
g1                                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     B        In      0.000     27.818 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0_RNO                           ORCALUT4     Z        Out     1.017     28.835 f     -         
ARGA_0_2[1]                                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.835 f     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     30.379 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     30.379 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     30.522 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     30.522 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.665 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.665 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.808 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.808 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        COUT     Out     0.143     30.951 r     -         
PC_A_NEXT_cry_10                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        CIN      In      0.000     30.951 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_11_0                              CCU2D        COUT     Out     0.143     31.093 r     -         
PC_A_NEXT_cry_12                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        CIN      In      0.000     31.093 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_13_0                              CCU2D        S0       Out     1.725     32.818 r     -         
PC_A_NEXT[13]                                                               Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_3_6_0_0[13]                                ORCALUT4     C        In      0.000     32.818 r     -         
coreInst.programCounterInst.PC_A_3_6_0_0[13]                                ORCALUT4     Z        Out     0.617     33.435 r     -         
PC_A_3[13]                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[13]                                        FD1P3BX      D        In      0.000     33.435 r     -         
===========================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                            Arrival          
Instance                                               Reference     Type        Pin     Net               Time        Slack
                                                       Clock                                                                
----------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]     System        FD1S1AY     Q       PHASE_NEXT[1]     1.236       8.236
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[2]     System        FD1S1AY     Q       PHASE_NEXT[2]     1.236       8.236
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]     System        FD1S1AY     Q       PHASE_NEXT[0]     1.204       8.268
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     System        FD1S1AY     Q       PHASE_NEXT[3]     1.204       8.268
============================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                          Required          
Instance                                                   Reference     Type        Pin     Net                             Time         Slack
                                                           Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.COMMIT                System        FD1S3DX     D       un15_COMMIT_0_a3                10.089       8.236
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE          System        FD1S3DX     D       N_113_i                         10.089       8.236
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE_fast     System        FD1S3DX     D       N_113_i_fast                    10.089       8.236
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE_rep1     System        FD1S3DX     D       N_113_i_rep1                    10.089       8.236
coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK        System        FD1S3DX     D       un18_DEBUG_ACTIVE_NEXT_0_a3     10.089       8.236
coreInst.instructionPhaseDecoderInst.DECODE                System        FD1S3DX     D       un15_DECODE_0_a3                10.089       8.236
coreInst.instructionPhaseDecoderInst.EXECUTE               System        FD1S3DX     D       un15_EXECUTE_0_a3               10.089       8.236
coreInst.instructionPhaseDecoderInst.FETCH                 System        FD1S3DX     D       un15_FETCH_0_a3                 10.089       8.236
coreInst.instructionPhaseDecoderInst.PC_ENX                System        FD1S3BX     D       un3_PC_ENX_i_a3                 10.089       8.236
coreInst.instructionPhaseDecoderInst.STOPPED               System        FD1S3BX     D       STOPPED_2                       10.089       8.236
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      1.853
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.236

    Number of logic level(s):                1
    Starting point:                          coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1] / Q
    Ending point:                            coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]        FD1S1AY      Q        Out     1.236     1.236 r     -         
PHASE_NEXT[1]                                             Net          -        -       -         -           11        
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE_RNO     ORCALUT4     A        In      0.000     1.236 r     -         
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE_RNO     ORCALUT4     Z        Out     0.617     1.853 f     -         
N_113_i                                                   Net          -        -       -         -           1         
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE         FD1S3DX      D        In      0.000     1.853 f     -         
========================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 217MB peak: 275MB)


Finished timing report (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 217MB peak: 275MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 285 of 54912 (1%)
Latch bits:      4
PIC Latch:       0
I/O cells:       63
Block Rams : 26 of 240 (10%)


Details:
BB:             16
CCU2D:          272
DP8KC:          26
FD1P3AX:        23
FD1P3BX:        23
FD1P3DX:        147
FD1P3IX:        8
FD1S1AY:        4
FD1S3AX:        7
FD1S3BX:        3
FD1S3DX:        28
FD1S3IX:        39
FD1S3JX:        2
GSR:            1
IB:             14
IFS1P3DX:       5
INV:            3
L6MUX21:        24
MUX41:          16
OB:             33
ORCALUT4:       1298
PFUMX:          108
PUR:            1
VHI:            28
VLO:            28
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 78MB peak: 275MB)

Process took 0h:00m:29s realtime, 0h:00m:29s cputime
# Sat Dec  2 19:28:09 2023

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
