# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-16.10"
module \arrays01
  attribute \src "dut.sv:1.17-1.22"
  wire input 1 \clock
  attribute \src "dut.sv:1.24-1.26"
  wire input 2 \we
  attribute \src "dut.sv:1.28-1.32"
  wire width 4 input 3 \addr
  attribute \src "dut.sv:1.34-1.41"
  wire width 4 input 4 \wr_data
  attribute \src "dut.sv:1.43-1.50"
  wire width 4 output 5 \rd_data
  wire width 4 $memwr$\memory$addr$2
  wire width 4 $memwr$\memory$data$3
  wire $memwr$\memory$en$4
  wire width 4 \memrd_memory_DATA
  attribute \src "dut.sv:8.11-8.17"
  memory width 4 size 16 \memory
  attribute \src "dut.sv:13.20-13.24"
  cell $memrd \memrd_memory
    parameter \MEMID "\\memory"
    parameter \ABITS 4
    parameter \WIDTH 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \addr
    connect \DATA \memrd_memory_DATA
  end
  attribute \src "dut.sv:10.1-14.4"
  attribute \always_ff 1
  process $proc$dut.sv:10$1
    assign $memwr$\memory$en$4 1'0
    assign \rd_data \memrd_memory_DATA
    attribute \src "dut.sv:11.2-12.27"
    switch \we
    attribute \src "dut.sv:11.2-12.27"
      case 1'1
        assign $memwr$\memory$addr$2 \addr
        assign $memwr$\memory$data$3 \wr_data
        assign $memwr$\memory$en$4 1'1
    attribute \src "dut.sv:11.2-12.27"
      case 
    end
    sync posedge \clock
      memwr \memory $memwr$\memory$addr$2 $memwr$\memory$data$3 { $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 } 0'x
  end
end
