/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [8:0] _02_;
  wire [23:0] _03_;
  reg [19:0] _04_;
  reg [4:0] _05_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [28:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [25:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire [19:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire [18:0] celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_26z[1] ? celloutsig_0_32z : celloutsig_0_21z[1];
  assign celloutsig_0_65z = celloutsig_0_13z ? celloutsig_0_13z : _00_;
  assign celloutsig_0_7z = in_data[71] ? celloutsig_0_2z : in_data[44];
  assign celloutsig_0_13z = celloutsig_0_5z[3] ? celloutsig_0_7z : celloutsig_0_1z[4];
  assign celloutsig_0_11z = celloutsig_0_3z[5] ? celloutsig_0_0z : celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_3z[17] ? celloutsig_0_9z[2] : celloutsig_0_13z;
  assign celloutsig_0_28z = celloutsig_0_21z[2] ? celloutsig_0_7z : celloutsig_0_17z[5];
  assign celloutsig_0_0z = ~(in_data[23] ^ in_data[20]);
  assign celloutsig_0_32z = ~(celloutsig_0_4z[2] ^ in_data[36]);
  assign celloutsig_0_44z = ~(celloutsig_0_20z ^ celloutsig_0_12z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z ^ celloutsig_0_3z[9]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[5] ^ celloutsig_1_8z[5]);
  assign celloutsig_0_14z = ~(celloutsig_0_0z ^ celloutsig_0_9z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_14z ^ celloutsig_0_15z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_19z ^ celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[4] ^ celloutsig_0_1z[2]);
  assign celloutsig_0_23z = ~(in_data[77] ^ celloutsig_0_19z);
  assign celloutsig_0_3z = in_data[54:35] + { in_data[60:45], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_17z + { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_37z = { in_data[20:15], celloutsig_0_19z } + celloutsig_0_17z[10:4];
  assign celloutsig_0_40z = { celloutsig_0_35z[4:0], celloutsig_0_15z, celloutsig_0_34z } + { in_data[24:14], celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_28z };
  assign celloutsig_0_45z = { celloutsig_0_18z[28:25], celloutsig_0_44z, celloutsig_0_15z } + celloutsig_0_40z[12:0];
  assign celloutsig_0_64z = celloutsig_0_3z[6:2] + celloutsig_0_47z[12:8];
  assign celloutsig_1_8z = { celloutsig_1_7z[10], celloutsig_1_6z } + celloutsig_1_1z[6:0];
  assign celloutsig_1_19z = { celloutsig_1_3z[5:3], celloutsig_1_0z, celloutsig_1_11z } + celloutsig_1_5z[6:0];
  assign celloutsig_0_1z = { in_data[25:22], celloutsig_0_0z } + { in_data[8:5], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_18z[1], celloutsig_0_9z } + celloutsig_0_15z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_22z[7:3], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z } + { celloutsig_0_4z[7:5], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z };
  reg [23:0] _34_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _34_ <= 24'h000000;
    else _34_ <= { in_data[116:107], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _03_[23:21], _01_, _03_[17:0] } = _34_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 20'h00000;
    else _04_ <= { celloutsig_1_7z[10:0], celloutsig_1_11z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 5'h00;
    else _05_ <= { _04_[1:0], celloutsig_1_0z };
  reg [8:0] _37_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _37_ <= 9'h000;
    else _37_ <= { celloutsig_0_24z[21:14], celloutsig_0_23z };
  assign { _02_[8:3], _00_, _02_[1:0] } = _37_;
  assign celloutsig_1_3z = in_data[163:157] % { 1'h1, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { _01_[1:0], _03_[17:7] } % { 1'h1, celloutsig_1_3z[5:1], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_4z[5:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z } % { 1'h1, celloutsig_0_3z[12:6] };
  assign celloutsig_0_17z = { celloutsig_0_15z[2:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_15z[4:2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_15z } % { 1'h1, celloutsig_0_1z[2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[90:76] % { 1'h1, in_data[92:80], celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_16z[3:0] % { 1'h1, celloutsig_0_15z[3:1] };
  assign celloutsig_0_4z = celloutsig_0_3z[11:3] >> in_data[72:64];
  assign celloutsig_0_47z = { celloutsig_0_40z[13:8], celloutsig_0_45z } >> { celloutsig_0_24z[9:4], celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_7z };
  assign celloutsig_0_5z = celloutsig_0_3z[12:8] >> celloutsig_0_3z[14:10];
  assign celloutsig_1_0z = in_data[141:139] >> in_data[152:150];
  assign celloutsig_1_1z = in_data[121:114] >> { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:2] >> celloutsig_1_0z;
  assign celloutsig_1_6z = { celloutsig_1_5z[6:4], celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = _03_[13:2] >> in_data[113:102];
  assign celloutsig_1_18z = _05_[4:1] >> celloutsig_1_6z[5:2];
  assign celloutsig_0_9z = in_data[30:28] >> celloutsig_0_4z[6:4];
  assign celloutsig_0_10z = celloutsig_0_4z[2:0] >> celloutsig_0_4z[5:3];
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_15z[6:1], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_4z[6:0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_18z[12:8], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_9z };
  assign _02_[2] = _00_;
  assign _03_[20:18] = _01_;
  assign { out_data[131:128], out_data[102:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
