verilog xil_defaultlib --include "../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_processing_system7_0_1" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_CTRL_s_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_mul_mul_16s_16bkb.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v" \
"../../../bd/system/ip/system_fc_0_0/sim/system_fc_0_0.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_CTRL_s_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mul_mul_16fYi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_32_16_eOg.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_164_16bkb.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_input.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v" \
"../../../../ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v" \
"../../../bd/system/ip/system_conv1d_0_0/sim/system_conv1d_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_xbar_2/sim/system_xbar_2.v" \
"../../../bd/system/ip/system_auto_us_2/sim/system_auto_us_2.v" \
"../../../bd/system/ip/system_auto_us_3/sim/system_auto_us_3.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_xbar_3/sim/system_xbar_3.v" \
"../../../bd/system/ip/system_auto_us_4/sim/system_auto_us_4.v" \
"../../../bd/system/ip/system_auto_us_5/sim/system_auto_us_5.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../bd/system/ip/system_xbar_4/sim/system_xbar_4.v" \
"../../../bd/system/ip/system_auto_us_6/sim/system_auto_us_6.v" \
"../../../bd/system/ip/system_auto_us_7/sim/system_auto_us_7.v" \
"../../../bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
