

Implementation tool: Xilinx Vivado v.2018.2
Project:             HW2_HLS
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Wed May 26 04:01:45 +0900 2021

#=== Post-Implementation Resource usage ===
SLICE:          133
LUT:            222
FF:             570
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.160
CP achieved post-implementation:    5.960
Timing met
