DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I0"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "2083"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 5929,0
)
(Instance
name "I1"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
mwi 0
uid 6653,0
)
(Instance
name "I3"
duLibraryName "SPI"
duName "spiFifo_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 7699,0
)
(Instance
name "I4"
duLibraryName "Poetic"
duName "DAC"
elements [
]
mwi 0
uid 8039,0
)
(Instance
name "I8"
duLibraryName "Poetic"
duName "regulator"
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 9122,0
)
(Instance
name "I22"
duLibraryName "Poetic"
duName "uartController"
elements [
]
mwi 0
uid 11654,0
)
(Instance
name "I23"
duLibraryName "Poetic"
duName "serialAsciiDecoder"
elements [
]
mwi 0
uid 11705,0
)
(Instance
name "I24"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12246,0
)
(Instance
name "I25"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12292,0
)
(Instance
name "I26"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12341,0
)
(Instance
name "I27"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12390,0
)
(Instance
name "I28"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12439,0
)
(Instance
name "I29"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12488,0
)
(Instance
name "I30"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12537,0
)
(Instance
name "I31"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12586,0
)
(Instance
name "I32"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12635,0
)
(Instance
name "I33"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12819,0
)
(Instance
name "I34"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12856,0
)
(Instance
name "I35"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12893,0
)
(Instance
name "I36"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12930,0
)
(Instance
name "I37"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 12967,0
)
(Instance
name "I38"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 13004,0
)
(Instance
name "I39"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 13041,0
)
(Instance
name "I40"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 13210,0
)
(Instance
name "I41"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 13247,0
)
(Instance
name "I42"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 13284,0
)
(Instance
name "I43"
duLibraryName "Modulation"
duName "pwmModulator"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
]
mwi 0
uid 13789,0
)
(Instance
name "I5"
duLibraryName "Poetic"
duName "threePhaseGenerator"
elements [
]
mwi 0
uid 13843,0
)
(Instance
name "I2"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 14139,0
)
(Instance
name "I6"
duLibraryName "Poetic"
duName "motorController"
elements [
]
mwi 0
uid 14351,0
)
(Instance
name "I7"
duLibraryName "Poetic"
duName "motorController"
elements [
]
mwi 0
uid 14416,0
)
(Instance
name "I9"
duLibraryName "Poetic"
duName "motorController"
elements [
]
mwi 0
uid 14477,0
)
(Instance
name "I11"
duLibraryName "Poetic"
duName "DAC"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dataBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 14998,0
)
(Instance
name "I13"
duLibraryName "SPI"
duName "spiFifo_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "fifoDepth"
type "positive"
value "8"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 15096,0
)
(Instance
name "I12"
duLibraryName "Poetic"
duName "Converter"
elements [
]
mwi 0
uid 15549,0
)
(Instance
name "I14"
duLibraryName "Poetic"
duName "BLDCController"
elements [
]
mwi 0
uid 16822,0
)
(Instance
name "I15"
duLibraryName "Poetic"
duName "BLDCSpeedController"
elements [
]
mwi 0
uid 17371,0
)
(Instance
name "I10"
duLibraryName "Poetic"
duName "SimplePoeticDcMotor"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
mwi 0
uid 17444,0
)
(Instance
name "I16"
duLibraryName "Poetic"
duName "SimplePoeticBLDC"
elements [
]
mwi 0
uid 18149,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "date"
value "27.07.2021"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jean.nanchen"
)
(vvPair
variable "graphical_source_date"
value "27.07.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30407"
)
(vvPair
variable "graphical_source_time"
value "14:10:58"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30407"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "poetic"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:10:58"
)
(vvPair
variable "unit"
value "poetic"
)
(vvPair
variable "user"
value "jean.nanchen"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "33000,30625,34500,31375"
)
(Line
uid 12,0
sl 0
ro 270
xt "34500,31000,35000,31000"
pts [
"34500,31000"
"35000,31000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "28200,30300,32000,31700"
st "clock"
ju 2
blo "32000,31500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,30000,9900,31000"
st "clock         : std_ulogic"
)
)
*3 (Grouping
uid 51,0
optionalChildren [
*4 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,74000,36000,75000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,74500,19200,74500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,70000,40000,71000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,70500,36200,70500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,72000,36000,73000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,72500,19200,72500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,72000,19000,73000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,72500,15200,72500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,71000,56000,75000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,71200,50300,72400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*9 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,70000,56000,71000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,70500,40200,70500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,70000,36000,72000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "20350,70400,30650,71600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,73000,19000,74000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,73500,15200,73500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,74000,19000,75000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,74500,15200,74500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,73000,36000,74000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,73500,19200,73500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "15000,70000,56000,75000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 2339,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 20,0
)
declText (MLText
uid 2340,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,31000,9900,32000"
st "reset         : std_ulogic"
)
)
*15 (PortIoIn
uid 2367,0
shape (CompositeShape
uid 2368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2369,0
sl 0
ro 270
xt "33000,32625,34500,33375"
)
(Line
uid 2370,0
sl 0
ro 270
xt "34500,33000,35000,33000"
pts [
"34500,33000"
"35000,33000"
]
)
]
)
tg (WTG
uid 2371,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2372,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27900,32350,32000,33750"
st "reset"
ju 2
blo "32000,33550"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 2983,0
shape (CompositeShape
uid 2984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2985,0
sl 0
ro 270
xt "122000,171625,123500,172375"
)
(Line
uid 2986,0
sl 0
ro 270
xt "123500,172000,124000,172000"
pts [
"123500,172000"
"124000,172000"
]
)
]
)
tg (WTG
uid 2987,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2988,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,171500,121000,172900"
st "ADC_CH3_SDO"
ju 2
blo "121000,172700"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 2995,0
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 28,0
)
declText (MLText
uid 2996,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,21000,12200,22000"
st "ADC_CH3_SDO   : std_ulogic"
)
)
*18 (PortIoIn
uid 2997,0
shape (CompositeShape
uid 2998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2999,0
sl 0
ro 270
xt "122000,199625,123500,200375"
)
(Line
uid 3000,0
sl 0
ro 270
xt "123500,200000,124000,200000"
pts [
"123500,200000"
"124000,200000"
]
)
]
)
tg (WTG
uid 3001,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3002,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,199500,121000,200900"
st "ADC_CH4_SDO"
ju 2
blo "121000,200700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 3009,0
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 29,0
)
declText (MLText
uid 3010,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,22000,12200,23000"
st "ADC_CH4_SDO   : std_ulogic"
)
)
*20 (PortIoIn
uid 3011,0
shape (CompositeShape
uid 3012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3013,0
sl 0
ro 270
xt "122000,227625,123500,228375"
)
(Line
uid 3014,0
sl 0
ro 270
xt "123500,228000,124000,228000"
pts [
"123500,228000"
"124000,228000"
]
)
]
)
tg (WTG
uid 3015,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3016,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,227500,121000,228900"
st "ADC_CH5_SDO"
ju 2
blo "121000,228700"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 3023,0
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 30,0
)
declText (MLText
uid 3024,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,23000,12200,24000"
st "ADC_CH5_SDO   : std_ulogic"
)
)
*22 (PortIoIn
uid 3025,0
shape (CompositeShape
uid 3026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3027,0
sl 0
ro 270
xt "122000,256625,123500,257375"
)
(Line
uid 3028,0
sl 0
ro 270
xt "123500,257000,124000,257000"
pts [
"123500,257000"
"124000,257000"
]
)
]
)
tg (WTG
uid 3029,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3030,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,256500,121000,257900"
st "ADC_CH6_SDO"
ju 2
blo "121000,257700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 3037,0
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 31,0
)
declText (MLText
uid 3038,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,24000,12200,25000"
st "ADC_CH6_SDO   : std_ulogic"
)
)
*24 (PortIoIn
uid 3039,0
shape (CompositeShape
uid 3040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3041,0
sl 0
ro 270
xt "122000,284625,123500,285375"
)
(Line
uid 3042,0
sl 0
ro 270
xt "123500,285000,124000,285000"
pts [
"123500,285000"
"124000,285000"
]
)
]
)
tg (WTG
uid 3043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3044,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,284500,121000,285900"
st "ADC_CH7_SDO"
ju 2
blo "121000,285700"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 3051,0
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 32,0
)
declText (MLText
uid 3052,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,25000,12200,26000"
st "ADC_CH7_SDO   : std_ulogic"
)
)
*26 (PortIoIn
uid 3053,0
shape (CompositeShape
uid 3054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3055,0
sl 0
ro 270
xt "122000,311625,123500,312375"
)
(Line
uid 3056,0
sl 0
ro 270
xt "123500,312000,124000,312000"
pts [
"123500,312000"
"124000,312000"
]
)
]
)
tg (WTG
uid 3057,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3058,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,311500,121000,312900"
st "ADC_CH8_SDO"
ju 2
blo "121000,312700"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 3065,0
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 33,0
)
declText (MLText
uid 3066,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,26000,12200,27000"
st "ADC_CH8_SDO   : std_ulogic"
)
)
*28 (PortIoIn
uid 3067,0
shape (CompositeShape
uid 3068,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3069,0
sl 0
ro 270
xt "122000,338625,123500,339375"
)
(Line
uid 3070,0
sl 0
ro 270
xt "123500,339000,124000,339000"
pts [
"123500,339000"
"124000,339000"
]
)
]
)
tg (WTG
uid 3071,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3072,0
va (VaSet
font "Verdana,12,0"
)
xt "109900,338500,121000,339900"
st "ADC_CH9_SDO"
ju 2
blo "121000,339700"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 3079,0
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 34,0
)
declText (MLText
uid 3080,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,27000,12200,28000"
st "ADC_CH9_SDO   : std_ulogic"
)
)
*30 (PortIoIn
uid 3081,0
shape (CompositeShape
uid 3082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3083,0
sl 0
ro 270
xt "179000,89625,180500,90375"
)
(Line
uid 3084,0
sl 0
ro 270
xt "180500,90000,181000,90000"
pts [
"180500,90000"
"181000,90000"
]
)
]
)
tg (WTG
uid 3085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3086,0
va (VaSet
font "Verdana,12,0"
)
xt "166100,88500,178000,89900"
st "ADC_CH10_SDO"
ju 2
blo "178000,89700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 3093,0
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 35,0
)
declText (MLText
uid 3094,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,9000,12400,10000"
st "ADC_CH10_SDO  : std_ulogic"
)
)
*32 (PortIoIn
uid 3095,0
shape (CompositeShape
uid 3096,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3097,0
sl 0
ro 270
xt "180000,116625,181500,117375"
)
(Line
uid 3098,0
sl 0
ro 270
xt "181500,117000,182000,117000"
pts [
"181500,117000"
"182000,117000"
]
)
]
)
tg (WTG
uid 3099,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3100,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,116500,179000,117900"
st "ADC_CH11_SDO"
ju 2
blo "179000,117700"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 3107,0
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 36,0
)
declText (MLText
uid 3108,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,10000,12400,11000"
st "ADC_CH11_SDO  : std_ulogic"
)
)
*34 (PortIoIn
uid 3109,0
shape (CompositeShape
uid 3110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3111,0
sl 0
ro 270
xt "180000,144625,181500,145375"
)
(Line
uid 3112,0
sl 0
ro 270
xt "181500,145000,182000,145000"
pts [
"181500,145000"
"182000,145000"
]
)
]
)
tg (WTG
uid 3113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3114,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,144500,179000,145900"
st "ADC_CH12_SDO"
ju 2
blo "179000,145700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 3121,0
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 37,0
)
declText (MLText
uid 3122,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,11000,12400,12000"
st "ADC_CH12_SDO  : std_ulogic"
)
)
*36 (PortIoIn
uid 3123,0
shape (CompositeShape
uid 3124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3125,0
sl 0
ro 270
xt "180000,171625,181500,172375"
)
(Line
uid 3126,0
sl 0
ro 270
xt "181500,172000,182000,172000"
pts [
"181500,172000"
"182000,172000"
]
)
]
)
tg (WTG
uid 3127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3128,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,171500,179000,172900"
st "ADC_CH13_SDO"
ju 2
blo "179000,172700"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 3135,0
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 38,0
)
declText (MLText
uid 3136,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,12000,12400,13000"
st "ADC_CH13_SDO  : std_ulogic"
)
)
*38 (PortIoIn
uid 3137,0
shape (CompositeShape
uid 3138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3139,0
sl 0
ro 270
xt "180000,199625,181500,200375"
)
(Line
uid 3140,0
sl 0
ro 270
xt "181500,200000,182000,200000"
pts [
"181500,200000"
"182000,200000"
]
)
]
)
tg (WTG
uid 3141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3142,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,199500,179000,200900"
st "ADC_CH14_SDO"
ju 2
blo "179000,200700"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 3149,0
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 39,0
)
declText (MLText
uid 3150,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13000,12400,14000"
st "ADC_CH14_SDO  : std_ulogic"
)
)
*40 (PortIoIn
uid 3151,0
shape (CompositeShape
uid 3152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3153,0
sl 0
ro 270
xt "180000,227625,181500,228375"
)
(Line
uid 3154,0
sl 0
ro 270
xt "181500,228000,182000,228000"
pts [
"181500,228000"
"182000,228000"
]
)
]
)
tg (WTG
uid 3155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3156,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,227500,179000,228900"
st "ADC_CH15_SDO"
ju 2
blo "179000,228700"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 3163,0
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 40,0
)
declText (MLText
uid 3164,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,14000,12400,15000"
st "ADC_CH15_SDO  : std_ulogic"
)
)
*42 (PortIoIn
uid 3165,0
shape (CompositeShape
uid 3166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3167,0
sl 0
ro 270
xt "180000,256625,181500,257375"
)
(Line
uid 3168,0
sl 0
ro 270
xt "181500,257000,182000,257000"
pts [
"181500,257000"
"182000,257000"
]
)
]
)
tg (WTG
uid 3169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3170,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,256500,179000,257900"
st "ADC_CH16_SDO"
ju 2
blo "179000,257700"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 3177,0
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 41,0
)
declText (MLText
uid 3178,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,15000,12400,16000"
st "ADC_CH16_SDO  : std_ulogic"
)
)
*44 (PortIoIn
uid 3179,0
shape (CompositeShape
uid 3180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3181,0
sl 0
ro 270
xt "180000,284625,181500,285375"
)
(Line
uid 3182,0
sl 0
ro 270
xt "181500,285000,182000,285000"
pts [
"181500,285000"
"182000,285000"
]
)
]
)
tg (WTG
uid 3183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3184,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,284500,179000,285900"
st "ADC_CH17_SDO"
ju 2
blo "179000,285700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 3191,0
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 42,0
)
declText (MLText
uid 3192,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,16000,12400,17000"
st "ADC_CH17_SDO  : std_ulogic"
)
)
*46 (PortIoIn
uid 3193,0
shape (CompositeShape
uid 3194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3195,0
sl 0
ro 270
xt "180000,311625,181500,312375"
)
(Line
uid 3196,0
sl 0
ro 270
xt "181500,312000,182000,312000"
pts [
"181500,312000"
"182000,312000"
]
)
]
)
tg (WTG
uid 3197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3198,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,311500,179000,312900"
st "ADC_CH18_SDO"
ju 2
blo "179000,312700"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 3205,0
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 43,0
)
declText (MLText
uid 3206,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,17000,12400,18000"
st "ADC_CH18_SDO  : std_ulogic"
)
)
*48 (PortIoIn
uid 3207,0
shape (CompositeShape
uid 3208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3209,0
sl 0
ro 270
xt "180000,338625,181500,339375"
)
(Line
uid 3210,0
sl 0
ro 270
xt "181500,339000,182000,339000"
pts [
"181500,339000"
"182000,339000"
]
)
]
)
tg (WTG
uid 3211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3212,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,338500,179000,339900"
st "ADC_CH19_SDO"
ju 2
blo "179000,339700"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 3219,0
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 44,0
)
declText (MLText
uid 3220,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,18000,12400,19000"
st "ADC_CH19_SDO  : std_ulogic"
)
)
*50 (Net
uid 3275,0
lang 11
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 48,0
)
declText (MLText
uid 3276,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,45000,11900,46000"
st "ADC_CH3_CS    : std_ulogic"
)
)
*51 (Net
uid 3289,0
lang 11
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 49,0
)
declText (MLText
uid 3290,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,46000,11900,47000"
st "ADC_CH4_CS    : std_ulogic"
)
)
*52 (Net
uid 3303,0
lang 11
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 50,0
)
declText (MLText
uid 3304,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,47000,11900,48000"
st "ADC_CH5_CS    : std_ulogic"
)
)
*53 (Net
uid 3317,0
lang 11
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 51,0
)
declText (MLText
uid 3318,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,48000,11900,49000"
st "ADC_CH6_CS    : std_ulogic"
)
)
*54 (Net
uid 3331,0
lang 11
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 52,0
)
declText (MLText
uid 3332,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,49000,11900,50000"
st "ADC_CH7_CS    : std_ulogic"
)
)
*55 (Net
uid 3345,0
lang 11
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 53,0
)
declText (MLText
uid 3346,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,50000,11900,51000"
st "ADC_CH8_CS    : std_ulogic"
)
)
*56 (Net
uid 3359,0
lang 11
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 54,0
)
declText (MLText
uid 3360,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,51000,11900,52000"
st "ADC_CH9_CS    : std_ulogic"
)
)
*57 (Net
uid 3373,0
lang 11
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 55,0
)
declText (MLText
uid 3374,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,33000,12100,34000"
st "ADC_CH10_CS   : std_ulogic"
)
)
*58 (Net
uid 3387,0
lang 11
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 56,0
)
declText (MLText
uid 3388,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,34000,12100,35000"
st "ADC_CH11_CS   : std_ulogic"
)
)
*59 (Net
uid 3401,0
lang 11
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 57,0
)
declText (MLText
uid 3402,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,35000,12100,36000"
st "ADC_CH12_CS   : std_ulogic"
)
)
*60 (Net
uid 3415,0
lang 11
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 58,0
)
declText (MLText
uid 3416,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,36000,12100,37000"
st "ADC_CH13_CS   : std_ulogic"
)
)
*61 (Net
uid 3429,0
lang 11
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 59,0
)
declText (MLText
uid 3430,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,37000,12100,38000"
st "ADC_CH14_CS   : std_ulogic"
)
)
*62 (Net
uid 3443,0
lang 11
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 60,0
)
declText (MLText
uid 3444,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,38000,12100,39000"
st "ADC_CH15_CS   : std_ulogic"
)
)
*63 (Net
uid 3457,0
lang 11
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 61,0
)
declText (MLText
uid 3458,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,39000,12100,40000"
st "ADC_CH16_CS   : std_ulogic"
)
)
*64 (Net
uid 3471,0
lang 11
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 62,0
)
declText (MLText
uid 3472,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,40000,12100,41000"
st "ADC_CH17_CS   : std_ulogic"
)
)
*65 (Net
uid 3485,0
lang 11
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 63,0
)
declText (MLText
uid 3486,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,41000,12100,42000"
st "ADC_CH18_CS   : std_ulogic"
)
)
*66 (Net
uid 3499,0
lang 11
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 64,0
)
declText (MLText
uid 3500,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,42000,12100,43000"
st "ADC_CH19_CS   : std_ulogic"
)
)
*67 (PortIoOut
uid 3775,0
shape (CompositeShape
uid 3776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3777,0
sl 0
ro 90
xt "122000,313625,123500,314375"
)
(Line
uid 3778,0
sl 0
ro 90
xt "123500,314000,124000,314000"
pts [
"124000,314000"
"123500,314000"
]
)
]
)
tg (WTG
uid 3779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3780,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,313300,121000,314700"
st "ADC_CH8_CS"
ju 2
blo "121000,314500"
tm "WireNameMgr"
)
)
)
*68 (PortIoOut
uid 3781,0
shape (CompositeShape
uid 3782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3783,0
sl 0
ro 90
xt "179000,91625,180500,92375"
)
(Line
uid 3784,0
sl 0
ro 90
xt "180500,92000,181000,92000"
pts [
"181000,92000"
"180500,92000"
]
)
]
)
tg (WTG
uid 3785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3786,0
va (VaSet
font "Verdana,12,0"
)
xt "167100,90300,178000,91700"
st "ADC_CH10_CS"
ju 2
blo "178000,91500"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 3787,0
shape (CompositeShape
uid 3788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3789,0
sl 0
ro 90
xt "122000,340625,123500,341375"
)
(Line
uid 3790,0
sl 0
ro 90
xt "123500,341000,124000,341000"
pts [
"124000,341000"
"123500,341000"
]
)
]
)
tg (WTG
uid 3791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3792,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,340300,121000,341700"
st "ADC_CH9_CS"
ju 2
blo "121000,341500"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 3793,0
shape (CompositeShape
uid 3794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3795,0
sl 0
ro 90
xt "180000,118625,181500,119375"
)
(Line
uid 3796,0
sl 0
ro 90
xt "181500,119000,182000,119000"
pts [
"182000,119000"
"181500,119000"
]
)
]
)
tg (WTG
uid 3797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3798,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,118300,179000,119700"
st "ADC_CH11_CS"
ju 2
blo "179000,119500"
tm "WireNameMgr"
)
)
)
*71 (PortIoOut
uid 3799,0
shape (CompositeShape
uid 3800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3801,0
sl 0
ro 90
xt "180000,146625,181500,147375"
)
(Line
uid 3802,0
sl 0
ro 90
xt "181500,147000,182000,147000"
pts [
"182000,147000"
"181500,147000"
]
)
]
)
tg (WTG
uid 3803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3804,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,146300,179000,147700"
st "ADC_CH12_CS"
ju 2
blo "179000,147500"
tm "WireNameMgr"
)
)
)
*72 (PortIoOut
uid 3805,0
shape (CompositeShape
uid 3806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3807,0
sl 0
ro 90
xt "180000,313625,181500,314375"
)
(Line
uid 3808,0
sl 0
ro 90
xt "181500,314000,182000,314000"
pts [
"182000,314000"
"181500,314000"
]
)
]
)
tg (WTG
uid 3809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3810,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,313300,179000,314700"
st "ADC_CH18_CS"
ju 2
blo "179000,314500"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 3811,0
shape (CompositeShape
uid 3812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3813,0
sl 0
ro 90
xt "122000,286625,123500,287375"
)
(Line
uid 3814,0
sl 0
ro 90
xt "123500,287000,124000,287000"
pts [
"124000,287000"
"123500,287000"
]
)
]
)
tg (WTG
uid 3815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3816,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,286300,121000,287700"
st "ADC_CH7_CS"
ju 2
blo "121000,287500"
tm "WireNameMgr"
)
)
)
*74 (PortIoOut
uid 3817,0
shape (CompositeShape
uid 3818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3819,0
sl 0
ro 90
xt "122000,258625,123500,259375"
)
(Line
uid 3820,0
sl 0
ro 90
xt "123500,259000,124000,259000"
pts [
"124000,259000"
"123500,259000"
]
)
]
)
tg (WTG
uid 3821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3822,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,258300,121000,259700"
st "ADC_CH6_CS"
ju 2
blo "121000,259500"
tm "WireNameMgr"
)
)
)
*75 (PortIoOut
uid 3829,0
shape (CompositeShape
uid 3830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3831,0
sl 0
ro 90
xt "180000,173625,181500,174375"
)
(Line
uid 3832,0
sl 0
ro 90
xt "181500,174000,182000,174000"
pts [
"182000,174000"
"181500,174000"
]
)
]
)
tg (WTG
uid 3833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3834,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,173300,179000,174700"
st "ADC_CH13_CS"
ju 2
blo "179000,174500"
tm "WireNameMgr"
)
)
)
*76 (PortIoOut
uid 3835,0
shape (CompositeShape
uid 3836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3837,0
sl 0
ro 90
xt "180000,201625,181500,202375"
)
(Line
uid 3838,0
sl 0
ro 90
xt "181500,202000,182000,202000"
pts [
"182000,202000"
"181500,202000"
]
)
]
)
tg (WTG
uid 3839,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3840,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,201300,179000,202700"
st "ADC_CH14_CS"
ju 2
blo "179000,202500"
tm "WireNameMgr"
)
)
)
*77 (PortIoOut
uid 3841,0
shape (CompositeShape
uid 3842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3843,0
sl 0
ro 90
xt "180000,258625,181500,259375"
)
(Line
uid 3844,0
sl 0
ro 90
xt "181500,259000,182000,259000"
pts [
"182000,259000"
"181500,259000"
]
)
]
)
tg (WTG
uid 3845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3846,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,258300,179000,259700"
st "ADC_CH16_CS"
ju 2
blo "179000,259500"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 3847,0
shape (CompositeShape
uid 3848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3849,0
sl 0
ro 90
xt "180000,286625,181500,287375"
)
(Line
uid 3850,0
sl 0
ro 90
xt "181500,287000,182000,287000"
pts [
"182000,287000"
"181500,287000"
]
)
]
)
tg (WTG
uid 3851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3852,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,286300,179000,287700"
st "ADC_CH17_CS"
ju 2
blo "179000,287500"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 3853,0
shape (CompositeShape
uid 3854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3855,0
sl 0
ro 90
xt "180000,340625,181500,341375"
)
(Line
uid 3856,0
sl 0
ro 90
xt "181500,341000,182000,341000"
pts [
"182000,341000"
"181500,341000"
]
)
]
)
tg (WTG
uid 3857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3858,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,340300,179000,341700"
st "ADC_CH19_CS"
ju 2
blo "179000,341500"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 3859,0
shape (CompositeShape
uid 3860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3861,0
sl 0
ro 90
xt "122000,229625,123500,230375"
)
(Line
uid 3862,0
sl 0
ro 90
xt "123500,230000,124000,230000"
pts [
"124000,230000"
"123500,230000"
]
)
]
)
tg (WTG
uid 3863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3864,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,229300,121000,230700"
st "ADC_CH5_CS"
ju 2
blo "121000,230500"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 3865,0
shape (CompositeShape
uid 3866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3867,0
sl 0
ro 90
xt "180000,229625,181500,230375"
)
(Line
uid 3868,0
sl 0
ro 90
xt "181500,230000,182000,230000"
pts [
"182000,230000"
"181500,230000"
]
)
]
)
tg (WTG
uid 3869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3870,0
va (VaSet
font "Verdana,12,0"
)
xt "168100,229300,179000,230700"
st "ADC_CH15_CS"
ju 2
blo "179000,230500"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 3877,0
shape (CompositeShape
uid 3878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3879,0
sl 0
ro 90
xt "122000,201625,123500,202375"
)
(Line
uid 3880,0
sl 0
ro 90
xt "123500,202000,124000,202000"
pts [
"124000,202000"
"123500,202000"
]
)
]
)
tg (WTG
uid 3881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3882,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,201300,121000,202700"
st "ADC_CH4_CS"
ju 2
blo "121000,202500"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 3883,0
shape (CompositeShape
uid 3884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3885,0
sl 0
ro 90
xt "122000,173625,123500,174375"
)
(Line
uid 3886,0
sl 0
ro 90
xt "123500,174000,124000,174000"
pts [
"124000,174000"
"123500,174000"
]
)
]
)
tg (WTG
uid 3887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3888,0
va (VaSet
font "Verdana,12,0"
)
xt "110900,173300,121000,174700"
st "ADC_CH3_CS"
ju 2
blo "121000,174500"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 4219,0
shape (CompositeShape
uid 4220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4221,0
sl 0
ro 270
xt "198500,62625,200000,63375"
)
(Line
uid 4222,0
sl 0
ro 270
xt "198000,63000,198500,63000"
pts [
"198000,63000"
"198500,63000"
]
)
]
)
tg (WTG
uid 4223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4224,0
va (VaSet
font "Verdana,12,0"
)
xt "201000,62500,208400,63900"
st "ADC_SCLK"
blo "201000,63700"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 4231,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 65,0
)
declText (MLText
uid 4232,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,52000,11300,53000"
st "ADC_SCLK      : std_ulogic"
)
)
*86 (PortIoOut
uid 4233,0
shape (CompositeShape
uid 4234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4235,0
sl 0
ro 270
xt "236500,119625,238000,120375"
)
(Line
uid 4236,0
sl 0
ro 270
xt "236000,120000,236500,120000"
pts [
"236000,120000"
"236500,120000"
]
)
]
)
tg (WTG
uid 4237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4238,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,119500,246900,120900"
st "BP_PWM1A"
blo "239000,120700"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 4245,0
lang 11
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 66,0
)
declText (MLText
uid 4246,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,59000,11500,60000"
st "BP_PWM1A      : std_ulogic"
)
)
*88 (PortIoOut
uid 4247,0
shape (CompositeShape
uid 4248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4249,0
sl 0
ro 270
xt "236500,121625,238000,122375"
)
(Line
uid 4250,0
sl 0
ro 270
xt "236000,122000,236500,122000"
pts [
"236000,122000"
"236500,122000"
]
)
]
)
tg (WTG
uid 4251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4252,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,121500,246900,122900"
st "BP_PWM1B"
blo "239000,122700"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 4259,0
lang 11
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 67,0
)
declText (MLText
uid 4260,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,60000,11500,61000"
st "BP_PWM1B      : std_ulogic"
)
)
*90 (PortIoOut
uid 4261,0
shape (CompositeShape
uid 4262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4263,0
sl 0
ro 270
xt "236500,123625,238000,124375"
)
(Line
uid 4264,0
sl 0
ro 270
xt "236000,124000,236500,124000"
pts [
"236000,124000"
"236500,124000"
]
)
]
)
tg (WTG
uid 4265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4266,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,123500,246900,124900"
st "BP_PWM2A"
blo "239000,124700"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 4273,0
lang 11
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 68,0
)
declText (MLText
uid 4274,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,61000,11500,62000"
st "BP_PWM2A      : std_ulogic"
)
)
*92 (PortIoOut
uid 4275,0
shape (CompositeShape
uid 4276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4277,0
sl 0
ro 270
xt "236500,125625,238000,126375"
)
(Line
uid 4278,0
sl 0
ro 270
xt "236000,126000,236500,126000"
pts [
"236000,126000"
"236500,126000"
]
)
]
)
tg (WTG
uid 4279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4280,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,125500,246900,126900"
st "BP_PWM2B"
blo "239000,126700"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 4287,0
lang 11
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 69,0
)
declText (MLText
uid 4288,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,62000,11500,63000"
st "BP_PWM2B      : std_ulogic"
)
)
*94 (PortIoOut
uid 4289,0
shape (CompositeShape
uid 4290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4291,0
sl 0
ro 270
xt "236500,127625,238000,128375"
)
(Line
uid 4292,0
sl 0
ro 270
xt "236000,128000,236500,128000"
pts [
"236000,128000"
"236500,128000"
]
)
]
)
tg (WTG
uid 4293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4294,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,127500,246900,128900"
st "BP_PWM3A"
blo "239000,128700"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 4301,0
lang 11
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 70,0
)
declText (MLText
uid 4302,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,63000,11500,64000"
st "BP_PWM3A      : std_ulogic"
)
)
*96 (PortIoOut
uid 4303,0
shape (CompositeShape
uid 4304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4305,0
sl 0
ro 270
xt "236500,129625,238000,130375"
)
(Line
uid 4306,0
sl 0
ro 270
xt "236000,130000,236500,130000"
pts [
"236000,130000"
"236500,130000"
]
)
]
)
tg (WTG
uid 4307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4308,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,129500,246900,130900"
st "BP_PWM3B"
blo "239000,130700"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 4315,0
lang 11
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 71,0
)
declText (MLText
uid 4316,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,64000,11500,65000"
st "BP_PWM3B      : std_ulogic"
)
)
*98 (PortIoOut
uid 4317,0
shape (CompositeShape
uid 4318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4319,0
sl 0
ro 270
xt "236500,131625,238000,132375"
)
(Line
uid 4320,0
sl 0
ro 270
xt "236000,132000,236500,132000"
pts [
"236000,132000"
"236500,132000"
]
)
]
)
tg (WTG
uid 4321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4322,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,131500,246900,132900"
st "BP_PWM4A"
blo "239000,132700"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 4329,0
lang 11
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 72,0
)
declText (MLText
uid 4330,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,65000,11500,66000"
st "BP_PWM4A      : std_ulogic"
)
)
*100 (PortIoOut
uid 4331,0
shape (CompositeShape
uid 4332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4333,0
sl 0
ro 270
xt "236500,133625,238000,134375"
)
(Line
uid 4334,0
sl 0
ro 270
xt "236000,134000,236500,134000"
pts [
"236000,134000"
"236500,134000"
]
)
]
)
tg (WTG
uid 4335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4336,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,133500,246900,134900"
st "BP_PWM4B"
blo "239000,134700"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 4343,0
lang 11
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 73,0
)
declText (MLText
uid 4344,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,66000,11500,67000"
st "BP_PWM4B      : std_ulogic"
)
)
*102 (PortIoOut
uid 4345,0
shape (CompositeShape
uid 4346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4347,0
sl 0
ro 270
xt "236500,135625,238000,136375"
)
(Line
uid 4348,0
sl 0
ro 270
xt "236000,136000,236500,136000"
pts [
"236000,136000"
"236500,136000"
]
)
]
)
tg (WTG
uid 4349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4350,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,135500,246900,136900"
st "BP_PWM5A"
blo "239000,136700"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 4357,0
lang 11
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 74,0
)
declText (MLText
uid 4358,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,67000,11500,68000"
st "BP_PWM5A      : std_ulogic"
)
)
*104 (PortIoOut
uid 4359,0
shape (CompositeShape
uid 4360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4361,0
sl 0
ro 270
xt "236500,137625,238000,138375"
)
(Line
uid 4362,0
sl 0
ro 270
xt "236000,138000,236500,138000"
pts [
"236000,138000"
"236500,138000"
]
)
]
)
tg (WTG
uid 4363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4364,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,137500,246900,138900"
st "BP_PWM5B"
blo "239000,138700"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 4371,0
lang 11
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 75,0
)
declText (MLText
uid 4372,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,68000,11500,69000"
st "BP_PWM5B      : std_ulogic"
)
)
*106 (PortIoOut
uid 4373,0
shape (CompositeShape
uid 4374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4375,0
sl 0
ro 270
xt "236500,139625,238000,140375"
)
(Line
uid 4376,0
sl 0
ro 270
xt "236000,140000,236500,140000"
pts [
"236000,140000"
"236500,140000"
]
)
]
)
tg (WTG
uid 4377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4378,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,139500,246900,140900"
st "BP_PWM6A"
blo "239000,140700"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 4385,0
lang 11
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 76,0
)
declText (MLText
uid 4386,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,69000,11500,70000"
st "BP_PWM6A      : std_ulogic"
)
)
*108 (PortIoOut
uid 4387,0
shape (CompositeShape
uid 4388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4389,0
sl 0
ro 270
xt "236500,141625,238000,142375"
)
(Line
uid 4390,0
sl 0
ro 270
xt "236000,142000,236500,142000"
pts [
"236000,142000"
"236500,142000"
]
)
]
)
tg (WTG
uid 4391,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4392,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,141500,246900,142900"
st "BP_PWM6B"
blo "239000,142700"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 4399,0
lang 11
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 77,0
)
declText (MLText
uid 4400,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,70000,11500,71000"
st "BP_PWM6B      : std_ulogic"
)
)
*110 (PortIoOut
uid 4401,0
shape (CompositeShape
uid 4402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4403,0
sl 0
ro 270
xt "236500,143625,238000,144375"
)
(Line
uid 4404,0
sl 0
ro 270
xt "236000,144000,236500,144000"
pts [
"236000,144000"
"236500,144000"
]
)
]
)
tg (WTG
uid 4405,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4406,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,143500,246900,144900"
st "BP_PWM7A"
blo "239000,144700"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 4413,0
lang 11
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 78,0
)
declText (MLText
uid 4414,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,71000,11500,72000"
st "BP_PWM7A      : std_ulogic"
)
)
*112 (PortIoOut
uid 4415,0
shape (CompositeShape
uid 4416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4417,0
sl 0
ro 270
xt "236500,145625,238000,146375"
)
(Line
uid 4418,0
sl 0
ro 270
xt "236000,146000,236500,146000"
pts [
"236000,146000"
"236500,146000"
]
)
]
)
tg (WTG
uid 4419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4420,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,145500,246900,146900"
st "BP_PWM7B"
blo "239000,146700"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 4427,0
lang 11
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 79,0
)
declText (MLText
uid 4428,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,72000,11500,73000"
st "BP_PWM7B      : std_ulogic"
)
)
*114 (PortIoOut
uid 4429,0
shape (CompositeShape
uid 4430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4431,0
sl 0
ro 270
xt "236500,147625,238000,148375"
)
(Line
uid 4432,0
sl 0
ro 270
xt "236000,148000,236500,148000"
pts [
"236000,148000"
"236500,148000"
]
)
]
)
tg (WTG
uid 4433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4434,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,147500,246900,148900"
st "BP_PWM8A"
blo "239000,148700"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 4441,0
lang 11
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 80,0
)
declText (MLText
uid 4442,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,73000,11500,74000"
st "BP_PWM8A      : std_ulogic"
)
)
*116 (PortIoOut
uid 4443,0
shape (CompositeShape
uid 4444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4445,0
sl 0
ro 270
xt "236500,149625,238000,150375"
)
(Line
uid 4446,0
sl 0
ro 270
xt "236000,150000,236500,150000"
pts [
"236000,150000"
"236500,150000"
]
)
]
)
tg (WTG
uid 4447,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4448,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,149500,246900,150900"
st "BP_PWM8B"
blo "239000,150700"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 4455,0
lang 11
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 81,0
)
declText (MLText
uid 4456,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,74000,11500,75000"
st "BP_PWM8B      : std_ulogic"
)
)
*118 (PortIoOut
uid 4457,0
shape (CompositeShape
uid 4458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4459,0
sl 0
ro 270
xt "236500,151625,238000,152375"
)
(Line
uid 4460,0
sl 0
ro 270
xt "236000,152000,236500,152000"
pts [
"236000,152000"
"236500,152000"
]
)
]
)
tg (WTG
uid 4461,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4462,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,151500,246900,152900"
st "BP_PWM9A"
blo "239000,152700"
tm "WireNameMgr"
)
)
)
*119 (Net
uid 4469,0
lang 11
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 82,0
)
declText (MLText
uid 4470,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,75000,11500,76000"
st "BP_PWM9A      : std_ulogic"
)
)
*120 (PortIoOut
uid 4471,0
shape (CompositeShape
uid 4472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4473,0
sl 0
ro 270
xt "236500,153625,238000,154375"
)
(Line
uid 4474,0
sl 0
ro 270
xt "236000,154000,236500,154000"
pts [
"236000,154000"
"236500,154000"
]
)
]
)
tg (WTG
uid 4475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4476,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,153500,246900,154900"
st "BP_PWM9B"
blo "239000,154700"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 4483,0
lang 11
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 83,0
)
declText (MLText
uid 4484,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,76000,11500,77000"
st "BP_PWM9B      : std_ulogic"
)
)
*122 (PortIoOut
uid 4485,0
shape (CompositeShape
uid 4486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4487,0
sl 0
ro 270
xt "236500,155625,238000,156375"
)
(Line
uid 4488,0
sl 0
ro 270
xt "236000,156000,236500,156000"
pts [
"236000,156000"
"236500,156000"
]
)
]
)
tg (WTG
uid 4489,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4490,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,155500,247700,156900"
st "BP_PWM10A"
blo "239000,156700"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 4497,0
lang 11
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 84,0
)
declText (MLText
uid 4498,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,53000,11700,54000"
st "BP_PWM10A     : std_ulogic"
)
)
*124 (PortIoOut
uid 4499,0
shape (CompositeShape
uid 4500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4501,0
sl 0
ro 270
xt "236500,157625,238000,158375"
)
(Line
uid 4502,0
sl 0
ro 270
xt "236000,158000,236500,158000"
pts [
"236000,158000"
"236500,158000"
]
)
]
)
tg (WTG
uid 4503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4504,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,157500,247700,158900"
st "BP_PWM10B"
blo "239000,158700"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 4511,0
lang 11
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 85,0
)
declText (MLText
uid 4512,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,54000,11700,55000"
st "BP_PWM10B     : std_ulogic"
)
)
*126 (PortIoOut
uid 4513,0
shape (CompositeShape
uid 4514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4515,0
sl 0
ro 270
xt "236500,159625,238000,160375"
)
(Line
uid 4516,0
sl 0
ro 270
xt "236000,160000,236500,160000"
pts [
"236000,160000"
"236500,160000"
]
)
]
)
tg (WTG
uid 4517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4518,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,159500,247700,160900"
st "BP_PWM11A"
blo "239000,160700"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 4525,0
lang 11
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 86,0
)
declText (MLText
uid 4526,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,55000,11700,56000"
st "BP_PWM11A     : std_ulogic"
)
)
*128 (PortIoOut
uid 4527,0
shape (CompositeShape
uid 4528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4529,0
sl 0
ro 270
xt "236500,161625,238000,162375"
)
(Line
uid 4530,0
sl 0
ro 270
xt "236000,162000,236500,162000"
pts [
"236000,162000"
"236500,162000"
]
)
]
)
tg (WTG
uid 4531,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4532,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,161500,247700,162900"
st "BP_PWM11B"
blo "239000,162700"
tm "WireNameMgr"
)
)
)
*129 (Net
uid 4539,0
lang 11
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 87,0
)
declText (MLText
uid 4540,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,56000,11700,57000"
st "BP_PWM11B     : std_ulogic"
)
)
*130 (PortIoOut
uid 4541,0
shape (CompositeShape
uid 4542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4543,0
sl 0
ro 270
xt "236500,163625,238000,164375"
)
(Line
uid 4544,0
sl 0
ro 270
xt "236000,164000,236500,164000"
pts [
"236000,164000"
"236500,164000"
]
)
]
)
tg (WTG
uid 4545,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4546,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,163500,247700,164900"
st "BP_PWM12A"
blo "239000,164700"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 4553,0
lang 11
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 88,0
)
declText (MLText
uid 4554,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,57000,11700,58000"
st "BP_PWM12A     : std_ulogic"
)
)
*132 (PortIoOut
uid 4555,0
shape (CompositeShape
uid 4556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4557,0
sl 0
ro 270
xt "236500,165625,238000,166375"
)
(Line
uid 4558,0
sl 0
ro 270
xt "236000,166000,236500,166000"
pts [
"236000,166000"
"236500,166000"
]
)
]
)
tg (WTG
uid 4559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4560,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,165500,247700,166900"
st "BP_PWM12B"
blo "239000,166700"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 4567,0
lang 11
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 89,0
)
declText (MLText
uid 4568,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,58000,11700,59000"
st "BP_PWM12B     : std_ulogic"
)
)
*134 (PortIoInOut
uid 4804,0
shape (CompositeShape
uid 4805,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4806,0
sl 0
xt "35500,184625,37000,185375"
)
(Line
uid 4807,0
sl 0
xt "35000,185000,35500,185000"
pts [
"35000,185000"
"35500,185000"
]
)
]
)
tg (WTG
uid 4808,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4809,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,184500,46000,185900"
st "BP_GPIO_0"
blo "38000,185700"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 4816,0
lang 11
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 76
suid 90,0
)
declText (MLText
uid 4817,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,83000,11200,84000"
st "BP_GPIO_0     : std_ulogic"
)
)
*136 (PortIoInOut
uid 4818,0
shape (CompositeShape
uid 4819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4820,0
sl 0
xt "35500,186625,37000,187375"
)
(Line
uid 4821,0
sl 0
xt "35000,187000,35500,187000"
pts [
"35000,187000"
"35500,187000"
]
)
]
)
tg (WTG
uid 4822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4823,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,186500,46000,187900"
st "BP_GPIO_1"
blo "38000,187700"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 4830,0
lang 11
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 77
suid 91,0
)
declText (MLText
uid 4831,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,84000,11200,85000"
st "BP_GPIO_1     : std_ulogic"
)
)
*138 (PortIoInOut
uid 4832,0
shape (CompositeShape
uid 4833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4834,0
sl 0
xt "35500,188625,37000,189375"
)
(Line
uid 4835,0
sl 0
xt "35000,189000,35500,189000"
pts [
"35000,189000"
"35500,189000"
]
)
]
)
tg (WTG
uid 4836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4837,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,188500,46000,189900"
st "BP_GPIO_2"
blo "38000,189700"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 4844,0
lang 11
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 87
suid 92,0
)
declText (MLText
uid 4845,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,94000,11200,95000"
st "BP_GPIO_2     : std_ulogic"
)
)
*140 (PortIoInOut
uid 4846,0
shape (CompositeShape
uid 4847,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4848,0
sl 0
xt "35500,190625,37000,191375"
)
(Line
uid 4849,0
sl 0
xt "35000,191000,35500,191000"
pts [
"35000,191000"
"35500,191000"
]
)
]
)
tg (WTG
uid 4850,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4851,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,190500,46000,191900"
st "BP_GPIO_3"
blo "38000,191700"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 4858,0
lang 11
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 97
suid 93,0
)
declText (MLText
uid 4859,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,104000,11200,105000"
st "BP_GPIO_3     : std_ulogic"
)
)
*142 (PortIoInOut
uid 4860,0
shape (CompositeShape
uid 4861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4862,0
sl 0
xt "35500,192625,37000,193375"
)
(Line
uid 4863,0
sl 0
xt "35000,193000,35500,193000"
pts [
"35000,193000"
"35500,193000"
]
)
]
)
tg (WTG
uid 4864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4865,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,192500,46000,193900"
st "BP_GPIO_4"
blo "38000,193700"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 4872,0
lang 11
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 105
suid 94,0
)
declText (MLText
uid 4873,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,112000,11200,113000"
st "BP_GPIO_4     : std_ulogic"
)
)
*144 (PortIoInOut
uid 4874,0
shape (CompositeShape
uid 4875,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4876,0
sl 0
xt "35500,194625,37000,195375"
)
(Line
uid 4877,0
sl 0
xt "35000,195000,35500,195000"
pts [
"35000,195000"
"35500,195000"
]
)
]
)
tg (WTG
uid 4878,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4879,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,194500,46000,195900"
st "BP_GPIO_5"
blo "38000,195700"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 4886,0
lang 11
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 106
suid 95,0
)
declText (MLText
uid 4887,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,113000,11200,114000"
st "BP_GPIO_5     : std_ulogic"
)
)
*146 (PortIoInOut
uid 4888,0
shape (CompositeShape
uid 4889,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4890,0
sl 0
xt "35500,196625,37000,197375"
)
(Line
uid 4891,0
sl 0
xt "35000,197000,35500,197000"
pts [
"35000,197000"
"35500,197000"
]
)
]
)
tg (WTG
uid 4892,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4893,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,196500,46000,197900"
st "BP_GPIO_6"
blo "38000,197700"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 4900,0
lang 11
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 107
suid 96,0
)
declText (MLText
uid 4901,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,114000,11200,115000"
st "BP_GPIO_6     : std_ulogic"
)
)
*148 (PortIoInOut
uid 4902,0
shape (CompositeShape
uid 4903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4904,0
sl 0
xt "35500,198625,37000,199375"
)
(Line
uid 4905,0
sl 0
xt "35000,199000,35500,199000"
pts [
"35000,199000"
"35500,199000"
]
)
]
)
tg (WTG
uid 4906,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4907,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,198500,46000,199900"
st "BP_GPIO_7"
blo "38000,199700"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 4914,0
lang 11
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 108
suid 97,0
)
declText (MLText
uid 4915,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,115000,11200,116000"
st "BP_GPIO_7     : std_ulogic"
)
)
*150 (PortIoInOut
uid 4916,0
shape (CompositeShape
uid 4917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4918,0
sl 0
xt "35500,200625,37000,201375"
)
(Line
uid 4919,0
sl 0
xt "35000,201000,35500,201000"
pts [
"35000,201000"
"35500,201000"
]
)
]
)
tg (WTG
uid 4920,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4921,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,200500,46000,201900"
st "BP_GPIO_8"
blo "38000,201700"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 4928,0
lang 11
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 109
suid 98,0
)
declText (MLText
uid 4929,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,116000,11200,117000"
st "BP_GPIO_8     : std_ulogic"
)
)
*152 (PortIoInOut
uid 4930,0
shape (CompositeShape
uid 4931,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4932,0
sl 0
xt "35500,202625,37000,203375"
)
(Line
uid 4933,0
sl 0
xt "35000,203000,35500,203000"
pts [
"35000,203000"
"35500,203000"
]
)
]
)
tg (WTG
uid 4934,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4935,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,202500,46000,203900"
st "BP_GPIO_9"
blo "38000,203700"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 4942,0
lang 11
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 110
suid 99,0
)
declText (MLText
uid 4943,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,117000,11200,118000"
st "BP_GPIO_9     : std_ulogic"
)
)
*154 (PortIoInOut
uid 4944,0
shape (CompositeShape
uid 4945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4946,0
sl 0
xt "35500,204625,37000,205375"
)
(Line
uid 4947,0
sl 0
xt "35000,205000,35500,205000"
pts [
"35000,205000"
"35500,205000"
]
)
]
)
tg (WTG
uid 4948,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4949,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,204500,47600,205900"
st "BP_GPIO_10"
blo "38000,205700"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 4956,0
lang 11
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 78
suid 100,0
)
declText (MLText
uid 4957,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,85000,11400,86000"
st "BP_GPIO_10    : std_ulogic"
)
)
*156 (PortIoInOut
uid 4958,0
shape (CompositeShape
uid 4959,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4960,0
sl 0
xt "35500,206625,37000,207375"
)
(Line
uid 4961,0
sl 0
xt "35000,207000,35500,207000"
pts [
"35000,207000"
"35500,207000"
]
)
]
)
tg (WTG
uid 4962,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4963,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,206500,47600,207900"
st "BP_GPIO_11"
blo "38000,207700"
tm "WireNameMgr"
)
)
)
*157 (Net
uid 4970,0
lang 11
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 79
suid 101,0
)
declText (MLText
uid 4971,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,86000,11400,87000"
st "BP_GPIO_11    : std_ulogic"
)
)
*158 (PortIoInOut
uid 4972,0
shape (CompositeShape
uid 4973,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4974,0
sl 0
xt "35500,208625,37000,209375"
)
(Line
uid 4975,0
sl 0
xt "35000,209000,35500,209000"
pts [
"35000,209000"
"35500,209000"
]
)
]
)
tg (WTG
uid 4976,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4977,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,208500,47600,209900"
st "BP_GPIO_13"
blo "38000,209700"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 4984,0
lang 11
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 80
suid 102,0
)
declText (MLText
uid 4985,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,87000,11400,88000"
st "BP_GPIO_13    : std_ulogic"
)
)
*160 (PortIoInOut
uid 4986,0
shape (CompositeShape
uid 4987,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4988,0
sl 0
xt "35500,210625,37000,211375"
)
(Line
uid 4989,0
sl 0
xt "35000,211000,35500,211000"
pts [
"35000,211000"
"35500,211000"
]
)
]
)
tg (WTG
uid 4990,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4991,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,210500,47600,211900"
st "BP_GPIO_14"
blo "38000,211700"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 4998,0
lang 11
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 81
suid 103,0
)
declText (MLText
uid 4999,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,88000,11400,89000"
st "BP_GPIO_14    : std_ulogic"
)
)
*162 (PortIoInOut
uid 5000,0
shape (CompositeShape
uid 5001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5002,0
sl 0
xt "35500,212625,37000,213375"
)
(Line
uid 5003,0
sl 0
xt "35000,213000,35500,213000"
pts [
"35000,213000"
"35500,213000"
]
)
]
)
tg (WTG
uid 5004,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5005,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,212500,47600,213900"
st "BP_GPIO_15"
blo "38000,213700"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 5012,0
lang 11
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 82
suid 104,0
)
declText (MLText
uid 5013,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,89000,11400,90000"
st "BP_GPIO_15    : std_ulogic"
)
)
*164 (PortIoInOut
uid 5014,0
shape (CompositeShape
uid 5015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5016,0
sl 0
xt "35500,214625,37000,215375"
)
(Line
uid 5017,0
sl 0
xt "35000,215000,35500,215000"
pts [
"35000,215000"
"35500,215000"
]
)
]
)
tg (WTG
uid 5018,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5019,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,214500,47600,215900"
st "BP_GPIO_16"
blo "38000,215700"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 5026,0
lang 11
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 83
suid 105,0
)
declText (MLText
uid 5027,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,90000,11400,91000"
st "BP_GPIO_16    : std_ulogic"
)
)
*166 (PortIoInOut
uid 5028,0
shape (CompositeShape
uid 5029,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5030,0
sl 0
xt "35500,216625,37000,217375"
)
(Line
uid 5031,0
sl 0
xt "35000,217000,35500,217000"
pts [
"35000,217000"
"35500,217000"
]
)
]
)
tg (WTG
uid 5032,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5033,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,216500,47600,217900"
st "BP_GPIO_17"
blo "38000,217700"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 5040,0
lang 11
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 84
suid 106,0
)
declText (MLText
uid 5041,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,91000,11400,92000"
st "BP_GPIO_17    : std_ulogic"
)
)
*168 (PortIoInOut
uid 5042,0
shape (CompositeShape
uid 5043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5044,0
sl 0
xt "35500,218625,37000,219375"
)
(Line
uid 5045,0
sl 0
xt "35000,219000,35500,219000"
pts [
"35000,219000"
"35500,219000"
]
)
]
)
tg (WTG
uid 5046,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5047,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,218500,47600,219900"
st "BP_GPIO_18"
blo "38000,219700"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 5054,0
lang 11
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 85
suid 107,0
)
declText (MLText
uid 5055,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,92000,11400,93000"
st "BP_GPIO_18    : std_ulogic"
)
)
*170 (PortIoInOut
uid 5056,0
shape (CompositeShape
uid 5057,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5058,0
sl 0
xt "35500,220625,37000,221375"
)
(Line
uid 5059,0
sl 0
xt "35000,221000,35500,221000"
pts [
"35000,221000"
"35500,221000"
]
)
]
)
tg (WTG
uid 5060,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5061,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,220500,47600,221900"
st "BP_GPIO_19"
blo "38000,221700"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 5068,0
lang 11
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 86
suid 108,0
)
declText (MLText
uid 5069,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,93000,11400,94000"
st "BP_GPIO_19    : std_ulogic"
)
)
*172 (PortIoInOut
uid 5070,0
shape (CompositeShape
uid 5071,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5072,0
sl 0
xt "35500,222625,37000,223375"
)
(Line
uid 5073,0
sl 0
xt "35000,223000,35500,223000"
pts [
"35000,223000"
"35500,223000"
]
)
]
)
tg (WTG
uid 5074,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5075,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,222500,47600,223900"
st "BP_GPIO_20"
blo "38000,223700"
tm "WireNameMgr"
)
)
)
*173 (Net
uid 5082,0
lang 11
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 88
suid 109,0
)
declText (MLText
uid 5083,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,95000,11400,96000"
st "BP_GPIO_20    : std_ulogic"
)
)
*174 (PortIoInOut
uid 5084,0
shape (CompositeShape
uid 5085,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5086,0
sl 0
xt "35500,224625,37000,225375"
)
(Line
uid 5087,0
sl 0
xt "35000,225000,35500,225000"
pts [
"35000,225000"
"35500,225000"
]
)
]
)
tg (WTG
uid 5088,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5089,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,224500,47600,225900"
st "BP_GPIO_21"
blo "38000,225700"
tm "WireNameMgr"
)
)
)
*175 (Net
uid 5096,0
lang 11
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 89
suid 110,0
)
declText (MLText
uid 5097,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,96000,11400,97000"
st "BP_GPIO_21    : std_ulogic"
)
)
*176 (PortIoInOut
uid 5098,0
shape (CompositeShape
uid 5099,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5100,0
sl 0
xt "35500,226625,37000,227375"
)
(Line
uid 5101,0
sl 0
xt "35000,227000,35500,227000"
pts [
"35000,227000"
"35500,227000"
]
)
]
)
tg (WTG
uid 5102,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5103,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,226500,47600,227900"
st "BP_GPIO_22"
blo "38000,227700"
tm "WireNameMgr"
)
)
)
*177 (Net
uid 5110,0
lang 11
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 90
suid 111,0
)
declText (MLText
uid 5111,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,97000,11400,98000"
st "BP_GPIO_22    : std_ulogic"
)
)
*178 (PortIoInOut
uid 5112,0
shape (CompositeShape
uid 5113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5114,0
sl 0
xt "35500,228625,37000,229375"
)
(Line
uid 5115,0
sl 0
xt "35000,229000,35500,229000"
pts [
"35000,229000"
"35500,229000"
]
)
]
)
tg (WTG
uid 5116,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5117,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,228500,47600,229900"
st "BP_GPIO_23"
blo "38000,229700"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 5124,0
lang 11
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 91
suid 112,0
)
declText (MLText
uid 5125,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,98000,11400,99000"
st "BP_GPIO_23    : std_ulogic"
)
)
*180 (PortIoInOut
uid 5126,0
shape (CompositeShape
uid 5127,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5128,0
sl 0
xt "35500,230625,37000,231375"
)
(Line
uid 5129,0
sl 0
xt "35000,231000,35500,231000"
pts [
"35000,231000"
"35500,231000"
]
)
]
)
tg (WTG
uid 5130,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5131,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,230500,47600,231900"
st "BP_GPIO_24"
blo "38000,231700"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 5138,0
lang 11
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 92
suid 113,0
)
declText (MLText
uid 5139,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,99000,11400,100000"
st "BP_GPIO_24    : std_ulogic"
)
)
*182 (PortIoInOut
uid 5405,0
shape (CompositeShape
uid 5406,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5407,0
sl 0
xt "35500,232625,37000,233375"
)
(Line
uid 5408,0
sl 0
xt "35000,233000,35500,233000"
pts [
"35000,233000"
"35500,233000"
]
)
]
)
tg (WTG
uid 5409,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5410,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,232500,47600,233900"
st "BP_GPIO_26"
blo "38000,233700"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 5417,0
lang 11
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 93
suid 114,0
)
declText (MLText
uid 5418,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,100000,11400,101000"
st "BP_GPIO_26    : std_ulogic"
)
)
*184 (PortIoInOut
uid 5419,0
shape (CompositeShape
uid 5420,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5421,0
sl 0
xt "35500,234625,37000,235375"
)
(Line
uid 5422,0
sl 0
xt "35000,235000,35500,235000"
pts [
"35000,235000"
"35500,235000"
]
)
]
)
tg (WTG
uid 5423,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5424,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,234500,47600,235900"
st "BP_GPIO_27"
blo "38000,235700"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 5431,0
lang 11
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 94
suid 115,0
)
declText (MLText
uid 5432,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,101000,11400,102000"
st "BP_GPIO_27    : std_ulogic"
)
)
*186 (PortIoInOut
uid 5433,0
shape (CompositeShape
uid 5434,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5435,0
sl 0
xt "35500,236625,37000,237375"
)
(Line
uid 5436,0
sl 0
xt "35000,237000,35500,237000"
pts [
"35000,237000"
"35500,237000"
]
)
]
)
tg (WTG
uid 5437,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5438,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,236500,47600,237900"
st "BP_GPIO_28"
blo "38000,237700"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 5445,0
lang 11
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 95
suid 116,0
)
declText (MLText
uid 5446,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,102000,11400,103000"
st "BP_GPIO_28    : std_ulogic"
)
)
*188 (PortIoInOut
uid 5447,0
shape (CompositeShape
uid 5448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5449,0
sl 0
xt "35500,238625,37000,239375"
)
(Line
uid 5450,0
sl 0
xt "35000,239000,35500,239000"
pts [
"35000,239000"
"35500,239000"
]
)
]
)
tg (WTG
uid 5451,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5452,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,238500,47600,239900"
st "BP_GPIO_29"
blo "38000,239700"
tm "WireNameMgr"
)
)
)
*189 (Net
uid 5459,0
lang 11
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 96
suid 117,0
)
declText (MLText
uid 5460,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,103000,11400,104000"
st "BP_GPIO_29    : std_ulogic"
)
)
*190 (PortIoInOut
uid 5461,0
shape (CompositeShape
uid 5462,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5463,0
sl 0
xt "35500,240625,37000,241375"
)
(Line
uid 5464,0
sl 0
xt "35000,241000,35500,241000"
pts [
"35000,241000"
"35500,241000"
]
)
]
)
tg (WTG
uid 5465,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5466,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,240500,47600,241900"
st "BP_GPIO_30"
blo "38000,241700"
tm "WireNameMgr"
)
)
)
*191 (Net
uid 5473,0
lang 11
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 98
suid 118,0
)
declText (MLText
uid 5474,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,105000,11400,106000"
st "BP_GPIO_30    : std_ulogic"
)
)
*192 (PortIoInOut
uid 5475,0
shape (CompositeShape
uid 5476,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5477,0
sl 0
xt "35500,242625,37000,243375"
)
(Line
uid 5478,0
sl 0
xt "35000,243000,35500,243000"
pts [
"35000,243000"
"35500,243000"
]
)
]
)
tg (WTG
uid 5479,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5480,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,242500,47600,243900"
st "BP_GPIO_31"
blo "38000,243700"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 5487,0
lang 11
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 99
suid 119,0
)
declText (MLText
uid 5488,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,106000,11400,107000"
st "BP_GPIO_31    : std_ulogic"
)
)
*194 (PortIoInOut
uid 5489,0
shape (CompositeShape
uid 5490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5491,0
sl 0
xt "35500,244625,37000,245375"
)
(Line
uid 5492,0
sl 0
xt "35000,245000,35500,245000"
pts [
"35000,245000"
"35500,245000"
]
)
]
)
tg (WTG
uid 5493,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5494,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,244500,47600,245900"
st "BP_GPIO_32"
blo "38000,245700"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 5501,0
lang 11
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 100
suid 120,0
)
declText (MLText
uid 5502,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,107000,11400,108000"
st "BP_GPIO_32    : std_ulogic"
)
)
*196 (PortIoInOut
uid 5503,0
shape (CompositeShape
uid 5504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5505,0
sl 0
xt "35500,246625,37000,247375"
)
(Line
uid 5506,0
sl 0
xt "35000,247000,35500,247000"
pts [
"35000,247000"
"35500,247000"
]
)
]
)
tg (WTG
uid 5507,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5508,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,246500,47600,247900"
st "BP_GPIO_33"
blo "38000,247700"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 5515,0
lang 11
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 101
suid 121,0
)
declText (MLText
uid 5516,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,108000,11400,109000"
st "BP_GPIO_33    : std_ulogic"
)
)
*198 (PortIoInOut
uid 5517,0
shape (CompositeShape
uid 5518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5519,0
sl 0
xt "35500,248625,37000,249375"
)
(Line
uid 5520,0
sl 0
xt "35000,249000,35500,249000"
pts [
"35000,249000"
"35500,249000"
]
)
]
)
tg (WTG
uid 5521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5522,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,248500,47600,249900"
st "BP_GPIO_34"
blo "38000,249700"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 5529,0
lang 11
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 102
suid 122,0
)
declText (MLText
uid 5530,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,109000,11400,110000"
st "BP_GPIO_34    : std_ulogic"
)
)
*200 (PortIoInOut
uid 5531,0
shape (CompositeShape
uid 5532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5533,0
sl 0
xt "35500,250625,37000,251375"
)
(Line
uid 5534,0
sl 0
xt "35000,251000,35500,251000"
pts [
"35000,251000"
"35500,251000"
]
)
]
)
tg (WTG
uid 5535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5536,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,250500,47600,251900"
st "BP_GPIO_35"
blo "38000,251700"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 5543,0
lang 11
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 103
suid 123,0
)
declText (MLText
uid 5544,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,110000,11400,111000"
st "BP_GPIO_35    : std_ulogic"
)
)
*202 (PortIoInOut
uid 5545,0
shape (CompositeShape
uid 5546,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5547,0
sl 0
xt "35500,252625,37000,253375"
)
(Line
uid 5548,0
sl 0
xt "35000,253000,35500,253000"
pts [
"35000,253000"
"35500,253000"
]
)
]
)
tg (WTG
uid 5549,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5550,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,252500,47600,253900"
st "BP_GPIO_36"
blo "38000,253700"
tm "WireNameMgr"
)
)
)
*203 (Net
uid 5557,0
lang 11
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 104
suid 124,0
)
declText (MLText
uid 5558,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,111000,11400,112000"
st "BP_GPIO_36    : std_ulogic"
)
)
*204 (PortIoInOut
uid 5559,0
shape (CompositeShape
uid 5560,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5561,0
sl 0
xt "35500,254625,37000,255375"
)
(Line
uid 5562,0
sl 0
xt "35000,255000,35500,255000"
pts [
"35000,255000"
"35500,255000"
]
)
]
)
tg (WTG
uid 5563,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5564,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,254500,50100,255900"
st "BN_MASTER_RST"
blo "38000,255700"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 5571,0
lang 11
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 75
suid 125,0
)
declText (MLText
uid 5572,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,82000,12500,83000"
st "BN_MASTER_RST : std_ulogic"
)
)
*206 (PortIoInOut
uid 5573,0
shape (CompositeShape
uid 5574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5575,0
sl 0
xt "35500,256625,37000,257375"
)
(Line
uid 5576,0
sl 0
xt "35000,257000,35500,257000"
pts [
"35000,257000"
"35500,257000"
]
)
]
)
tg (WTG
uid 5577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5578,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,256500,43000,257900"
st "BN_EN"
blo "38000,257700"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 5585,0
lang 11
decl (Decl
n "BN_EN"
t "std_ulogic"
o 72
suid 126,0
)
declText (MLText
uid 5586,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,79000,10600,80000"
st "BN_EN         : std_ulogic"
)
)
*208 (PortIoInOut
uid 5587,0
shape (CompositeShape
uid 5588,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5589,0
sl 0
xt "35500,258625,37000,259375"
)
(Line
uid 5590,0
sl 0
xt "35000,259000,35500,259000"
pts [
"35000,259000"
"35500,259000"
]
)
]
)
tg (WTG
uid 5591,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5592,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,258500,48400,259900"
st "BN_ERROR_W"
blo "38000,259700"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 5599,0
lang 11
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 74
suid 127,0
)
declText (MLText
uid 5600,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,81000,12200,82000"
st "BN_ERROR_W    : std_ulogic"
)
)
*210 (PortIoInOut
uid 5601,0
shape (CompositeShape
uid 5602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5603,0
sl 0
xt "35500,260625,37000,261375"
)
(Line
uid 5604,0
sl 0
xt "35000,261000,35500,261000"
pts [
"35000,261000"
"35500,261000"
]
)
]
)
tg (WTG
uid 5605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5606,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,260500,47900,261900"
st "BN_ERROR_R"
blo "38000,261700"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 5613,0
lang 11
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 73
suid 128,0
)
declText (MLText
uid 5614,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,80000,12000,81000"
st "BN_ERROR_R    : std_ulogic"
)
)
*212 (SaComponent
uid 5929,0
optionalChildren [
*213 (CptPort
uid 5889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,19625,67000,20375"
)
tg (CPTG
uid 5891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5892,0
va (VaSet
)
xt "68000,19400,70800,20600"
st "RxD"
blo "68000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*214 (CptPort
uid 5893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,29625,67000,30375"
)
tg (CPTG
uid 5895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5896,0
va (VaSet
)
xt "68000,29400,71400,30600"
st "clock"
blo "68000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*215 (CptPort
uid 5897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,31625,67000,32375"
)
tg (CPTG
uid 5899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5900,0
va (VaSet
)
xt "68000,31400,71300,32600"
st "reset"
blo "68000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*216 (CptPort
uid 5901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,25625,67000,26375"
)
tg (CPTG
uid 5903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5904,0
va (VaSet
)
xt "68000,25400,70800,26600"
st "TxD"
blo "68000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*217 (CptPort
uid 5905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,21625,83750,22375"
)
tg (CPTG
uid 5907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5908,0
va (VaSet
)
xt "77100,21400,82000,22600"
st "rxEmpty"
ju 2
blo "82000,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*218 (CptPort
uid 5909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,27625,83750,28375"
)
tg (CPTG
uid 5911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5912,0
va (VaSet
)
xt "78500,27400,82000,28600"
st "txFull"
ju 2
blo "82000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*219 (CptPort
uid 5913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5914,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,23625,83750,24375"
)
tg (CPTG
uid 5915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5916,0
va (VaSet
)
xt "79000,23400,82000,24600"
st "rxRd"
ju 2
blo "82000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*220 (CptPort
uid 5917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5918,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,29625,83750,30375"
)
tg (CPTG
uid 5919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5920,0
va (VaSet
)
xt "79000,29400,82000,30600"
st "txWr"
ju 2
blo "82000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*221 (CptPort
uid 5921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,19625,83750,20375"
)
tg (CPTG
uid 5923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5924,0
va (VaSet
)
xt "77900,19400,82000,20600"
st "rxData"
ju 2
blo "82000,20400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*222 (CptPort
uid 5925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5926,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,25625,83750,26375"
)
tg (CPTG
uid 5927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5928,0
va (VaSet
)
xt "77900,25400,82000,26600"
st "txData"
ju 2
blo "82000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 5930,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,16000,83000,34000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 5931,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 5932,0
va (VaSet
)
xt "67600,33800,71800,35000"
st "RS232"
blo "67600,34800"
tm "BdLibraryNameMgr"
)
*224 (Text
uid 5933,0
va (VaSet
)
xt "67600,35000,76500,36200"
st "serialPortFIFO"
blo "67600,36000"
tm "CptNameMgr"
)
*225 (Text
uid 5934,0
va (VaSet
)
xt "67600,36200,69500,37400"
st "I0"
blo "67600,37200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5935,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5936,0
text (MLText
uid 5937,0
va (VaSet
font "Verdana,8,0"
)
xt "67000,38000,84500,42000"
st "baudRateDivide = 2083    ( positive )  
dataBitNb      = 8       ( positive )  
txFifoDepth    = 8       ( positive )  
rxFifoDepth    = 1       ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "2083"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*226 (PortIoIn
uid 6201,0
shape (CompositeShape
uid 6202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6203,0
sl 0
ro 270
xt "56000,19625,57500,20375"
)
(Line
uid 6204,0
sl 0
ro 270
xt "57500,20000,58000,20000"
pts [
"57500,20000"
"58000,20000"
]
)
]
)
tg (WTG
uid 6205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6206,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "49400,19500,55000,20900"
st "USB_TX"
ju 2
blo "55000,20700"
tm "WireNameMgr"
)
)
)
*227 (Net
uid 6213,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 22
suid 129,0
)
declText (MLText
uid 6214,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,29000,10700,30000"
st "USB_TX        : std_ulogic"
)
)
*228 (PortIoOut
uid 6215,0
shape (CompositeShape
uid 6216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6217,0
sl 0
ro 90
xt "56000,25625,57500,26375"
)
(Line
uid 6218,0
sl 0
ro 90
xt "57500,26000,58000,26000"
pts [
"58000,26000"
"57500,26000"
]
)
]
)
tg (WTG
uid 6219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6220,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "49300,25300,55000,26700"
st "USB_RX"
ju 2
blo "55000,26500"
tm "WireNameMgr"
)
)
)
*229 (Net
uid 6227,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 71
suid 130,0
)
declText (MLText
uid 6228,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,78000,10800,79000"
st "USB_RX        : std_ulogic"
)
)
*230 (PortIoOut
uid 6229,0
shape (CompositeShape
uid 6230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6231,0
sl 0
ro 270
xt "38500,-4375,40000,-3625"
)
(Line
uid 6232,0
sl 0
ro 270
xt "38000,-4000,38500,-4000"
pts [
"38000,-4000"
"38500,-4000"
]
)
]
)
tg (WTG
uid 6233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6234,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "41000,-4500,47500,-3100"
st "USB_CTS"
blo "41000,-3300"
tm "WireNameMgr"
)
)
)
*231 (Net
uid 6241,0
lang 11
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 70
suid 131,0
)
declText (MLText
uid 6242,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,77000,11000,78000"
st "USB_CTS       : std_ulogic"
)
)
*232 (PortIoIn
uid 6243,0
shape (CompositeShape
uid 6244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6245,0
sl 0
ro 270
xt "28000,-2375,29500,-1625"
)
(Line
uid 6246,0
sl 0
ro 270
xt "29500,-2000,30000,-2000"
pts [
"29500,-2000"
"30000,-2000"
]
)
]
)
tg (WTG
uid 6247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6248,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20600,-2500,27000,-1100"
st "USB_RTS"
ju 2
blo "27000,-1300"
tm "WireNameMgr"
)
)
)
*233 (Net
uid 6255,0
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 21
suid 132,0
)
declText (MLText
uid 6256,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,28000,11000,29000"
st "USB_RTS       : std_ulogic"
)
)
*234 (Net
uid 6540,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 114
suid 134,0
)
declText (MLText
uid 6541,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,143000,13500,144000"
st "SIGNAL enable        : std_ulogic"
)
)
*235 (SaComponent
uid 6653,0
optionalChildren [
*236 (CptPort
uid 6637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,63625,92000,64375"
)
tg (CPTG
uid 6639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6640,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,63300,96800,64700"
st "clock"
blo "93000,64500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*237 (CptPort
uid 6641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,62625,105750,63375"
)
tg (CPTG
uid 6643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6644,0
va (VaSet
font "Verdana,12,0"
)
xt "97900,62300,104000,63700"
st "clockOut"
ju 2
blo "104000,63500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*238 (CptPort
uid 6645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,59625,105750,60375"
)
tg (CPTG
uid 6647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6648,0
va (VaSet
font "Verdana,12,0"
)
xt "98900,59300,104000,60700"
st "enable"
ju 2
blo "104000,60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*239 (CptPort
uid 6649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,64625,92000,65375"
)
tg (CPTG
uid 6651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6652,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,64300,97100,65700"
st "reset"
blo "93000,65500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 6654,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,58000,105000,72000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 6655,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 6656,0
va (VaSet
font "Verdana,9,1"
)
xt "93650,66800,97450,68000"
st "Poetic"
blo "93650,67800"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 6657,0
va (VaSet
font "Verdana,9,1"
)
xt "93650,68000,102350,69200"
st "clockGenerator"
blo "93650,69000"
tm "CptNameMgr"
)
*242 (Text
uid 6658,0
va (VaSet
font "Verdana,9,1"
)
xt "93650,69200,95350,70400"
st "I1"
blo "93650,70200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6659,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6660,0
text (MLText
uid 6661,0
va (VaSet
font "Courier New,8,0"
)
xt "91000,73400,110000,75000"
st "counterBitNb = 12     ( integer )  
countValue   = 250    ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*243 (SaComponent
uid 7699,0
optionalChildren [
*244 (CptPort
uid 7651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,-80375,145750,-79625"
)
tg (CPTG
uid 7653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7654,0
va (VaSet
)
xt "141000,-80600,144000,-79400"
st "sClk"
ju 2
blo "144000,-79600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 1,0
)
)
)
*245 (CptPort
uid 7655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-68375,128000,-67625"
)
tg (CPTG
uid 7657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7658,0
va (VaSet
)
xt "129000,-68600,132400,-67400"
st "clock"
blo "129000,-67600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*246 (CptPort
uid 7659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-66375,128000,-65625"
)
tg (CPTG
uid 7661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7662,0
va (VaSet
)
xt "129000,-66600,132300,-65400"
st "reset"
blo "129000,-65600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*247 (CptPort
uid 7663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7664,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-74375,128000,-73625"
)
tg (CPTG
uid 7665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7666,0
va (VaSet
)
xt "129000,-74600,136300,-73400"
st "slaveEmpty"
blo "129000,-73600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*248 (CptPort
uid 7667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7668,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-80375,128000,-79625"
)
tg (CPTG
uid 7669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7670,0
va (VaSet
)
xt "129000,-80600,135700,-79400"
st "masterFull"
blo "129000,-79600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*249 (CptPort
uid 7671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-72375,128000,-71625"
)
tg (CPTG
uid 7673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7674,0
va (VaSet
)
xt "129000,-72600,133700,-71400"
st "slaveRd"
blo "129000,-71600"
)
)
thePort (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*250 (CptPort
uid 7675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-78375,128000,-77625"
)
tg (CPTG
uid 7677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7678,0
va (VaSet
)
xt "129000,-78600,134500,-77400"
st "masterWr"
blo "129000,-77600"
)
)
thePort (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*251 (CptPort
uid 7679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7680,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-76375,128000,-75625"
)
tg (CPTG
uid 7681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7682,0
va (VaSet
)
xt "129000,-76600,134800,-75400"
st "slaveData"
blo "129000,-75600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2011,0
)
)
)
*252 (CptPort
uid 7683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-82375,128000,-81625"
)
tg (CPTG
uid 7685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7686,0
va (VaSet
)
xt "129000,-82600,136300,-81400"
st "masterData"
blo "129000,-81600"
)
)
thePort (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 2012,0
)
)
)
*253 (CptPort
uid 7687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,-78375,145750,-77625"
)
tg (CPTG
uid 7689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7690,0
va (VaSet
)
xt "140300,-78600,144000,-77400"
st "MOSI"
ju 2
blo "144000,-77600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*254 (CptPort
uid 7691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7692,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,-76375,145750,-75625"
)
tg (CPTG
uid 7693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7694,0
va (VaSet
)
xt "140300,-76600,144000,-75400"
st "MISO"
ju 2
blo "144000,-75600"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 2014,0
)
)
)
*255 (CptPort
uid 7695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,-82375,145750,-81625"
)
tg (CPTG
uid 7697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7698,0
va (VaSet
)
xt "140700,-82600,144000,-81400"
st "SS_n"
ju 2
blo "144000,-81600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 2018,0
)
)
)
]
shape (Rectangle
uid 7700,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,-86000,145000,-64000"
)
oxt "39000,8000,56000,30000"
ttg (MlTextGroup
uid 7701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
uid 7702,0
va (VaSet
font "Verdana,9,1"
)
xt "128600,-64200,131000,-63000"
st "SPI"
blo "128600,-63200"
tm "BdLibraryNameMgr"
)
*257 (Text
uid 7703,0
va (VaSet
font "Verdana,9,1"
)
xt "128600,-63000,137300,-61800"
st "spiFifo_master"
blo "128600,-62000"
tm "CptNameMgr"
)
*258 (Text
uid 7704,0
va (VaSet
font "Verdana,9,1"
)
xt "128600,-61800,130300,-60600"
st "I3"
blo "128600,-60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7706,0
text (MLText
uid 7707,0
va (VaSet
font "Verdana,8,0"
)
xt "128000,-60800,146800,-54800"
st "dataBitNb      = 16        ( positive   )  
fifoDepth      = 1         ( positive   )  
clockFrequency = 20.0E6    ( real       )  
spiFrequency   = 2.0E6     ( real       )  
cPol           = '0'       ( std_ulogic )  
cPha           = '0'       ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*259 (Net
uid 7884,0
decl (Decl
n "masterWr"
t "std_ulogic"
o 118
suid 148,0
)
declText (MLText
uid 7885,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,150000,14100,151000"
st "SIGNAL masterWr      : std_ulogic"
)
)
*260 (Net
uid 7892,0
decl (Decl
n "masterFull"
t "std_ulogic"
o 117
suid 149,0
)
declText (MLText
uid 7893,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,149000,13800,150000"
st "SIGNAL masterFull    : std_ulogic"
)
)
*261 (Net
uid 7900,0
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 116
suid 150,0
)
declText (MLText
uid 7901,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,148000,28200,149000"
st "SIGNAL masterData    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*262 (SaComponent
uid 8039,0
optionalChildren [
*263 (CptPort
uid 8003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-69375,91000,-68625"
)
tg (CPTG
uid 8005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8006,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-69700,96900,-68300"
st "dacSel"
blo "92000,-68500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 120
suid 1,0
)
)
)
*264 (CptPort
uid 8007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-71375,91000,-70625"
)
tg (CPTG
uid 8009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8010,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-71700,95700,-70300"
st "data"
blo "92000,-70500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 115
suid 2,0
)
)
)
*265 (CptPort
uid 8011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-82375,91000,-81625"
)
tg (CPTG
uid 8013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8014,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-82700,95900,-81300"
st "send"
blo "92000,-81500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "send"
t "std_ulogic"
o 120
suid 3,0
)
)
)
*266 (CptPort
uid 8015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,-82375,115750,-81625"
)
tg (CPTG
uid 8017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8018,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,-82700,114000,-81300"
st "masterData"
ju 2
blo "114000,-81500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 118
suid 4,0
)
)
)
*267 (CptPort
uid 8019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8020,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,-80375,115750,-79625"
)
tg (CPTG
uid 8021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8022,0
va (VaSet
font "Verdana,12,0"
)
xt "105900,-80700,114000,-79300"
st "masterFull"
ju 2
blo "114000,-79500"
)
)
thePort (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 118
suid 5,0
)
)
)
*268 (CptPort
uid 8023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,-78375,115750,-77625"
)
tg (CPTG
uid 8025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8026,0
va (VaSet
font "Verdana,12,0"
)
xt "107000,-78700,114000,-77300"
st "masterWr"
ju 2
blo "114000,-77500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 117
suid 6,0
)
)
)
*269 (CptPort
uid 8027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-67375,91000,-66625"
)
tg (CPTG
uid 8029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8030,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-67700,96300,-66300"
st "mode"
blo "92000,-66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "mode"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
suid 9,0
)
)
)
*270 (CptPort
uid 8031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-61375,91000,-60625"
)
tg (CPTG
uid 8033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8034,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-61700,95800,-60300"
st "clock"
blo "92000,-60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*271 (CptPort
uid 8035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-60375,91000,-59625"
)
tg (CPTG
uid 8037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8038,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-60700,96100,-59300"
st "reset"
blo "92000,-59500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
]
shape (Rectangle
uid 8040,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,-86000,115000,-58000"
)
oxt "15000,6000,28000,34000"
ttg (MlTextGroup
uid 8041,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*272 (Text
uid 8042,0
va (VaSet
font "Verdana,9,1"
)
xt "106600,-76200,110400,-75000"
st "Poetic"
blo "106600,-75200"
tm "BdLibraryNameMgr"
)
*273 (Text
uid 8043,0
va (VaSet
font "Verdana,9,1"
)
xt "106600,-75000,109300,-73800"
st "DAC"
blo "106600,-74000"
tm "CptNameMgr"
)
*274 (Text
uid 8044,0
va (VaSet
font "Verdana,9,1"
)
xt "106600,-73800,108300,-72600"
st "I4"
blo "106600,-72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8045,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8046,0
text (MLText
uid 8047,0
va (VaSet
font "Courier New,8,0"
)
xt "79000,-79000,79000,-79000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*275 (SaComponent
uid 9122,0
optionalChildren [
*276 (CptPort
uid 9086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,22625,174000,23375"
)
tg (CPTG
uid 9088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9089,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,22300,181700,23700"
st "adc_data"
blo "175000,23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adc_data"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 127
suid 1,0
)
)
)
*277 (CptPort
uid 9090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,27625,174000,28375"
)
tg (CPTG
uid 9092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9093,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,27300,178800,28700"
st "clock"
blo "175000,28500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 2,0
)
)
)
*278 (CptPort
uid 9094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,15625,174000,16375"
)
tg (CPTG
uid 9096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9097,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,15300,179900,16700"
st "kd_sw"
blo "175000,16500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kd_sw"
t "std_ulogic"
o 124
suid 3,0
)
)
)
*279 (CptPort
uid 9098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,13625,174000,14375"
)
tg (CPTG
uid 9100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9101,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,13300,179400,14700"
st "ki_sw"
blo "175000,14500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ki_sw"
t "std_ulogic"
o 124
suid 4,0
)
)
)
*280 (CptPort
uid 9102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,11625,174000,12375"
)
tg (CPTG
uid 9104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9105,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,11300,179900,12700"
st "kp_sw"
blo "175000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kp_sw"
t "std_ulogic"
o 123
suid 5,0
)
)
)
*281 (CptPort
uid 9106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,9625,174000,10375"
)
tg (CPTG
uid 9108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9109,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,9300,185400,10700"
st "on_off_switch"
blo "175000,10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "on_off_switch"
t "std_ulogic"
o 128
suid 6,0
)
)
)
*282 (CptPort
uid 9110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,14625,194750,15375"
)
tg (CPTG
uid 9112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9113,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,14300,193000,15700"
st "output"
ju 2
blo "193000,15500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 129
suid 7,0
)
)
)
*283 (CptPort
uid 9114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,29625,174000,30375"
)
tg (CPTG
uid 9116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9117,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,29300,179100,30700"
st "reset"
blo "175000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 8,0
)
)
)
*284 (CptPort
uid 9118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "173250,20625,174000,21375"
)
tg (CPTG
uid 9120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9121,0
va (VaSet
font "Verdana,12,0"
)
xt "175000,20300,179700,21700"
st "Setval"
blo "175000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Setval"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 126
suid 9,0
)
)
)
]
shape (Rectangle
uid 9123,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "174000,9000,194000,31000"
)
oxt "15000,6000,35000,29000"
ttg (MlTextGroup
uid 9124,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 9125,0
va (VaSet
font "Verdana,9,1"
)
xt "181400,19300,185200,20500"
st "Poetic"
blo "181400,20300"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 9126,0
va (VaSet
font "Verdana,9,1"
)
xt "181400,20500,186600,21700"
st "regulator"
blo "181400,21500"
tm "CptNameMgr"
)
*287 (Text
uid 9127,0
va (VaSet
font "Verdana,9,1"
)
xt "181400,21700,183100,22900"
st "I8"
blo "181400,22700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9128,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9129,0
text (MLText
uid 9130,0
va (VaSet
font "Courier New,8,0"
)
xt "176000,31200,193000,32000"
st "pidBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*288 (Net
uid 11054,0
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 113
suid 217,0
)
declText (MLText
uid 11055,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,142000,27000,143000"
st "SIGNAL consigne      : std_ulogic_vector(pidBitNb-1 DOWNTO 0)"
)
)
*289 (Net
uid 11064,0
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 119
suid 218,0
)
declText (MLText
uid 11065,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,151000,14600,152000"
st "SIGNAL newCharacter  : std_ulogic"
)
)
*290 (Net
uid 11544,0
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 115
suid 222,0
)
declText (MLText
uid 11545,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,144000,14200,145000"
st "SIGNAL endOfMsg      : std_ulogic"
)
)
*291 (SaComponent
uid 11654,0
optionalChildren [
*292 (CptPort
uid 11622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,33625,104000,34375"
)
tg (CPTG
uid 11624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11625,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,33300,108800,34700"
st "clock"
blo "105000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 15,0
)
)
)
*293 (CptPort
uid 11626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,19625,120750,20375"
)
tg (CPTG
uid 11628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11629,0
va (VaSet
font "Verdana,12,0"
)
xt "112600,19300,119000,20700"
st "consigne"
ju 2
blo "119000,20500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 5
suid 16,0
)
)
)
*294 (CptPort
uid 11630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,24625,120750,25375"
)
tg (CPTG
uid 11632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11633,0
va (VaSet
font "Verdana,12,0"
)
xt "108500,24300,119000,25700"
st "newCharacter"
ju 2
blo "119000,25500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "newCharacter"
t "std_ulogic"
o 7
suid 17,0
)
)
)
*295 (CptPort
uid 11634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,32625,104000,33375"
)
tg (CPTG
uid 11636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11637,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,32300,109100,33700"
st "reset"
blo "105000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 18,0
)
)
)
*296 (CptPort
uid 11638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,19625,104000,20375"
)
tg (CPTG
uid 11640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11641,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,19300,110000,20700"
st "rxData"
blo "105000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 3
suid 19,0
)
)
)
*297 (CptPort
uid 11642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,21625,104000,22375"
)
tg (CPTG
uid 11644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11645,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,21300,110900,22700"
st "rxEmpty"
blo "105000,22500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 4
suid 20,0
)
)
)
*298 (CptPort
uid 11646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11647,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,23625,104000,24375"
)
tg (CPTG
uid 11648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11649,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,23300,108600,24700"
st "rxRd"
blo "105000,24500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 8
suid 21,0
)
)
)
*299 (CptPort
uid 11650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,26625,120750,27375"
)
tg (CPTG
uid 11652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11653,0
va (VaSet
font "Verdana,12,0"
)
xt "111900,26300,119000,27700"
st "endOfMsg"
ju 2
blo "119000,27500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 6
suid 22,0
)
)
)
]
shape (Rectangle
uid 11655,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "104000,17000,120000,35000"
)
oxt "94000,19000,110000,37000"
ttg (MlTextGroup
uid 11656,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 11657,0
va (VaSet
font "Verdana,9,1"
)
xt "108400,26800,112200,28000"
st "Poetic"
blo "108400,27800"
tm "BdLibraryNameMgr"
)
*301 (Text
uid 11658,0
va (VaSet
font "Verdana,9,1"
)
xt "108400,28000,116600,29200"
st "uartController"
blo "108400,29000"
tm "CptNameMgr"
)
*302 (Text
uid 11659,0
va (VaSet
font "Verdana,9,1"
)
xt "108400,29200,110700,30400"
st "I22"
blo "108400,30200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11660,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11661,0
text (MLText
uid 11662,0
va (VaSet
font "Courier New,8,0"
)
xt "106000,36200,106000,36200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*303 (Net
uid 11663,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 121
suid 224,0
)
declText (MLText
uid 11664,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,153000,27400,154000"
st "SIGNAL rxData        : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*304 (Net
uid 11669,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 122
suid 225,0
)
declText (MLText
uid 11670,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,154000,13900,155000"
st "SIGNAL rxEmpty       : std_ulogic"
)
)
*305 (Net
uid 11675,0
lang 11
decl (Decl
n "rxRd"
t "std_ulogic"
o 123
suid 226,0
)
declText (MLText
uid 11676,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,155000,13300,156000"
st "SIGNAL rxRd          : std_ulogic"
)
)
*306 (SaComponent
uid 11705,0
optionalChildren [
*307 (CptPort
uid 11681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,19625,132000,20375"
)
tg (CPTG
uid 11683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11684,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,19300,139400,20700"
st "consigne"
blo "133000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 143
suid 1,0
)
)
)
*308 (CptPort
uid 11685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,26625,132000,27375"
)
tg (CPTG
uid 11687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11688,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,26300,140100,27700"
st "endOfMsg"
blo "133000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 145
suid 2,0
)
)
)
*309 (CptPort
uid 11689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,24625,132000,25375"
)
tg (CPTG
uid 11691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11692,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,24300,143500,25700"
st "newCharacter"
blo "133000,25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 144
suid 3,0
)
)
)
*310 (CptPort
uid 11693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,20625,148750,21375"
)
tg (CPTG
uid 11695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11696,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,20300,147000,21700"
st "output"
ju 2
blo "147000,21500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 129
suid 4,0
)
)
)
*311 (CptPort
uid 11697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,29625,132000,30375"
)
tg (CPTG
uid 11699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11700,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,29300,136800,30700"
st "clock"
blo "133000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*312 (CptPort
uid 11701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,30625,132000,31375"
)
tg (CPTG
uid 11703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11704,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,30300,137100,31700"
st "reset"
blo "133000,31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 11706,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,18000,148000,32000"
)
oxt "15000,6000,31000,20000"
ttg (MlTextGroup
uid 11707,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
uid 11708,0
va (VaSet
font "Verdana,9,1"
)
xt "137350,27800,141150,29000"
st "Poetic"
blo "137350,28800"
tm "BdLibraryNameMgr"
)
*314 (Text
uid 11709,0
va (VaSet
font "Verdana,9,1"
)
xt "137350,29000,147650,30200"
st "serialAsciiDecoder"
blo "137350,30000"
tm "CptNameMgr"
)
*315 (Text
uid 11710,0
va (VaSet
font "Verdana,9,1"
)
xt "137350,30200,139650,31400"
st "I23"
blo "137350,31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11711,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11712,0
text (MLText
uid 11713,0
va (VaSet
font "Courier New,8,0"
)
xt "109000,21000,109000,21000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*316 (Net
uid 11720,0
lang 11
decl (Decl
n "Setval"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 112
suid 228,0
)
declText (MLText
uid 11721,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,140000,26600,141000"
st "SIGNAL Setval        : std_ulogic_vector(pidBitNb-1 DOWNTO 0)"
)
)
*317 (SaComponent
uid 12246,0
optionalChildren [
*318 (CptPort
uid 12218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,126625,136000,127375"
)
tg (CPTG
uid 12220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12221,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,126300,140800,127700"
st "clock"
blo "137000,127500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*319 (CptPort
uid 12222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,118625,136000,119375"
)
tg (CPTG
uid 12224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12225,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,118300,141100,119700"
st "CS_n"
blo "137000,119500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*320 (CptPort
uid 12226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,127625,136000,128375"
)
tg (CPTG
uid 12228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12229,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,127300,141100,128700"
st "reset"
blo "137000,128500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 3,0
)
)
)
*321 (CptPort
uid 12230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,114625,136000,115375"
)
tg (CPTG
uid 12232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12233,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,114300,141000,115700"
st "SCLK"
blo "137000,115500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 4,0
)
)
)
*322 (CptPort
uid 12234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,116625,136000,117375"
)
tg (CPTG
uid 12236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12237,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,116300,140500,117700"
st "SDO"
blo "137000,117500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 5,0
)
)
)
*323 (CptPort
uid 12238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,109625,136000,110375"
)
tg (CPTG
uid 12240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12241,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,109300,142100,110700"
st "enable"
blo "137000,110500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*324 (CptPort
uid 12242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,115625,148750,116375"
)
tg (CPTG
uid 12244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12245,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,115300,147000,116700"
st "Data"
ju 2
blo "147000,116500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 12247,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,109000,148000,129000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12248,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*325 (Text
uid 12249,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,110300,147400,111500"
st "Poetic"
blo "143600,111300"
tm "BdLibraryNameMgr"
)
*326 (Text
uid 12250,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,111500,146300,112700"
st "ADC"
blo "143600,112500"
tm "CptNameMgr"
)
*327 (Text
uid 12251,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,112700,145900,113900"
st "I24"
blo "143600,113700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12252,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12253,0
text (MLText
uid 12254,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,128600,152500,129400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*328 (SaComponent
uid 12292,0
optionalChildren [
*329 (CptPort
uid 12301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,154625,136000,155375"
)
tg (CPTG
uid 12303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12304,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,154300,140800,155700"
st "clock"
blo "137000,155500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*330 (CptPort
uid 12305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12306,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,146625,136000,147375"
)
tg (CPTG
uid 12307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12308,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,146300,141100,147700"
st "CS_n"
blo "137000,147500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*331 (CptPort
uid 12309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,155625,136000,156375"
)
tg (CPTG
uid 12311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12312,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,155300,141100,156700"
st "reset"
blo "137000,156500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*332 (CptPort
uid 12313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,142625,136000,143375"
)
tg (CPTG
uid 12315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12316,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,142300,141000,143700"
st "SCLK"
blo "137000,143500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*333 (CptPort
uid 12317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,144625,136000,145375"
)
tg (CPTG
uid 12319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12320,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,144300,140500,145700"
st "SDO"
blo "137000,145500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*334 (CptPort
uid 12321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,137625,136000,138375"
)
tg (CPTG
uid 12323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12324,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,137300,142100,138700"
st "enable"
blo "137000,138500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*335 (CptPort
uid 12325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,143625,148750,144375"
)
tg (CPTG
uid 12327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12328,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,143300,147000,144700"
st "Data"
ju 2
blo "147000,144500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12293,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,137000,148000,157000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12294,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 12295,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,138300,147400,139500"
st "Poetic"
blo "143600,139300"
tm "BdLibraryNameMgr"
)
*337 (Text
uid 12296,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,139500,146300,140700"
st "ADC"
blo "143600,140500"
tm "CptNameMgr"
)
*338 (Text
uid 12297,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,140700,145900,141900"
st "I25"
blo "143600,141700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12298,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12299,0
text (MLText
uid 12300,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,156600,152500,157400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*339 (SaComponent
uid 12341,0
optionalChildren [
*340 (CptPort
uid 12350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,181625,136000,182375"
)
tg (CPTG
uid 12352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12353,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,181300,140800,182700"
st "clock"
blo "137000,182500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*341 (CptPort
uid 12354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12355,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,173625,136000,174375"
)
tg (CPTG
uid 12356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12357,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,173300,141100,174700"
st "CS_n"
blo "137000,174500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*342 (CptPort
uid 12358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,182625,136000,183375"
)
tg (CPTG
uid 12360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12361,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,182300,141100,183700"
st "reset"
blo "137000,183500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*343 (CptPort
uid 12362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,169625,136000,170375"
)
tg (CPTG
uid 12364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12365,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,169300,141000,170700"
st "SCLK"
blo "137000,170500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*344 (CptPort
uid 12366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,171625,136000,172375"
)
tg (CPTG
uid 12368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12369,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,171300,140500,172700"
st "SDO"
blo "137000,172500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*345 (CptPort
uid 12370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,164625,136000,165375"
)
tg (CPTG
uid 12372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12373,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,164300,142100,165700"
st "enable"
blo "137000,165500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*346 (CptPort
uid 12374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,170625,148750,171375"
)
tg (CPTG
uid 12376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12377,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,170300,147000,171700"
st "Data"
ju 2
blo "147000,171500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12342,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,164000,148000,184000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12343,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*347 (Text
uid 12344,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,165300,147400,166500"
st "Poetic"
blo "143600,166300"
tm "BdLibraryNameMgr"
)
*348 (Text
uid 12345,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,166500,146300,167700"
st "ADC"
blo "143600,167500"
tm "CptNameMgr"
)
*349 (Text
uid 12346,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,167700,145900,168900"
st "I26"
blo "143600,168700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12347,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12348,0
text (MLText
uid 12349,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,183600,152500,184400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*350 (SaComponent
uid 12390,0
optionalChildren [
*351 (CptPort
uid 12399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,209625,136000,210375"
)
tg (CPTG
uid 12401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12402,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,209300,140800,210700"
st "clock"
blo "137000,210500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*352 (CptPort
uid 12403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12404,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,201625,136000,202375"
)
tg (CPTG
uid 12405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12406,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,201300,141100,202700"
st "CS_n"
blo "137000,202500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*353 (CptPort
uid 12407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,210625,136000,211375"
)
tg (CPTG
uid 12409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12410,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,210300,141100,211700"
st "reset"
blo "137000,211500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*354 (CptPort
uid 12411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,197625,136000,198375"
)
tg (CPTG
uid 12413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12414,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,197300,141000,198700"
st "SCLK"
blo "137000,198500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*355 (CptPort
uid 12415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,199625,136000,200375"
)
tg (CPTG
uid 12417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12418,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,199300,140500,200700"
st "SDO"
blo "137000,200500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*356 (CptPort
uid 12419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,192625,136000,193375"
)
tg (CPTG
uid 12421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12422,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,192300,142100,193700"
st "enable"
blo "137000,193500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*357 (CptPort
uid 12423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,198625,148750,199375"
)
tg (CPTG
uid 12425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12426,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,198300,147000,199700"
st "Data"
ju 2
blo "147000,199500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12391,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,192000,148000,212000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12392,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*358 (Text
uid 12393,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,193300,147400,194500"
st "Poetic"
blo "143600,194300"
tm "BdLibraryNameMgr"
)
*359 (Text
uid 12394,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,194500,146300,195700"
st "ADC"
blo "143600,195500"
tm "CptNameMgr"
)
*360 (Text
uid 12395,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,195700,145900,196900"
st "I27"
blo "143600,196700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12396,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12397,0
text (MLText
uid 12398,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,211600,152500,212400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*361 (SaComponent
uid 12439,0
optionalChildren [
*362 (CptPort
uid 12448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,237625,136000,238375"
)
tg (CPTG
uid 12450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12451,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,237300,140800,238700"
st "clock"
blo "137000,238500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*363 (CptPort
uid 12452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,229625,136000,230375"
)
tg (CPTG
uid 12454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12455,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,229300,141100,230700"
st "CS_n"
blo "137000,230500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*364 (CptPort
uid 12456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,238625,136000,239375"
)
tg (CPTG
uid 12458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12459,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,238300,141100,239700"
st "reset"
blo "137000,239500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*365 (CptPort
uid 12460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,225625,136000,226375"
)
tg (CPTG
uid 12462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12463,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,225300,141000,226700"
st "SCLK"
blo "137000,226500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*366 (CptPort
uid 12464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,227625,136000,228375"
)
tg (CPTG
uid 12466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12467,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,227300,140500,228700"
st "SDO"
blo "137000,228500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*367 (CptPort
uid 12468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,220625,136000,221375"
)
tg (CPTG
uid 12470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12471,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,220300,142100,221700"
st "enable"
blo "137000,221500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*368 (CptPort
uid 12472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,226625,148750,227375"
)
tg (CPTG
uid 12474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12475,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,226300,147000,227700"
st "Data"
ju 2
blo "147000,227500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12440,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,220000,148000,240000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12441,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*369 (Text
uid 12442,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,221300,147400,222500"
st "Poetic"
blo "143600,222300"
tm "BdLibraryNameMgr"
)
*370 (Text
uid 12443,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,222500,146300,223700"
st "ADC"
blo "143600,223500"
tm "CptNameMgr"
)
*371 (Text
uid 12444,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,223700,145900,224900"
st "I28"
blo "143600,224700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12445,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12446,0
text (MLText
uid 12447,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,239600,152500,240400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*372 (SaComponent
uid 12488,0
optionalChildren [
*373 (CptPort
uid 12497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,266625,136000,267375"
)
tg (CPTG
uid 12499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12500,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,266300,140800,267700"
st "clock"
blo "137000,267500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*374 (CptPort
uid 12501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,258625,136000,259375"
)
tg (CPTG
uid 12503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12504,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,258300,141100,259700"
st "CS_n"
blo "137000,259500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*375 (CptPort
uid 12505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,267625,136000,268375"
)
tg (CPTG
uid 12507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12508,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,267300,141100,268700"
st "reset"
blo "137000,268500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*376 (CptPort
uid 12509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,254625,136000,255375"
)
tg (CPTG
uid 12511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12512,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,254300,141000,255700"
st "SCLK"
blo "137000,255500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*377 (CptPort
uid 12513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,256625,136000,257375"
)
tg (CPTG
uid 12515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12516,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,256300,140500,257700"
st "SDO"
blo "137000,257500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*378 (CptPort
uid 12517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,249625,136000,250375"
)
tg (CPTG
uid 12519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12520,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,249300,142100,250700"
st "enable"
blo "137000,250500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*379 (CptPort
uid 12521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,255625,148750,256375"
)
tg (CPTG
uid 12523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12524,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,255300,147000,256700"
st "Data"
ju 2
blo "147000,256500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12489,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,249000,148000,269000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12490,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*380 (Text
uid 12491,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,250300,147400,251500"
st "Poetic"
blo "143600,251300"
tm "BdLibraryNameMgr"
)
*381 (Text
uid 12492,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,251500,146300,252700"
st "ADC"
blo "143600,252500"
tm "CptNameMgr"
)
*382 (Text
uid 12493,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,252700,145900,253900"
st "I29"
blo "143600,253700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12494,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12495,0
text (MLText
uid 12496,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,268600,152500,269400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*383 (SaComponent
uid 12537,0
optionalChildren [
*384 (CptPort
uid 12546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,294625,136000,295375"
)
tg (CPTG
uid 12548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12549,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,294300,140800,295700"
st "clock"
blo "137000,295500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*385 (CptPort
uid 12550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,286625,136000,287375"
)
tg (CPTG
uid 12552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12553,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,286300,141100,287700"
st "CS_n"
blo "137000,287500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*386 (CptPort
uid 12554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,295625,136000,296375"
)
tg (CPTG
uid 12556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12557,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,295300,141100,296700"
st "reset"
blo "137000,296500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*387 (CptPort
uid 12558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,282625,136000,283375"
)
tg (CPTG
uid 12560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12561,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,282300,141000,283700"
st "SCLK"
blo "137000,283500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*388 (CptPort
uid 12562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,284625,136000,285375"
)
tg (CPTG
uid 12564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12565,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,284300,140500,285700"
st "SDO"
blo "137000,285500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*389 (CptPort
uid 12566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,277625,136000,278375"
)
tg (CPTG
uid 12568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12569,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,277300,142100,278700"
st "enable"
blo "137000,278500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*390 (CptPort
uid 12570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,283625,148750,284375"
)
tg (CPTG
uid 12572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12573,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,283300,147000,284700"
st "Data"
ju 2
blo "147000,284500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12538,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,277000,148000,297000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
uid 12540,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,278300,147400,279500"
st "Poetic"
blo "143600,279300"
tm "BdLibraryNameMgr"
)
*392 (Text
uid 12541,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,279500,146300,280700"
st "ADC"
blo "143600,280500"
tm "CptNameMgr"
)
*393 (Text
uid 12542,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,280700,145900,281900"
st "I30"
blo "143600,281700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12544,0
text (MLText
uid 12545,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,296600,152500,297400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*394 (SaComponent
uid 12586,0
optionalChildren [
*395 (CptPort
uid 12595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,321625,136000,322375"
)
tg (CPTG
uid 12597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12598,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,321300,140800,322700"
st "clock"
blo "137000,322500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*396 (CptPort
uid 12599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12600,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,313625,136000,314375"
)
tg (CPTG
uid 12601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12602,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,313300,141100,314700"
st "CS_n"
blo "137000,314500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*397 (CptPort
uid 12603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,322625,136000,323375"
)
tg (CPTG
uid 12605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12606,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,322300,141100,323700"
st "reset"
blo "137000,323500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*398 (CptPort
uid 12607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,309625,136000,310375"
)
tg (CPTG
uid 12609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12610,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,309300,141000,310700"
st "SCLK"
blo "137000,310500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*399 (CptPort
uid 12611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,311625,136000,312375"
)
tg (CPTG
uid 12613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12614,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,311300,140500,312700"
st "SDO"
blo "137000,312500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*400 (CptPort
uid 12615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,304625,136000,305375"
)
tg (CPTG
uid 12617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12618,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,304300,142100,305700"
st "enable"
blo "137000,305500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*401 (CptPort
uid 12619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,310625,148750,311375"
)
tg (CPTG
uid 12621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12622,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,310300,147000,311700"
st "Data"
ju 2
blo "147000,311500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12587,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,304000,148000,324000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12588,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*402 (Text
uid 12589,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,305300,147400,306500"
st "Poetic"
blo "143600,306300"
tm "BdLibraryNameMgr"
)
*403 (Text
uid 12590,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,306500,146300,307700"
st "ADC"
blo "143600,307500"
tm "CptNameMgr"
)
*404 (Text
uid 12591,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,307700,145900,308900"
st "I31"
blo "143600,308700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12592,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12593,0
text (MLText
uid 12594,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,323600,152500,324400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*405 (SaComponent
uid 12635,0
optionalChildren [
*406 (CptPort
uid 12644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,348625,136000,349375"
)
tg (CPTG
uid 12646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12647,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,348300,140800,349700"
st "clock"
blo "137000,349500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*407 (CptPort
uid 12648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12649,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,340625,136000,341375"
)
tg (CPTG
uid 12650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12651,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,340300,141100,341700"
st "CS_n"
blo "137000,341500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*408 (CptPort
uid 12652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,349625,136000,350375"
)
tg (CPTG
uid 12654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12655,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,349300,141100,350700"
st "reset"
blo "137000,350500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*409 (CptPort
uid 12656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,336625,136000,337375"
)
tg (CPTG
uid 12658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12659,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,336300,141000,337700"
st "SCLK"
blo "137000,337500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*410 (CptPort
uid 12660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,338625,136000,339375"
)
tg (CPTG
uid 12662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12663,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,338300,140500,339700"
st "SDO"
blo "137000,339500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*411 (CptPort
uid 12664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,331625,136000,332375"
)
tg (CPTG
uid 12666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12667,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,331300,142100,332700"
st "enable"
blo "137000,332500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*412 (CptPort
uid 12668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,337625,148750,338375"
)
tg (CPTG
uid 12670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12671,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,337300,147000,338700"
st "Data"
ju 2
blo "147000,338500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12636,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,331000,148000,351000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12637,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
uid 12638,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,332300,147400,333500"
st "Poetic"
blo "143600,333300"
tm "BdLibraryNameMgr"
)
*414 (Text
uid 12639,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,333500,146300,334700"
st "ADC"
blo "143600,334500"
tm "CptNameMgr"
)
*415 (Text
uid 12640,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,334700,145900,335900"
st "I32"
blo "143600,335700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12641,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12642,0
text (MLText
uid 12643,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,350600,152500,351400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*416 (SaComponent
uid 12819,0
optionalChildren [
*417 (CptPort
uid 12828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,99625,194000,100375"
)
tg (CPTG
uid 12830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12831,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,99300,198800,100700"
st "clock"
blo "195000,100500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*418 (CptPort
uid 12832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12833,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,91625,194000,92375"
)
tg (CPTG
uid 12834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12835,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,91300,199100,92700"
st "CS_n"
blo "195000,92500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*419 (CptPort
uid 12836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,100625,194000,101375"
)
tg (CPTG
uid 12838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12839,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,100300,199100,101700"
st "reset"
blo "195000,101500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*420 (CptPort
uid 12840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,87625,194000,88375"
)
tg (CPTG
uid 12842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12843,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,87300,199000,88700"
st "SCLK"
blo "195000,88500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*421 (CptPort
uid 12844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,89625,194000,90375"
)
tg (CPTG
uid 12846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12847,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,89300,198500,90700"
st "SDO"
blo "195000,90500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*422 (CptPort
uid 12848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,82625,194000,83375"
)
tg (CPTG
uid 12850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12851,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,82300,200100,83700"
st "enable"
blo "195000,83500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*423 (CptPort
uid 12852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,88625,206750,89375"
)
tg (CPTG
uid 12854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12855,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,88300,205000,89700"
st "Data"
ju 2
blo "205000,89500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12820,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,82000,206000,102000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12821,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*424 (Text
uid 12822,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,83300,205400,84500"
st "Poetic"
blo "201600,84300"
tm "BdLibraryNameMgr"
)
*425 (Text
uid 12823,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,84500,204300,85700"
st "ADC"
blo "201600,85500"
tm "CptNameMgr"
)
*426 (Text
uid 12824,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,85700,203900,86900"
st "I33"
blo "201600,86700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12825,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12826,0
text (MLText
uid 12827,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,102600,210500,103400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*427 (SaComponent
uid 12856,0
optionalChildren [
*428 (CptPort
uid 12865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,126625,194000,127375"
)
tg (CPTG
uid 12867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12868,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,126300,198800,127700"
st "clock"
blo "195000,127500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*429 (CptPort
uid 12869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12870,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,118625,194000,119375"
)
tg (CPTG
uid 12871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12872,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,118300,199100,119700"
st "CS_n"
blo "195000,119500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*430 (CptPort
uid 12873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,127625,194000,128375"
)
tg (CPTG
uid 12875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12876,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,127300,199100,128700"
st "reset"
blo "195000,128500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*431 (CptPort
uid 12877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,114625,194000,115375"
)
tg (CPTG
uid 12879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12880,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,114300,199000,115700"
st "SCLK"
blo "195000,115500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*432 (CptPort
uid 12881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,116625,194000,117375"
)
tg (CPTG
uid 12883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12884,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,116300,198500,117700"
st "SDO"
blo "195000,117500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*433 (CptPort
uid 12885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,109625,194000,110375"
)
tg (CPTG
uid 12887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12888,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,109300,200100,110700"
st "enable"
blo "195000,110500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*434 (CptPort
uid 12889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,115625,206750,116375"
)
tg (CPTG
uid 12891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12892,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,115300,205000,116700"
st "Data"
ju 2
blo "205000,116500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12857,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,109000,206000,129000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12858,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 12859,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,110300,205400,111500"
st "Poetic"
blo "201600,111300"
tm "BdLibraryNameMgr"
)
*436 (Text
uid 12860,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,111500,204300,112700"
st "ADC"
blo "201600,112500"
tm "CptNameMgr"
)
*437 (Text
uid 12861,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,112700,203900,113900"
st "I34"
blo "201600,113700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12862,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12863,0
text (MLText
uid 12864,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,129600,210500,130400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*438 (SaComponent
uid 12893,0
optionalChildren [
*439 (CptPort
uid 12902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,154625,194000,155375"
)
tg (CPTG
uid 12904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12905,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,154300,198800,155700"
st "clock"
blo "195000,155500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*440 (CptPort
uid 12906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12907,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,146625,194000,147375"
)
tg (CPTG
uid 12908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12909,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,146300,199100,147700"
st "CS_n"
blo "195000,147500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*441 (CptPort
uid 12910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,155625,194000,156375"
)
tg (CPTG
uid 12912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12913,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,155300,199100,156700"
st "reset"
blo "195000,156500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*442 (CptPort
uid 12914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,142625,194000,143375"
)
tg (CPTG
uid 12916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12917,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,142300,199000,143700"
st "SCLK"
blo "195000,143500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*443 (CptPort
uid 12918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,144625,194000,145375"
)
tg (CPTG
uid 12920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12921,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,144300,198500,145700"
st "SDO"
blo "195000,145500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*444 (CptPort
uid 12922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,137625,194000,138375"
)
tg (CPTG
uid 12924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12925,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,137300,200100,138700"
st "enable"
blo "195000,138500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*445 (CptPort
uid 12926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,143625,206750,144375"
)
tg (CPTG
uid 12928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12929,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,143300,205000,144700"
st "Data"
ju 2
blo "205000,144500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12894,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,137000,206000,157000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12895,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*446 (Text
uid 12896,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,138300,205400,139500"
st "Poetic"
blo "201600,139300"
tm "BdLibraryNameMgr"
)
*447 (Text
uid 12897,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,139500,204300,140700"
st "ADC"
blo "201600,140500"
tm "CptNameMgr"
)
*448 (Text
uid 12898,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,140700,203900,141900"
st "I35"
blo "201600,141700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12899,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12900,0
text (MLText
uid 12901,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,157600,210500,158400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*449 (SaComponent
uid 12930,0
optionalChildren [
*450 (CptPort
uid 12939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,181625,194000,182375"
)
tg (CPTG
uid 12941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12942,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,181300,198800,182700"
st "clock"
blo "195000,182500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*451 (CptPort
uid 12943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12944,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,173625,194000,174375"
)
tg (CPTG
uid 12945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12946,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,173300,199100,174700"
st "CS_n"
blo "195000,174500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*452 (CptPort
uid 12947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,182625,194000,183375"
)
tg (CPTG
uid 12949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12950,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,182300,199100,183700"
st "reset"
blo "195000,183500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*453 (CptPort
uid 12951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,169625,194000,170375"
)
tg (CPTG
uid 12953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12954,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,169300,199000,170700"
st "SCLK"
blo "195000,170500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*454 (CptPort
uid 12955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,171625,194000,172375"
)
tg (CPTG
uid 12957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12958,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,171300,198500,172700"
st "SDO"
blo "195000,172500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*455 (CptPort
uid 12959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,164625,194000,165375"
)
tg (CPTG
uid 12961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12962,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,164300,200100,165700"
st "enable"
blo "195000,165500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*456 (CptPort
uid 12963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,170625,206750,171375"
)
tg (CPTG
uid 12965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12966,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,170300,205000,171700"
st "Data"
ju 2
blo "205000,171500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12931,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,164000,206000,184000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12932,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
uid 12933,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,165300,205400,166500"
st "Poetic"
blo "201600,166300"
tm "BdLibraryNameMgr"
)
*458 (Text
uid 12934,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,166500,204300,167700"
st "ADC"
blo "201600,167500"
tm "CptNameMgr"
)
*459 (Text
uid 12935,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,167700,203900,168900"
st "I36"
blo "201600,168700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12936,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12937,0
text (MLText
uid 12938,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,184600,210500,185400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*460 (SaComponent
uid 12967,0
optionalChildren [
*461 (CptPort
uid 12976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,209625,194000,210375"
)
tg (CPTG
uid 12978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12979,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,209300,198800,210700"
st "clock"
blo "195000,210500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*462 (CptPort
uid 12980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,201625,194000,202375"
)
tg (CPTG
uid 12982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12983,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,201300,199100,202700"
st "CS_n"
blo "195000,202500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*463 (CptPort
uid 12984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,210625,194000,211375"
)
tg (CPTG
uid 12986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12987,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,210300,199100,211700"
st "reset"
blo "195000,211500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*464 (CptPort
uid 12988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,197625,194000,198375"
)
tg (CPTG
uid 12990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12991,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,197300,199000,198700"
st "SCLK"
blo "195000,198500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*465 (CptPort
uid 12992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,199625,194000,200375"
)
tg (CPTG
uid 12994,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12995,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,199300,198500,200700"
st "SDO"
blo "195000,200500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*466 (CptPort
uid 12996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,192625,194000,193375"
)
tg (CPTG
uid 12998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12999,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,192300,200100,193700"
st "enable"
blo "195000,193500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*467 (CptPort
uid 13000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,198625,206750,199375"
)
tg (CPTG
uid 13002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13003,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,198300,205000,199700"
st "Data"
ju 2
blo "205000,199500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 12968,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,192000,206000,212000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 12969,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*468 (Text
uid 12970,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,193300,205400,194500"
st "Poetic"
blo "201600,194300"
tm "BdLibraryNameMgr"
)
*469 (Text
uid 12971,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,194500,204300,195700"
st "ADC"
blo "201600,195500"
tm "CptNameMgr"
)
*470 (Text
uid 12972,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,195700,203900,196900"
st "I37"
blo "201600,196700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12973,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12974,0
text (MLText
uid 12975,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,212600,210500,213400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*471 (SaComponent
uid 13004,0
optionalChildren [
*472 (CptPort
uid 13013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,237625,194000,238375"
)
tg (CPTG
uid 13015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13016,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,237300,198800,238700"
st "clock"
blo "195000,238500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*473 (CptPort
uid 13017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13018,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,229625,194000,230375"
)
tg (CPTG
uid 13019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13020,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,229300,199100,230700"
st "CS_n"
blo "195000,230500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*474 (CptPort
uid 13021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,238625,194000,239375"
)
tg (CPTG
uid 13023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13024,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,238300,199100,239700"
st "reset"
blo "195000,239500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*475 (CptPort
uid 13025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,225625,194000,226375"
)
tg (CPTG
uid 13027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13028,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,225300,199000,226700"
st "SCLK"
blo "195000,226500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*476 (CptPort
uid 13029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,227625,194000,228375"
)
tg (CPTG
uid 13031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13032,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,227300,198500,228700"
st "SDO"
blo "195000,228500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*477 (CptPort
uid 13033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,220625,194000,221375"
)
tg (CPTG
uid 13035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13036,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,220300,200100,221700"
st "enable"
blo "195000,221500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*478 (CptPort
uid 13037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,226625,206750,227375"
)
tg (CPTG
uid 13039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13040,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,226300,205000,227700"
st "Data"
ju 2
blo "205000,227500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 13005,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,220000,206000,240000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 13006,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*479 (Text
uid 13007,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,221300,205400,222500"
st "Poetic"
blo "201600,222300"
tm "BdLibraryNameMgr"
)
*480 (Text
uid 13008,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,222500,204300,223700"
st "ADC"
blo "201600,223500"
tm "CptNameMgr"
)
*481 (Text
uid 13009,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,223700,203900,224900"
st "I38"
blo "201600,224700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13010,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13011,0
text (MLText
uid 13012,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,240600,210500,241400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*482 (SaComponent
uid 13041,0
optionalChildren [
*483 (CptPort
uid 13050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,266625,194000,267375"
)
tg (CPTG
uid 13052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13053,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,266300,198800,267700"
st "clock"
blo "195000,267500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*484 (CptPort
uid 13054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13055,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,258625,194000,259375"
)
tg (CPTG
uid 13056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13057,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,258300,199100,259700"
st "CS_n"
blo "195000,259500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*485 (CptPort
uid 13058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,267625,194000,268375"
)
tg (CPTG
uid 13060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13061,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,267300,199100,268700"
st "reset"
blo "195000,268500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*486 (CptPort
uid 13062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,254625,194000,255375"
)
tg (CPTG
uid 13064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13065,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,254300,199000,255700"
st "SCLK"
blo "195000,255500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*487 (CptPort
uid 13066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,256625,194000,257375"
)
tg (CPTG
uid 13068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13069,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,256300,198500,257700"
st "SDO"
blo "195000,257500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*488 (CptPort
uid 13070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,249625,194000,250375"
)
tg (CPTG
uid 13072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13073,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,249300,200100,250700"
st "enable"
blo "195000,250500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*489 (CptPort
uid 13074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,255625,206750,256375"
)
tg (CPTG
uid 13076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13077,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,255300,205000,256700"
st "Data"
ju 2
blo "205000,256500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 13042,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,249000,206000,269000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 13043,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
uid 13044,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,250300,205400,251500"
st "Poetic"
blo "201600,251300"
tm "BdLibraryNameMgr"
)
*491 (Text
uid 13045,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,251500,204300,252700"
st "ADC"
blo "201600,252500"
tm "CptNameMgr"
)
*492 (Text
uid 13046,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,252700,203900,253900"
st "I39"
blo "201600,253700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13047,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13048,0
text (MLText
uid 13049,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,269600,210500,270400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*493 (SaComponent
uid 13210,0
optionalChildren [
*494 (CptPort
uid 13219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,294625,194000,295375"
)
tg (CPTG
uid 13221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13222,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,294300,198800,295700"
st "clock"
blo "195000,295500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*495 (CptPort
uid 13223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13224,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,286625,194000,287375"
)
tg (CPTG
uid 13225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13226,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,286300,199100,287700"
st "CS_n"
blo "195000,287500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*496 (CptPort
uid 13227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,295625,194000,296375"
)
tg (CPTG
uid 13229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13230,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,295300,199100,296700"
st "reset"
blo "195000,296500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*497 (CptPort
uid 13231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,282625,194000,283375"
)
tg (CPTG
uid 13233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13234,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,282300,199000,283700"
st "SCLK"
blo "195000,283500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*498 (CptPort
uid 13235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,284625,194000,285375"
)
tg (CPTG
uid 13237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13238,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,284300,198500,285700"
st "SDO"
blo "195000,285500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*499 (CptPort
uid 13239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,277625,194000,278375"
)
tg (CPTG
uid 13241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13242,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,277300,200100,278700"
st "enable"
blo "195000,278500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*500 (CptPort
uid 13243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,283625,206750,284375"
)
tg (CPTG
uid 13245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13246,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,283300,205000,284700"
st "Data"
ju 2
blo "205000,284500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 13211,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,277000,206000,297000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 13212,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 13213,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,278300,205400,279500"
st "Poetic"
blo "201600,279300"
tm "BdLibraryNameMgr"
)
*502 (Text
uid 13214,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,279500,204300,280700"
st "ADC"
blo "201600,280500"
tm "CptNameMgr"
)
*503 (Text
uid 13215,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,280700,203900,281900"
st "I40"
blo "201600,281700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13216,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13217,0
text (MLText
uid 13218,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,296600,210500,297400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*504 (SaComponent
uid 13247,0
optionalChildren [
*505 (CptPort
uid 13256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,321625,194000,322375"
)
tg (CPTG
uid 13258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13259,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,321300,198800,322700"
st "clock"
blo "195000,322500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*506 (CptPort
uid 13260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13261,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,313625,194000,314375"
)
tg (CPTG
uid 13262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13263,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,313300,199100,314700"
st "CS_n"
blo "195000,314500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*507 (CptPort
uid 13264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,322625,194000,323375"
)
tg (CPTG
uid 13266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13267,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,322300,199100,323700"
st "reset"
blo "195000,323500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*508 (CptPort
uid 13268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,309625,194000,310375"
)
tg (CPTG
uid 13270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13271,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,309300,199000,310700"
st "SCLK"
blo "195000,310500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*509 (CptPort
uid 13272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,311625,194000,312375"
)
tg (CPTG
uid 13274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13275,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,311300,198500,312700"
st "SDO"
blo "195000,312500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*510 (CptPort
uid 13276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,304625,194000,305375"
)
tg (CPTG
uid 13278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13279,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,304300,200100,305700"
st "enable"
blo "195000,305500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*511 (CptPort
uid 13280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,310625,206750,311375"
)
tg (CPTG
uid 13282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13283,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,310300,205000,311700"
st "Data"
ju 2
blo "205000,311500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 13248,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,304000,206000,324000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 13249,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*512 (Text
uid 13250,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,305300,205400,306500"
st "Poetic"
blo "201600,306300"
tm "BdLibraryNameMgr"
)
*513 (Text
uid 13251,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,306500,204300,307700"
st "ADC"
blo "201600,307500"
tm "CptNameMgr"
)
*514 (Text
uid 13252,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,307700,203900,308900"
st "I41"
blo "201600,308700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13253,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13254,0
text (MLText
uid 13255,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,323600,210500,324400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*515 (SaComponent
uid 13284,0
optionalChildren [
*516 (CptPort
uid 13293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,348625,194000,349375"
)
tg (CPTG
uid 13295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13296,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,348300,198800,349700"
st "clock"
blo "195000,349500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*517 (CptPort
uid 13297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,340625,194000,341375"
)
tg (CPTG
uid 13299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13300,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,340300,199100,341700"
st "CS_n"
blo "195000,341500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*518 (CptPort
uid 13301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,349625,194000,350375"
)
tg (CPTG
uid 13303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13304,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,349300,199100,350700"
st "reset"
blo "195000,350500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*519 (CptPort
uid 13305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,336625,194000,337375"
)
tg (CPTG
uid 13307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13308,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,336300,199000,337700"
st "SCLK"
blo "195000,337500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*520 (CptPort
uid 13309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,338625,194000,339375"
)
tg (CPTG
uid 13311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13312,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,338300,198500,339700"
st "SDO"
blo "195000,339500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*521 (CptPort
uid 13313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193250,331625,194000,332375"
)
tg (CPTG
uid 13315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13316,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,331300,200100,332700"
st "enable"
blo "195000,332500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*522 (CptPort
uid 13317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,337625,206750,338375"
)
tg (CPTG
uid 13319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13320,0
va (VaSet
font "Verdana,12,0"
)
xt "201200,337300,205000,338700"
st "Data"
ju 2
blo "205000,338500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 13285,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "194000,331000,206000,351000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 13286,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
uid 13287,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,332300,205400,333500"
st "Poetic"
blo "201600,333300"
tm "BdLibraryNameMgr"
)
*524 (Text
uid 13288,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,333500,204300,334700"
st "ADC"
blo "201600,334500"
tm "CptNameMgr"
)
*525 (Text
uid 13289,0
va (VaSet
font "Verdana,9,1"
)
xt "201600,334700,203900,335900"
st "I42"
blo "201600,335700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13290,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13291,0
text (MLText
uid 13292,0
va (VaSet
font "Courier New,8,0"
)
xt "194000,350600,210500,351400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*526 (Net
uid 13449,0
lang 11
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 111
suid 230,0
)
declText (MLText
uid 13450,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,124000,26800,125000"
st "SIGNAL Data          : std_ulogic_vector(adcBitNb-1 DOWNTO 0)"
)
)
*527 (SaComponent
uid 13789,0
optionalChildren [
*528 (CptPort
uid 13798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,18625,214000,19375"
)
tg (CPTG
uid 13800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13801,0
va (VaSet
)
xt "215000,18400,218400,19600"
st "clock"
blo "215000,19400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*529 (CptPort
uid 13802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,20625,214000,21375"
)
tg (CPTG
uid 13804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13805,0
va (VaSet
)
xt "215000,20400,218300,21600"
st "reset"
blo "215000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*530 (CptPort
uid 13806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213250,14625,214000,15375"
)
tg (CPTG
uid 13808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13809,0
va (VaSet
)
xt "215000,14400,221200,15600"
st "parallelIn"
blo "215000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 2
)
)
)
*531 (CptPort
uid 13810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230000,14625,230750,15375"
)
tg (CPTG
uid 13812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13813,0
va (VaSet
)
xt "223600,14400,229000,15600"
st "serialOut"
ju 2
blo "229000,15400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 13790,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "214000,11000,230000,23000"
)
oxt "35000,11000,51000,23000"
ttg (MlTextGroup
uid 13791,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*532 (Text
uid 13792,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,22800,220750,24000"
st "Modulation"
blo "214050,23800"
tm "BdLibraryNameMgr"
)
*533 (Text
uid 13793,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,24000,222650,25200"
st "pwmModulator"
blo "214050,25000"
tm "CptNameMgr"
)
*534 (Text
uid 13794,0
va (VaSet
font "Verdana,9,1"
)
xt "214050,25200,216350,26400"
st "I43"
blo "214050,26200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13795,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13796,0
text (MLText
uid 13797,0
va (VaSet
font "Verdana,8,0"
)
xt "214000,26600,228500,27600"
st "signalBitNb = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*535 (Net
uid 13826,0
lang 11
decl (Decl
n "output"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 120
suid 231,0
)
declText (MLText
uid 13827,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,152000,26700,153000"
st "SIGNAL output        : std_ulogic_vector(pidBitNb-1 DOWNTO 0)"
)
)
*536 (SaComponent
uid 13843,0
shape (Rectangle
uid 13844,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "254000,175000,280000,220000"
)
oxt "15000,6000,41000,51000"
ttg (MlTextGroup
uid 13845,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*537 (Text
uid 13846,0
va (VaSet
font "Verdana,9,1"
)
xt "261050,196300,264850,197500"
st "Poetic"
blo "261050,197300"
tm "BdLibraryNameMgr"
)
*538 (Text
uid 13847,0
va (VaSet
font "Verdana,9,1"
)
xt "261050,197500,272950,198700"
st "threePhaseGenerator"
blo "261050,198500"
tm "CptNameMgr"
)
*539 (Text
uid 13848,0
va (VaSet
font "Verdana,9,1"
)
xt "261050,198700,262750,199900"
st "I5"
blo "261050,199700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13849,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13850,0
text (MLText
uid 13851,0
va (VaSet
font "Courier New,8,0"
)
xt "237500,193500,237500,193500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*540 (SaComponent
uid 14139,0
optionalChildren [
*541 (CptPort
uid 14111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,99625,136000,100375"
)
tg (CPTG
uid 14113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14114,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,99300,140800,100700"
st "clock"
blo "137000,100500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*542 (CptPort
uid 14115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14116,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,91625,136000,92375"
)
tg (CPTG
uid 14117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14118,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,91300,141100,92700"
st "CS_n"
blo "137000,92500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*543 (CptPort
uid 14119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,100625,136000,101375"
)
tg (CPTG
uid 14121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14122,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,100300,141100,101700"
st "reset"
blo "137000,101500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 3,0
)
)
)
*544 (CptPort
uid 14123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,87625,136000,88375"
)
tg (CPTG
uid 14125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14126,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,87300,141000,88700"
st "SCLK"
blo "137000,88500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 4,0
)
)
)
*545 (CptPort
uid 14127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,89625,136000,90375"
)
tg (CPTG
uid 14129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14130,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,89300,140500,90700"
st "SDO"
blo "137000,90500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 5,0
)
)
)
*546 (CptPort
uid 14131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135250,82625,136000,83375"
)
tg (CPTG
uid 14133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14134,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,82300,142100,83700"
st "enable"
blo "137000,83500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*547 (CptPort
uid 14135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,88625,148750,89375"
)
tg (CPTG
uid 14137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14138,0
va (VaSet
font "Verdana,12,0"
)
xt "143200,88300,147000,89700"
st "Data"
ju 2
blo "147000,89500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 14140,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "136000,82000,148000,102000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 14141,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 14142,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,83300,147400,84500"
st "Poetic"
blo "143600,84300"
tm "BdLibraryNameMgr"
)
*549 (Text
uid 14143,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,84500,146300,85700"
st "ADC"
blo "143600,85500"
tm "CptNameMgr"
)
*550 (Text
uid 14144,0
va (VaSet
font "Verdana,9,1"
)
xt "143600,85700,145300,86900"
st "I2"
blo "143600,86700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14145,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14146,0
text (MLText
uid 14147,0
va (VaSet
font "Courier New,8,0"
)
xt "136000,102600,152500,103400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*551 (Net
uid 14233,0
decl (Decl
n "serialOut"
t "std_ulogic"
o 124
suid 242,0
)
declText (MLText
uid 14234,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,156000,13400,157000"
st "SIGNAL serialOut     : std_ulogic"
)
)
*552 (SaComponent
uid 14351,0
optionalChildren [
*553 (CptPort
uid 14315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,47625,343000,48375"
)
tg (CPTG
uid 14317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14318,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,47300,347800,48700"
st "clock"
blo "344000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 8,0
)
)
)
*554 (CptPort
uid 14319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,31625,343000,32375"
)
tg (CPTG
uid 14321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14322,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,31300,350400,32700"
st "consigne"
blo "344000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 114
suid 9,0
)
)
)
*555 (CptPort
uid 14323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14324,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,43625,343000,44375"
)
tg (CPTG
uid 14325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14326,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,43300,348100,44700"
st "CS_n"
blo "344000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 126
suid 10,0
)
)
)
*556 (CptPort
uid 14327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,37625,343000,38375"
)
tg (CPTG
uid 14329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14330,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,37300,349800,38700"
st "en_ADC"
blo "344000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en_ADC"
t "std_ulogic"
o 130
suid 11,0
)
)
)
*557 (CptPort
uid 14331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,29625,343000,30375"
)
tg (CPTG
uid 14333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14334,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,29300,349900,30700"
st "PID_Cfg"
blo "344000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PID_Cfg"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 129
suid 12,0
)
)
)
*558 (CptPort
uid 14335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "354000,27625,354750,28375"
)
tg (CPTG
uid 14337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14338,0
va (VaSet
font "Verdana,12,0"
)
xt "346000,27300,353000,28700"
st "PWM_Out"
ju 2
blo "353000,28500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_Out"
t "std_ulogic"
o 127
suid 13,0
)
)
)
*559 (CptPort
uid 14339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,49625,343000,50375"
)
tg (CPTG
uid 14341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14342,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,49300,348100,50700"
st "reset"
blo "344000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 14,0
)
)
)
*560 (CptPort
uid 14343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,39625,343000,40375"
)
tg (CPTG
uid 14345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14346,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,39300,348000,40700"
st "SCLK"
blo "344000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 124
suid 15,0
)
)
)
*561 (CptPort
uid 14347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,41625,343000,42375"
)
tg (CPTG
uid 14349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14350,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,41300,347500,42700"
st "SDO"
blo "344000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 125
suid 16,0
)
)
)
]
shape (Rectangle
uid 14352,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "343000,27000,354000,52000"
)
oxt "15000,6000,26000,31000"
ttg (MlTextGroup
uid 14353,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*562 (Text
uid 14354,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,38300,356750,39500"
st "Poetic"
blo "352950,39300"
tm "BdLibraryNameMgr"
)
*563 (Text
uid 14355,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,39500,362050,40700"
st "motorController"
blo "352950,40500"
tm "CptNameMgr"
)
*564 (Text
uid 14356,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,40700,354650,41900"
st "I6"
blo "352950,41700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14357,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14358,0
text (MLText
uid 14359,0
va (VaSet
font "Courier New,8,0"
)
xt "319000,35500,319000,35500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*565 (PortIoIn
uid 14360,0
shape (CompositeShape
uid 14361,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14362,0
sl 0
ro 270
xt "324000,41625,325500,42375"
)
(Line
uid 14363,0
sl 0
ro 270
xt "325500,42000,326000,42000"
pts [
"325500,42000"
"326000,42000"
]
)
]
)
tg (WTG
uid 14364,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14365,0
va (VaSet
font "Verdana,12,0"
)
xt "311900,41300,323000,42700"
st "ADC_CH0_SDO"
ju 2
blo "323000,42500"
tm "WireNameMgr"
)
)
)
*566 (PortIoOut
uid 14366,0
shape (CompositeShape
uid 14367,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14368,0
sl 0
ro 90
xt "324000,43625,325500,44375"
)
(Line
uid 14369,0
sl 0
ro 90
xt "325500,44000,326000,44000"
pts [
"326000,44000"
"325500,44000"
]
)
]
)
tg (WTG
uid 14370,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14371,0
va (VaSet
font "Verdana,12,0"
)
xt "312900,43300,323000,44700"
st "ADC_CH0_CS"
ju 2
blo "323000,44500"
tm "WireNameMgr"
)
)
)
*567 (Net
uid 14384,0
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 249,0
)
declText (MLText
uid 14385,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,8000,12200,9000"
st "ADC_CH0_SDO   : std_ulogic"
)
)
*568 (Net
uid 14386,0
lang 11
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 250,0
)
declText (MLText
uid 14387,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,32000,11900,33000"
st "ADC_CH0_CS    : std_ulogic"
)
)
*569 (PortIoIn
uid 14388,0
shape (CompositeShape
uid 14389,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14390,0
sl 0
ro 270
xt "324000,69625,325500,70375"
)
(Line
uid 14391,0
sl 0
ro 270
xt "325500,70000,326000,70000"
pts [
"325500,70000"
"326000,70000"
]
)
]
)
tg (WTG
uid 14392,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14393,0
va (VaSet
font "Verdana,12,0"
)
xt "311900,69300,323000,70700"
st "ADC_CH1_SDO"
ju 2
blo "323000,70500"
tm "WireNameMgr"
)
)
)
*570 (PortIoOut
uid 14394,0
shape (CompositeShape
uid 14395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14396,0
sl 0
ro 90
xt "324000,71625,325500,72375"
)
(Line
uid 14397,0
sl 0
ro 90
xt "325500,72000,326000,72000"
pts [
"326000,72000"
"325500,72000"
]
)
]
)
tg (WTG
uid 14398,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14399,0
va (VaSet
font "Verdana,12,0"
)
xt "312900,71300,323000,72700"
st "ADC_CH1_CS"
ju 2
blo "323000,72500"
tm "WireNameMgr"
)
)
)
*571 (Net
uid 14412,0
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 251,0
)
declText (MLText
uid 14413,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,19000,12200,20000"
st "ADC_CH1_SDO   : std_ulogic"
)
)
*572 (Net
uid 14414,0
lang 11
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 252,0
)
declText (MLText
uid 14415,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,43000,11900,44000"
st "ADC_CH1_CS    : std_ulogic"
)
)
*573 (SaComponent
uid 14416,0
optionalChildren [
*574 (CptPort
uid 14457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14458,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,69625,343000,70375"
)
tg (CPTG
uid 14459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14460,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,69300,347500,70700"
st "SDO"
blo "344000,70500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 125
)
)
)
*575 (CptPort
uid 14453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,67625,343000,68375"
)
tg (CPTG
uid 14455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14456,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,67300,348000,68700"
st "SCLK"
blo "344000,68500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 124
)
)
)
*576 (CptPort
uid 14449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,77625,343000,78375"
)
tg (CPTG
uid 14451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14452,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,77300,348100,78700"
st "reset"
blo "344000,78500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*577 (CptPort
uid 14445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "354000,55625,354750,56375"
)
tg (CPTG
uid 14447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14448,0
va (VaSet
font "Verdana,12,0"
)
xt "346000,55300,353000,56700"
st "PWM_Out"
ju 2
blo "353000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_Out"
t "std_ulogic"
o 127
)
)
)
*578 (CptPort
uid 14441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,57625,343000,58375"
)
tg (CPTG
uid 14443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14444,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,57300,349900,58700"
st "PID_Cfg"
blo "344000,58500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PID_Cfg"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 129
)
)
)
*579 (CptPort
uid 14437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,65625,343000,66375"
)
tg (CPTG
uid 14439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14440,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,65300,349800,66700"
st "en_ADC"
blo "344000,66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en_ADC"
t "std_ulogic"
o 130
)
)
)
*580 (CptPort
uid 14433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14434,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,71625,343000,72375"
)
tg (CPTG
uid 14435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14436,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,71300,348100,72700"
st "CS_n"
blo "344000,72500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 126
)
)
)
*581 (CptPort
uid 14429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,59625,343000,60375"
)
tg (CPTG
uid 14431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14432,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,59300,350400,60700"
st "consigne"
blo "344000,60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 114
)
)
)
*582 (CptPort
uid 14425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,75625,343000,76375"
)
tg (CPTG
uid 14427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14428,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,75300,347800,76700"
st "clock"
blo "344000,76500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
]
shape (Rectangle
uid 14417,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "343000,55000,354000,80000"
)
oxt "15000,6000,26000,31000"
ttg (MlTextGroup
uid 14418,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*583 (Text
uid 14419,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,66300,356750,67500"
st "Poetic"
blo "352950,67300"
tm "BdLibraryNameMgr"
)
*584 (Text
uid 14420,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,67500,362050,68700"
st "motorController"
blo "352950,68500"
tm "CptNameMgr"
)
*585 (Text
uid 14421,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,68700,354650,69900"
st "I7"
blo "352950,69700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14422,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14423,0
text (MLText
uid 14424,0
va (VaSet
font "Courier New,8,0"
)
xt "319000,63500,319000,63500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*586 (SaComponent
uid 14477,0
optionalChildren [
*587 (CptPort
uid 14518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14519,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,97625,343000,98375"
)
tg (CPTG
uid 14520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14521,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,97300,347500,98700"
st "SDO"
blo "344000,98500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 125
)
)
)
*588 (CptPort
uid 14514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,95625,343000,96375"
)
tg (CPTG
uid 14516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14517,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,95300,348000,96700"
st "SCLK"
blo "344000,96500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 124
)
)
)
*589 (CptPort
uid 14510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,105625,343000,106375"
)
tg (CPTG
uid 14512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14513,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,105300,348100,106700"
st "reset"
blo "344000,106500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*590 (CptPort
uid 14506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "354000,83625,354750,84375"
)
tg (CPTG
uid 14508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14509,0
va (VaSet
font "Verdana,12,0"
)
xt "346000,83300,353000,84700"
st "PWM_Out"
ju 2
blo "353000,84500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_Out"
t "std_ulogic"
o 127
)
)
)
*591 (CptPort
uid 14502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,85625,343000,86375"
)
tg (CPTG
uid 14504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14505,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,85300,349900,86700"
st "PID_Cfg"
blo "344000,86500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PID_Cfg"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 129
)
)
)
*592 (CptPort
uid 14498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,93625,343000,94375"
)
tg (CPTG
uid 14500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14501,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,93300,349800,94700"
st "en_ADC"
blo "344000,94500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en_ADC"
t "std_ulogic"
o 130
)
)
)
*593 (CptPort
uid 14494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14495,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,99625,343000,100375"
)
tg (CPTG
uid 14496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14497,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,99300,348100,100700"
st "CS_n"
blo "344000,100500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 126
)
)
)
*594 (CptPort
uid 14490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,87625,343000,88375"
)
tg (CPTG
uid 14492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14493,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,87300,350400,88700"
st "consigne"
blo "344000,88500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 114
)
)
)
*595 (CptPort
uid 14486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "342250,103625,343000,104375"
)
tg (CPTG
uid 14488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14489,0
va (VaSet
font "Verdana,12,0"
)
xt "344000,103300,347800,104700"
st "clock"
blo "344000,104500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
]
shape (Rectangle
uid 14478,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "343000,83000,354000,108000"
)
oxt "15000,6000,26000,31000"
ttg (MlTextGroup
uid 14479,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*596 (Text
uid 14480,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,94300,356750,95500"
st "Poetic"
blo "352950,95300"
tm "BdLibraryNameMgr"
)
*597 (Text
uid 14481,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,95500,362050,96700"
st "motorController"
blo "352950,96500"
tm "CptNameMgr"
)
*598 (Text
uid 14482,0
va (VaSet
font "Verdana,9,1"
)
xt "352950,96700,354650,97900"
st "I9"
blo "352950,97700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14483,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14484,0
text (MLText
uid 14485,0
va (VaSet
font "Courier New,8,0"
)
xt "319000,91500,319000,91500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*599 (PortIoIn
uid 14534,0
shape (CompositeShape
uid 14535,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14536,0
sl 0
ro 270
xt "324000,97625,325500,98375"
)
(Line
uid 14537,0
sl 0
ro 270
xt "325500,98000,326000,98000"
pts [
"325500,98000"
"326000,98000"
]
)
]
)
tg (WTG
uid 14538,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14539,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "311900,97300,323000,98700"
st "ADC_CH2_SDO"
ju 2
blo "323000,98500"
tm "WireNameMgr"
)
)
)
*600 (PortIoOut
uid 14540,0
shape (CompositeShape
uid 14541,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14542,0
sl 0
ro 90
xt "324000,99625,325500,100375"
)
(Line
uid 14543,0
sl 0
ro 90
xt "325500,100000,326000,100000"
pts [
"326000,100000"
"325500,100000"
]
)
]
)
tg (WTG
uid 14544,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14545,0
va (VaSet
font "Verdana,12,0"
)
xt "312900,99300,323000,100700"
st "ADC_CH2_CS"
ju 2
blo "323000,100500"
tm "WireNameMgr"
)
)
)
*601 (Net
uid 14558,0
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 253,0
)
declText (MLText
uid 14559,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,20000,12200,21000"
st "ADC_CH2_SDO   : std_ulogic"
)
)
*602 (Net
uid 14560,0
lang 11
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 254,0
)
declText (MLText
uid 14561,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,44000,11900,45000"
st "ADC_CH2_CS    : std_ulogic"
)
)
*603 (SaComponent
uid 14998,0
optionalChildren [
*604 (CptPort
uid 14962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,1625,256000,2375"
)
tg (CPTG
uid 14964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14965,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,1300,261900,2700"
st "dacSel"
blo "257000,2500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 120
suid 1,0
)
)
)
*605 (CptPort
uid 14966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,-375,256000,375"
)
tg (CPTG
uid 14968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14969,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,-700,260700,700"
st "data"
blo "257000,500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 115
suid 2,0
)
)
)
*606 (CptPort
uid 14970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,-11375,256000,-10625"
)
tg (CPTG
uid 14972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14973,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,-11700,260900,-10300"
st "send"
blo "257000,-10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "send"
t "std_ulogic"
o 120
suid 3,0
)
)
)
*607 (CptPort
uid 14974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "269000,-11375,269750,-10625"
)
tg (CPTG
uid 14976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14977,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,-11700,268000,-10300"
st "masterData"
ju 2
blo "268000,-10500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 118
suid 4,0
)
)
)
*608 (CptPort
uid 14978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14979,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "269000,-9375,269750,-8625"
)
tg (CPTG
uid 14980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14981,0
va (VaSet
font "Verdana,12,0"
)
xt "259900,-9700,268000,-8300"
st "masterFull"
ju 2
blo "268000,-8500"
)
)
thePort (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 118
suid 5,0
)
)
)
*609 (CptPort
uid 14982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "269000,-7375,269750,-6625"
)
tg (CPTG
uid 14984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14985,0
va (VaSet
font "Verdana,12,0"
)
xt "261000,-7700,268000,-6300"
st "masterWr"
ju 2
blo "268000,-6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 117
suid 6,0
)
)
)
*610 (CptPort
uid 14986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,3625,256000,4375"
)
tg (CPTG
uid 14988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14989,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,3300,261300,4700"
st "mode"
blo "257000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "mode"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 7
suid 9,0
)
)
)
*611 (CptPort
uid 14990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,9625,256000,10375"
)
tg (CPTG
uid 14992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14993,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,9300,260800,10700"
st "clock"
blo "257000,10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*612 (CptPort
uid 14994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,10625,256000,11375"
)
tg (CPTG
uid 14996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14997,0
va (VaSet
font "Verdana,12,0"
)
xt "257000,10300,261100,11700"
st "reset"
blo "257000,11500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
]
shape (Rectangle
uid 14999,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,-15000,269000,13000"
)
oxt "15000,6000,28000,34000"
ttg (MlTextGroup
uid 15000,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*613 (Text
uid 15001,0
va (VaSet
font "Verdana,9,1"
)
xt "260600,-5200,264400,-4000"
st "Poetic"
blo "260600,-4200"
tm "BdLibraryNameMgr"
)
*614 (Text
uid 15002,0
va (VaSet
font "Verdana,9,1"
)
xt "260600,-4000,263300,-2800"
st "DAC"
blo "260600,-3000"
tm "CptNameMgr"
)
*615 (Text
uid 15003,0
va (VaSet
font "Verdana,9,1"
)
xt "260600,-2800,262900,-1600"
st "I11"
blo "260600,-1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15004,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15005,0
text (MLText
uid 15006,0
va (VaSet
font "Courier New,8,0"
)
xt "228500,-8000,246000,-6400"
st "adcBitNb  = 12    ( positive )  
dataBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dataBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*616 (SaComponent
uid 15096,0
optionalChildren [
*617 (CptPort
uid 15048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301000,-11375,301750,-10625"
)
tg (CPTG
uid 15050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15051,0
va (VaSet
)
xt "297000,-11600,300000,-10400"
st "sClk"
ju 2
blo "300000,-10600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 1,0
)
)
)
*618 (CptPort
uid 15052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,625,284000,1375"
)
tg (CPTG
uid 15054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15055,0
va (VaSet
)
xt "285000,400,288400,1600"
st "clock"
blo "285000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*619 (CptPort
uid 15056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,2625,284000,3375"
)
tg (CPTG
uid 15058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15059,0
va (VaSet
)
xt "285000,2400,288300,3600"
st "reset"
blo "285000,3400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*620 (CptPort
uid 15060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15061,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-5375,284000,-4625"
)
tg (CPTG
uid 15062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15063,0
va (VaSet
)
xt "285000,-5600,292300,-4400"
st "slaveEmpty"
blo "285000,-4600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*621 (CptPort
uid 15064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15065,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-11375,284000,-10625"
)
tg (CPTG
uid 15066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15067,0
va (VaSet
)
xt "285000,-11600,291700,-10400"
st "masterFull"
blo "285000,-10600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*622 (CptPort
uid 15068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-3375,284000,-2625"
)
tg (CPTG
uid 15070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15071,0
va (VaSet
)
xt "285000,-3600,289700,-2400"
st "slaveRd"
blo "285000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*623 (CptPort
uid 15072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-9375,284000,-8625"
)
tg (CPTG
uid 15074,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15075,0
va (VaSet
)
xt "285000,-9600,290500,-8400"
st "masterWr"
blo "285000,-8600"
)
)
thePort (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*624 (CptPort
uid 15076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15077,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-7375,284000,-6625"
)
tg (CPTG
uid 15078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15079,0
va (VaSet
)
xt "285000,-7600,290800,-6400"
st "slaveData"
blo "285000,-6600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2011,0
)
)
)
*625 (CptPort
uid 15080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "283250,-13375,284000,-12625"
)
tg (CPTG
uid 15082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15083,0
va (VaSet
)
xt "285000,-13600,292300,-12400"
st "masterData"
blo "285000,-12600"
)
)
thePort (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 2012,0
)
)
)
*626 (CptPort
uid 15084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301000,-9375,301750,-8625"
)
tg (CPTG
uid 15086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15087,0
va (VaSet
)
xt "296300,-9600,300000,-8400"
st "MOSI"
ju 2
blo "300000,-8600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*627 (CptPort
uid 15088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15089,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301000,-7375,301750,-6625"
)
tg (CPTG
uid 15090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15091,0
va (VaSet
)
xt "296300,-7600,300000,-6400"
st "MISO"
ju 2
blo "300000,-6600"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 2014,0
)
)
)
*628 (CptPort
uid 15092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "301000,-13375,301750,-12625"
)
tg (CPTG
uid 15094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15095,0
va (VaSet
)
xt "296700,-13600,300000,-12400"
st "SS_n"
ju 2
blo "300000,-12600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 2018,0
)
)
)
]
shape (Rectangle
uid 15097,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "284000,-17000,301000,5000"
)
oxt "39000,8000,56000,30000"
ttg (MlTextGroup
uid 15098,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*629 (Text
uid 15099,0
va (VaSet
font "Verdana,9,1"
)
xt "284600,4800,287000,6000"
st "SPI"
blo "284600,5800"
tm "BdLibraryNameMgr"
)
*630 (Text
uid 15100,0
va (VaSet
font "Verdana,9,1"
)
xt "284600,6000,293300,7200"
st "spiFifo_master"
blo "284600,7000"
tm "CptNameMgr"
)
*631 (Text
uid 15101,0
va (VaSet
font "Verdana,9,1"
)
xt "284600,7200,286900,8400"
st "I13"
blo "284600,8200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15102,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15103,0
text (MLText
uid 15104,0
va (VaSet
font "Verdana,8,0"
)
xt "284000,8200,302800,14200"
st "dataBitNb      = 8         ( positive   )  
fifoDepth      = 8         ( positive   )  
clockFrequency = 20.0E6    ( real       )  
spiFrequency   = 2.0E6     ( real       )  
cPol           = '0'       ( std_ulogic )  
cPha           = '0'       ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "fifoDepth"
type "positive"
value "8"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*632 (Blk
uid 15549,0
shape (Rectangle
uid 15550,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "145000,41000,153000,57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15551,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*633 (Text
uid 15552,0
va (VaSet
)
xt "146950,44200,150850,45400"
st "Poetic"
blo "146950,45200"
tm "BdLibraryNameMgr"
)
*634 (Text
uid 15553,0
va (VaSet
)
xt "146950,45400,152650,46600"
st "Converter"
blo "146950,46400"
tm "BlkNameMgr"
)
*635 (Text
uid 15554,0
va (VaSet
)
xt "146950,46600,149550,47800"
st "I12"
blo "146950,47600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15555,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15556,0
text (MLText
uid 15557,0
va (VaSet
isHidden 1
)
xt "146950,54200,146950,54200"
)
header ""
)
elements [
]
)
)
*636 (Net
uid 15592,0
lang 11
decl (Decl
n "OutAscii"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 125
suid 265,0
)
declText (MLText
uid 15593,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,130000,26800,131000"
st "SIGNAL OutAscii      : std_ulogic_vector(adcBitNb-1 DOWNTO 0)"
)
)
*637 (Net
uid 15604,0
lang 11
decl (Decl
n "inTrigger"
t "std_ulogic"
o 126
suid 267,0
)
declText (MLText
uid 15605,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,145000,13400,146000"
st "SIGNAL inTrigger     : std_ulogic"
)
)
*638 (Net
uid 15606,0
lang 11
decl (Decl
n "InBinary"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 111
suid 268,0
)
declText (MLText
uid 15607,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,129000,27000,130000"
st "SIGNAL InBinary      : std_ulogic_vector(adcBitNb-1 DOWNTO 0)"
)
)
*639 (Net
uid 15618,0
lang 11
decl (Decl
n "OutTrigger"
t "std_ulogic"
o 128
suid 270,0
)
declText (MLText
uid 15619,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,131000,13800,132000"
st "SIGNAL OutTrigger    : std_ulogic"
)
)
*640 (Net
uid 15630,0
lang 11
decl (Decl
n "busy"
t "std_ulogic"
o 129
suid 272,0
)
declText (MLText
uid 15631,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,141000,13300,142000"
st "SIGNAL busy          : std_ulogic"
)
)
*641 (Net
uid 16359,0
lang 11
decl (Decl
n "Sa_top"
t "std_ulogic"
o 134
suid 283,0
)
declText (MLText
uid 16360,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,135000,13600,136000"
st "SIGNAL Sa_top        : std_ulogic"
)
)
*642 (Net
uid 16361,0
lang 11
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 135
suid 284,0
)
declText (MLText
uid 16362,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,134000,13600,135000"
st "SIGNAL Sa_bot        : std_ulogic"
)
)
*643 (Net
uid 16363,0
lang 11
decl (Decl
n "Sb_top"
t "std_ulogic"
o 136
suid 285,0
)
declText (MLText
uid 16364,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,137000,13600,138000"
st "SIGNAL Sb_top        : std_ulogic"
)
)
*644 (Net
uid 16365,0
lang 11
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 137
suid 286,0
)
declText (MLText
uid 16366,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,136000,13600,137000"
st "SIGNAL Sb_bot        : std_ulogic"
)
)
*645 (Net
uid 16367,0
lang 11
decl (Decl
n "Sc_top"
t "std_ulogic"
o 138
suid 287,0
)
declText (MLText
uid 16368,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,139000,13500,140000"
st "SIGNAL Sc_top        : std_ulogic"
)
)
*646 (Net
uid 16369,0
lang 11
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 139
suid 288,0
)
declText (MLText
uid 16370,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,138000,13500,139000"
st "SIGNAL Sc_bot        : std_ulogic"
)
)
*647 (Net
uid 16371,0
lang 11
decl (Decl
n "PWM_in"
t "std_ulogic"
o 133
suid 289,0
)
declText (MLText
uid 16372,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,133000,14000,134000"
st "SIGNAL PWM_in        : std_ulogic"
)
)
*648 (Net
uid 16373,0
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 130
suid 290,0
)
declText (MLText
uid 16374,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,125000,13300,126000"
st "SIGNAL Hall_A        : std_ulogic"
)
)
*649 (Net
uid 16375,0
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 131
suid 291,0
)
declText (MLText
uid 16376,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,126000,13300,127000"
st "SIGNAL Hall_B        : std_ulogic"
)
)
*650 (Net
uid 16377,0
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 132
suid 292,0
)
declText (MLText
uid 16378,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,127000,13400,128000"
st "SIGNAL Hall_C        : std_ulogic"
)
)
*651 (SaComponent
uid 16822,0
optionalChildren [
*652 (CptPort
uid 16774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,163625,303000,164375"
)
tg (CPTG
uid 16776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16777,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,163300,307800,164700"
st "clock"
blo "304000,164500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*653 (CptPort
uid 16778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,152625,303000,153375"
)
tg (CPTG
uid 16780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16781,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,152300,308700,153700"
st "Hall_A"
blo "304000,153500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 130
suid 2,0
)
)
)
*654 (CptPort
uid 16782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,154625,303000,155375"
)
tg (CPTG
uid 16784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16785,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,154300,308700,155700"
st "Hall_B"
blo "304000,155500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 131
suid 3,0
)
)
)
*655 (CptPort
uid 16786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,156625,303000,157375"
)
tg (CPTG
uid 16788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16789,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,156300,308800,157700"
st "Hall_C"
blo "304000,157500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 132
suid 4,0
)
)
)
*656 (CptPort
uid 16790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,139625,303000,140375"
)
tg (CPTG
uid 16792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16793,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,139300,309800,140700"
st "PWM_in"
blo "304000,140500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "PWM_in"
t "std_ulogic"
o 133
suid 5,0
)
)
)
*657 (CptPort
uid 16794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "302250,164625,303000,165375"
)
tg (CPTG
uid 16796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16797,0
va (VaSet
font "Verdana,12,0"
)
xt "304000,164300,308100,165700"
st "reset"
blo "304000,165500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 6,0
)
)
)
*658 (CptPort
uid 16798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,144625,318750,145375"
)
tg (CPTG
uid 16800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16801,0
va (VaSet
font "Verdana,12,0"
)
xt "311700,144300,317000,145700"
st "Sa_bot"
ju 2
blo "317000,145500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 135
suid 7,0
)
)
)
*659 (CptPort
uid 16802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,142625,318750,143375"
)
tg (CPTG
uid 16804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16805,0
va (VaSet
font "Verdana,12,0"
)
xt "311700,142300,317000,143700"
st "Sa_top"
ju 2
blo "317000,143500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_top"
t "std_ulogic"
o 134
suid 8,0
)
)
)
*660 (CptPort
uid 16806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,148625,318750,149375"
)
tg (CPTG
uid 16808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16809,0
va (VaSet
font "Verdana,12,0"
)
xt "311700,148300,317000,149700"
st "Sb_bot"
ju 2
blo "317000,149500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 137
suid 9,0
)
)
)
*661 (CptPort
uid 16810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,146625,318750,147375"
)
tg (CPTG
uid 16812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16813,0
va (VaSet
font "Verdana,12,0"
)
xt "311700,146300,317000,147700"
st "Sb_top"
ju 2
blo "317000,147500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_top"
t "std_ulogic"
o 136
suid 10,0
)
)
)
*662 (CptPort
uid 16814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,152625,318750,153375"
)
tg (CPTG
uid 16816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16817,0
va (VaSet
font "Verdana,12,0"
)
xt "311900,152300,317000,153700"
st "Sc_bot"
ju 2
blo "317000,153500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 139
suid 11,0
)
)
)
*663 (CptPort
uid 16818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "318000,150625,318750,151375"
)
tg (CPTG
uid 16820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16821,0
va (VaSet
font "Verdana,12,0"
)
xt "311900,150300,317000,151700"
st "Sc_top"
ju 2
blo "317000,151500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_top"
t "std_ulogic"
o 138
suid 12,0
)
)
)
]
shape (Rectangle
uid 16823,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "303000,136000,318000,167000"
)
oxt "15000,6000,30000,37000"
ttg (MlTextGroup
uid 16824,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*664 (Text
uid 16825,0
va (VaSet
font "Verdana,9,1"
)
xt "306150,150300,309950,151500"
st "Poetic"
blo "306150,151300"
tm "BdLibraryNameMgr"
)
*665 (Text
uid 16826,0
va (VaSet
font "Verdana,9,1"
)
xt "306150,151500,314850,152700"
st "BLDCController"
blo "306150,152500"
tm "CptNameMgr"
)
*666 (Text
uid 16827,0
va (VaSet
font "Verdana,9,1"
)
xt "306150,152700,308450,153900"
st "I14"
blo "306150,153700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16828,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16829,0
text (MLText
uid 16830,0
va (VaSet
font "Courier New,8,0"
)
xt "281000,147500,281000,147500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*667 (Net
uid 17343,0
lang 11
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 140
suid 295,0
)
declText (MLText
uid 17344,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,157000,23600,158000"
st "SIGNAL speed         : std_ulogic_vector(11 DOWNTO 0)"
)
)
*668 (SaComponent
uid 17371,0
optionalChildren [
*669 (CptPort
uid 17347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,140625,344000,141375"
)
tg (CPTG
uid 17349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17350,0
va (VaSet
font "Verdana,12,0"
)
xt "345000,140300,348800,141700"
st "clock"
blo "345000,141500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*670 (CptPort
uid 17351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,127625,344000,128375"
)
tg (CPTG
uid 17353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17354,0
va (VaSet
font "Verdana,12,0"
)
xt "345000,127300,349700,128700"
st "Hall_A"
blo "345000,128500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 130
suid 2,0
)
)
)
*671 (CptPort
uid 17355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,129625,344000,130375"
)
tg (CPTG
uid 17357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17358,0
va (VaSet
font "Verdana,12,0"
)
xt "345000,129300,349700,130700"
st "Hall_B"
blo "345000,130500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 131
suid 3,0
)
)
)
*672 (CptPort
uid 17359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,131625,344000,132375"
)
tg (CPTG
uid 17361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17362,0
va (VaSet
font "Verdana,12,0"
)
xt "345000,131300,349800,132700"
st "Hall_C"
blo "345000,132500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 132
suid 4,0
)
)
)
*673 (CptPort
uid 17363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343250,141625,344000,142375"
)
tg (CPTG
uid 17365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17366,0
va (VaSet
font "Verdana,12,0"
)
xt "345000,141300,349100,142700"
st "reset"
blo "345000,142500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 5,0
)
)
)
*674 (CptPort
uid 17367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "352000,128625,352750,129375"
)
tg (CPTG
uid 17369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17370,0
va (VaSet
font "Verdana,12,0"
)
xt "346300,128300,351000,129700"
st "speed"
ju 2
blo "351000,129500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 140
suid 6,0
)
)
)
]
shape (Rectangle
uid 17372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "344000,126000,352000,143000"
)
oxt "15000,6000,23000,23000"
ttg (MlTextGroup
uid 17373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*675 (Text
uid 17374,0
va (VaSet
font "Verdana,9,1"
)
xt "342150,133300,345950,134500"
st "Poetic"
blo "342150,134300"
tm "BdLibraryNameMgr"
)
*676 (Text
uid 17375,0
va (VaSet
font "Verdana,9,1"
)
xt "342150,134500,353850,135700"
st "BLDCSpeedController"
blo "342150,135500"
tm "CptNameMgr"
)
*677 (Text
uid 17376,0
va (VaSet
font "Verdana,9,1"
)
xt "342150,135700,344450,136900"
st "I15"
blo "342150,136700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17378,0
text (MLText
uid 17379,0
va (VaSet
font "Courier New,8,0"
)
xt "318500,130500,318500,130500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*678 (SaComponent
uid 17444,0
optionalChildren [
*679 (CptPort
uid 17380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17381,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,51625,264000,52375"
)
tg (CPTG
uid 17382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17383,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,51300,270900,52700"
st "ADC_CS"
blo "265000,52500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 9
suid 1,0
)
)
)
*680 (CptPort
uid 17384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17385,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,47625,264000,48375"
)
tg (CPTG
uid 17386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17387,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,47300,272400,48700"
st "ADC_SCLK"
blo "265000,48500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 2,0
)
)
)
*681 (CptPort
uid 17388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,49625,264000,50375"
)
tg (CPTG
uid 17390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17391,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,49300,271900,50700"
st "ADC_SDO"
blo "265000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*682 (CptPort
uid 17392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "288000,44625,288750,45375"
)
tg (CPTG
uid 17394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17395,0
va (VaSet
font "Verdana,12,0"
)
xt "279900,44300,287000,45700"
st "BP_PWMA"
ju 2
blo "287000,45500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 11
suid 4,0
)
)
)
*683 (CptPort
uid 17396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "288000,47625,288750,48375"
)
tg (CPTG
uid 17398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17399,0
va (VaSet
font "Verdana,12,0"
)
xt "279900,47300,287000,48700"
st "BP_PWMB"
ju 2
blo "287000,48500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 12
suid 5,0
)
)
)
*684 (CptPort
uid 17400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,75625,264000,76375"
)
tg (CPTG
uid 17402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17403,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,75300,268800,76700"
st "clock"
blo "265000,76500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*685 (CptPort
uid 17404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,77625,264000,78375"
)
tg (CPTG
uid 17406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17407,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,77300,269100,78700"
st "reset"
blo "265000,78500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*686 (CptPort
uid 17408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17409,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,59625,264000,60375"
)
tg (CPTG
uid 17410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17411,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,59300,270700,60700"
st "USB_RX"
blo "265000,60500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 16
suid 8,0
)
)
)
*687 (CptPort
uid 17412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,57625,264000,58375"
)
tg (CPTG
uid 17414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17415,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,57300,270600,58700"
st "USB_TX"
blo "265000,58500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*688 (CptPort
uid 17416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,65625,264000,66375"
)
tg (CPTG
uid 17418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17419,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,65300,266600,66700"
st "P"
blo "265000,66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 10,0
)
)
)
*689 (CptPort
uid 17420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,66625,264000,67375"
)
tg (CPTG
uid 17422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17423,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,66300,266300,67700"
st "I"
blo "265000,67500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 11,0
)
)
)
*690 (CptPort
uid 17424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,67625,264000,68375"
)
tg (CPTG
uid 17426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17427,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,67300,266700,68700"
st "D"
blo "265000,68500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*691 (CptPort
uid 17428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,68625,264000,69375"
)
tg (CPTG
uid 17430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17431,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,68300,270100,69700"
st "enable"
blo "265000,69500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*692 (CptPort
uid 17432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,41625,264000,42375"
)
tg (CPTG
uid 17434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17435,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,41300,272500,42700"
st "DAC_SYNC"
blo "265000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SYNC"
t "std_ulogic"
o 15
suid 14,0
)
)
)
*693 (CptPort
uid 17436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17437,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,39625,264000,40375"
)
tg (CPTG
uid 17438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17439,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,39300,272400,40700"
st "DAC_SCLK"
blo "265000,40500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SCLK"
t "std_ulogic"
o 13
suid 15,0
)
)
)
*694 (CptPort
uid 17440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17441,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "263250,43625,264000,44375"
)
tg (CPTG
uid 17442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17443,0
va (VaSet
font "Verdana,12,0"
)
xt "265000,43300,271900,44700"
st "DAC_SDO"
blo "265000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SDO"
t "std_ulogic"
o 14
suid 17,0
)
)
)
]
shape (Rectangle
uid 17445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "264000,34000,288000,83000"
)
oxt "15000,-1000,39000,48000"
ttg (MlTextGroup
uid 17446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*695 (Text
uid 17447,0
va (VaSet
font "Verdana,9,1"
)
xt "270100,59800,273900,61000"
st "Poetic"
blo "270100,60800"
tm "BdLibraryNameMgr"
)
*696 (Text
uid 17448,0
va (VaSet
font "Verdana,9,1"
)
xt "270100,61000,281900,62200"
st "SimplePoeticDcMotor"
blo "270100,62000"
tm "CptNameMgr"
)
*697 (Text
uid 17449,0
va (VaSet
font "Verdana,9,1"
)
xt "270100,62200,272400,63400"
st "I10"
blo "270100,63200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17451,0
text (MLText
uid 17452,0
va (VaSet
font "Courier New,8,0"
)
xt "242000,57000,260000,61800"
st "dataBitNb  = 8     ( positive )  
pidBitNb   = 12    ( positive )  
adcBitNb   = 12    ( positive )  
dacBitNb   = 8     ( positive )  
dacChBitNb = 2     ( positive )  
dacOpBitNb = 2     ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*698 (Net
uid 17919,0
lang 11
decl (Decl
n "ledState_0"
t "std_ulogic"
o 150
suid 306,0
)
declText (MLText
uid 17920,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,146000,13900,147000"
st "SIGNAL ledState_0    : std_ulogic"
)
)
*699 (Net
uid 17931,0
lang 11
decl (Decl
n "ledState_1"
t "std_ulogic"
o 151
suid 308,0
)
declText (MLText
uid 17932,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,147000,13900,148000"
st "SIGNAL ledState_1    : std_ulogic"
)
)
*700 (Net
uid 17933,0
lang 11
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 141
suid 309,0
)
declText (MLText
uid 17934,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,121000,14700,122000"
st "SIGNAL DAC0_SCLK     : std_ulogic"
)
)
*701 (Net
uid 17935,0
lang 11
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 142
suid 310,0
)
declText (MLText
uid 17936,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,123000,14800,124000"
st "SIGNAL DAC0_SYNC     : std_ulogic"
)
)
*702 (Net
uid 17937,0
lang 11
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 143
suid 311,0
)
declText (MLText
uid 17938,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,122000,14600,123000"
st "SIGNAL DAC0_SDO      : std_ulogic"
)
)
*703 (Net
uid 17939,0
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 146
suid 312,0
)
declText (MLText
uid 17940,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,132000,12800,133000"
st "SIGNAL P             : std_ulogic"
)
)
*704 (Net
uid 17941,0
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 147
suid 313,0
)
declText (MLText
uid 17942,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,128000,12600,129000"
st "SIGNAL I             : std_ulogic"
)
)
*705 (Net
uid 17943,0
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 148
suid 314,0
)
declText (MLText
uid 17944,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,120000,12900,121000"
st "SIGNAL D             : std_ulogic"
)
)
*706 (SaComponent
uid 18149,0
optionalChildren [
*707 (CptPort
uid 18061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,123625,419000,124375"
)
tg (CPTG
uid 18063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18064,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,123300,423800,124700"
st "clock"
blo "420000,124500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 11,0
)
)
)
*708 (CptPort
uid 18065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,113625,419000,114375"
)
tg (CPTG
uid 18067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18068,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,113300,421700,114700"
st "D"
blo "420000,114500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 148
suid 12,0
)
)
)
*709 (CptPort
uid 18069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,90625,419000,91375"
)
tg (CPTG
uid 18071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18072,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,90300,428200,91700"
st "DAC0_SCLK"
blo "420000,91500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 141
suid 13,0
)
)
)
*710 (CptPort
uid 18073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18074,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,94625,419000,95375"
)
tg (CPTG
uid 18075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18076,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,94300,427700,95700"
st "DAC0_SDO"
blo "420000,95500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 143
suid 14,0
)
)
)
*711 (CptPort
uid 18077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18078,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,92625,419000,93375"
)
tg (CPTG
uid 18079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18080,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,92300,428300,93700"
st "DAC0_SYNC"
blo "420000,93500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 142
suid 15,0
)
)
)
*712 (CptPort
uid 18081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,115625,419000,116375"
)
tg (CPTG
uid 18083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18084,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,115300,425100,116700"
st "enable"
blo "420000,116500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 114
suid 16,0
)
)
)
*713 (CptPort
uid 18085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,68625,419000,69375"
)
tg (CPTG
uid 18087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18088,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,68300,424700,69700"
st "Hall_A"
blo "420000,69500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_A"
t "std_ulogic"
o 130
suid 17,0
)
)
)
*714 (CptPort
uid 18089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,70625,419000,71375"
)
tg (CPTG
uid 18091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18092,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,70300,424700,71700"
st "Hall_B"
blo "420000,71500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_B"
t "std_ulogic"
o 131
suid 18,0
)
)
)
*715 (CptPort
uid 18093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,72625,419000,73375"
)
tg (CPTG
uid 18095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18096,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,72300,424800,73700"
st "Hall_C"
blo "420000,73500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Hall_C"
t "std_ulogic"
o 132
suid 19,0
)
)
)
*716 (CptPort
uid 18097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,111625,419000,112375"
)
tg (CPTG
uid 18099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18100,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,111300,421300,112700"
st "I"
blo "420000,112500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 147
suid 20,0
)
)
)
*717 (CptPort
uid 18101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18102,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,51625,419000,52375"
)
tg (CPTG
uid 18103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18104,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,51300,428500,52700"
st "ledState_0"
blo "420000,52500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 150
suid 21,0
)
)
)
*718 (CptPort
uid 18105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18106,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,53625,419000,54375"
)
tg (CPTG
uid 18107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18108,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,53300,428500,54700"
st "ledState_1"
blo "420000,54500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 151
suid 22,0
)
)
)
*719 (CptPort
uid 18109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,109625,419000,110375"
)
tg (CPTG
uid 18111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18112,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,109300,421600,110700"
st "P"
blo "420000,110500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 146
suid 23,0
)
)
)
*720 (CptPort
uid 18113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,125625,419000,126375"
)
tg (CPTG
uid 18115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18116,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,125300,424100,126700"
st "reset"
blo "420000,126500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 24,0
)
)
)
*721 (CptPort
uid 18117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,60625,451750,61375"
)
tg (CPTG
uid 18119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18120,0
va (VaSet
font "Verdana,12,0"
)
xt "444700,60300,450000,61700"
st "Sa_bot"
ju 2
blo "450000,61500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 135
suid 25,0
)
)
)
*722 (CptPort
uid 18121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,58625,451750,59375"
)
tg (CPTG
uid 18123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18124,0
va (VaSet
font "Verdana,12,0"
)
xt "444700,58300,450000,59700"
st "Sa_top"
ju 2
blo "450000,59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sa_top"
t "std_ulogic"
o 134
suid 26,0
)
)
)
*723 (CptPort
uid 18125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,64625,451750,65375"
)
tg (CPTG
uid 18127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18128,0
va (VaSet
font "Verdana,12,0"
)
xt "444700,64300,450000,65700"
st "Sb_bot"
ju 2
blo "450000,65500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 137
suid 27,0
)
)
)
*724 (CptPort
uid 18129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,62625,451750,63375"
)
tg (CPTG
uid 18131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18132,0
va (VaSet
font "Verdana,12,0"
)
xt "444700,62300,450000,63700"
st "Sb_top"
ju 2
blo "450000,63500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sb_top"
t "std_ulogic"
o 136
suid 28,0
)
)
)
*725 (CptPort
uid 18133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,68625,451750,69375"
)
tg (CPTG
uid 18135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18136,0
va (VaSet
font "Verdana,12,0"
)
xt "444900,68300,450000,69700"
st "Sc_bot"
ju 2
blo "450000,69500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 139
suid 29,0
)
)
)
*726 (CptPort
uid 18137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "451000,66625,451750,67375"
)
tg (CPTG
uid 18139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18140,0
va (VaSet
font "Verdana,12,0"
)
xt "444900,66300,450000,67700"
st "Sc_top"
ju 2
blo "450000,67500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Sc_top"
t "std_ulogic"
o 138
suid 30,0
)
)
)
*727 (CptPort
uid 18141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18142,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,102625,419000,103375"
)
tg (CPTG
uid 18143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18144,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,102300,425700,103700"
st "USB_RX"
blo "420000,103500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 71
suid 31,0
)
)
)
*728 (CptPort
uid 18145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "418250,100625,419000,101375"
)
tg (CPTG
uid 18147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18148,0
va (VaSet
font "Verdana,12,0"
)
xt "420000,100300,425600,101700"
st "USB_TX"
blo "420000,101500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 22
suid 32,0
)
)
)
]
shape (Rectangle
uid 18150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "419000,49000,451000,132000"
)
oxt "15000,6000,47000,89000"
ttg (MlTextGroup
uid 18151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*729 (Text
uid 18152,0
va (VaSet
font "Verdana,9,1"
)
xt "429850,89300,433650,90500"
st "Poetic"
blo "429850,90300"
tm "BdLibraryNameMgr"
)
*730 (Text
uid 18153,0
va (VaSet
font "Verdana,9,1"
)
xt "429850,90500,440150,91700"
st "SimplePoeticBLDC"
blo "429850,91500"
tm "CptNameMgr"
)
*731 (Text
uid 18154,0
va (VaSet
font "Verdana,9,1"
)
xt "429850,91700,432150,92900"
st "I16"
blo "429850,92700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18156,0
text (MLText
uid 18157,0
va (VaSet
font "Courier New,8,0"
)
xt "405500,86500,405500,86500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*732 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "35000,31000,42250,31000"
pts [
"35000,31000"
"42250,31000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,29600,38800,31000"
st "clock"
blo "35000,30800"
tm "WireNameMgr"
)
)
on &2
)
*733 (Wire
uid 2357,0
shape (OrthoPolyLine
uid 2358,0
va (VaSet
vasetType 3
)
xt "35000,33000,42250,33000"
pts [
"35000,33000"
"42250,33000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2364,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,31600,38100,33000"
st "reset"
blo "34000,32800"
tm "WireNameMgr"
)
)
on &14
)
*734 (Wire
uid 2989,0
shape (OrthoPolyLine
uid 2990,0
va (VaSet
vasetType 3
)
xt "124000,172000,135250,172000"
pts [
"124000,172000"
"135250,172000"
]
)
start &16
end &344
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2994,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,170600,138100,172000"
st "ADC_CH3_SDO"
blo "127000,171800"
tm "WireNameMgr"
)
)
on &17
)
*735 (Wire
uid 3003,0
shape (OrthoPolyLine
uid 3004,0
va (VaSet
vasetType 3
)
xt "124000,200000,135250,200000"
pts [
"124000,200000"
"135250,200000"
]
)
start &18
end &355
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3008,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,198600,138100,200000"
st "ADC_CH4_SDO"
blo "127000,199800"
tm "WireNameMgr"
)
)
on &19
)
*736 (Wire
uid 3017,0
shape (OrthoPolyLine
uid 3018,0
va (VaSet
vasetType 3
)
xt "124000,228000,135250,228000"
pts [
"124000,228000"
"135250,228000"
]
)
start &20
end &366
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3022,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,226600,138100,228000"
st "ADC_CH5_SDO"
blo "127000,227800"
tm "WireNameMgr"
)
)
on &21
)
*737 (Wire
uid 3031,0
shape (OrthoPolyLine
uid 3032,0
va (VaSet
vasetType 3
)
xt "124000,257000,135250,257000"
pts [
"124000,257000"
"135250,257000"
]
)
start &22
end &377
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3036,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,255600,138100,257000"
st "ADC_CH6_SDO"
blo "127000,256800"
tm "WireNameMgr"
)
)
on &23
)
*738 (Wire
uid 3045,0
shape (OrthoPolyLine
uid 3046,0
va (VaSet
vasetType 3
)
xt "124000,285000,135250,285000"
pts [
"124000,285000"
"135250,285000"
]
)
start &24
end &388
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3050,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,283600,138100,285000"
st "ADC_CH7_SDO"
blo "127000,284800"
tm "WireNameMgr"
)
)
on &25
)
*739 (Wire
uid 3059,0
shape (OrthoPolyLine
uid 3060,0
va (VaSet
vasetType 3
)
xt "124000,312000,135250,312000"
pts [
"124000,312000"
"135250,312000"
]
)
start &26
end &399
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3064,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,310600,138100,312000"
st "ADC_CH8_SDO"
blo "127000,311800"
tm "WireNameMgr"
)
)
on &27
)
*740 (Wire
uid 3073,0
shape (OrthoPolyLine
uid 3074,0
va (VaSet
vasetType 3
)
xt "124000,339000,135250,339000"
pts [
"124000,339000"
"135250,339000"
]
)
start &28
end &410
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3078,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,337600,138100,339000"
st "ADC_CH9_SDO"
blo "127000,338800"
tm "WireNameMgr"
)
)
on &29
)
*741 (Wire
uid 3087,0
shape (OrthoPolyLine
uid 3088,0
va (VaSet
vasetType 3
)
xt "181000,90000,193250,90000"
pts [
"181000,90000"
"193250,90000"
]
)
start &30
end &421
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3092,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,88600,196900,90000"
st "ADC_CH10_SDO"
blo "185000,89800"
tm "WireNameMgr"
)
)
on &31
)
*742 (Wire
uid 3101,0
shape (OrthoPolyLine
uid 3102,0
va (VaSet
vasetType 3
)
xt "182000,117000,193250,117000"
pts [
"182000,117000"
"193250,117000"
]
)
start &32
end &432
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3106,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,115600,196900,117000"
st "ADC_CH11_SDO"
blo "185000,116800"
tm "WireNameMgr"
)
)
on &33
)
*743 (Wire
uid 3115,0
shape (OrthoPolyLine
uid 3116,0
va (VaSet
vasetType 3
)
xt "182000,145000,193250,145000"
pts [
"182000,145000"
"193250,145000"
]
)
start &34
end &443
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3120,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,143600,196900,145000"
st "ADC_CH12_SDO"
blo "185000,144800"
tm "WireNameMgr"
)
)
on &35
)
*744 (Wire
uid 3129,0
shape (OrthoPolyLine
uid 3130,0
va (VaSet
vasetType 3
)
xt "182000,172000,193250,172000"
pts [
"182000,172000"
"193250,172000"
]
)
start &36
end &454
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3134,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,170600,196900,172000"
st "ADC_CH13_SDO"
blo "185000,171800"
tm "WireNameMgr"
)
)
on &37
)
*745 (Wire
uid 3143,0
shape (OrthoPolyLine
uid 3144,0
va (VaSet
vasetType 3
)
xt "182000,200000,193250,200000"
pts [
"182000,200000"
"193250,200000"
]
)
start &38
end &465
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3148,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,198600,196900,200000"
st "ADC_CH14_SDO"
blo "185000,199800"
tm "WireNameMgr"
)
)
on &39
)
*746 (Wire
uid 3157,0
shape (OrthoPolyLine
uid 3158,0
va (VaSet
vasetType 3
)
xt "182000,228000,193250,228000"
pts [
"182000,228000"
"193250,228000"
]
)
start &40
end &476
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3162,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,226600,196900,228000"
st "ADC_CH15_SDO"
blo "185000,227800"
tm "WireNameMgr"
)
)
on &41
)
*747 (Wire
uid 3171,0
shape (OrthoPolyLine
uid 3172,0
va (VaSet
vasetType 3
)
xt "182000,257000,193250,257000"
pts [
"182000,257000"
"193250,257000"
]
)
start &42
end &487
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3176,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,255600,196900,257000"
st "ADC_CH16_SDO"
blo "185000,256800"
tm "WireNameMgr"
)
)
on &43
)
*748 (Wire
uid 3185,0
shape (OrthoPolyLine
uid 3186,0
va (VaSet
vasetType 3
)
xt "182000,285000,193250,285000"
pts [
"182000,285000"
"193250,285000"
]
)
start &44
end &498
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3190,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,283600,196900,285000"
st "ADC_CH17_SDO"
blo "185000,284800"
tm "WireNameMgr"
)
)
on &45
)
*749 (Wire
uid 3199,0
shape (OrthoPolyLine
uid 3200,0
va (VaSet
vasetType 3
)
xt "182000,312000,193250,312000"
pts [
"182000,312000"
"193250,312000"
]
)
start &46
end &509
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3204,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,310600,196900,312000"
st "ADC_CH18_SDO"
blo "185000,311800"
tm "WireNameMgr"
)
)
on &47
)
*750 (Wire
uid 3213,0
shape (OrthoPolyLine
uid 3214,0
va (VaSet
vasetType 3
)
xt "182000,339000,193250,339000"
pts [
"182000,339000"
"193250,339000"
]
)
start &48
end &520
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3218,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,337600,196900,339000"
st "ADC_CH19_SDO"
blo "185000,338800"
tm "WireNameMgr"
)
)
on &49
)
*751 (Wire
uid 3269,0
shape (OrthoPolyLine
uid 3270,0
va (VaSet
vasetType 3
)
xt "124000,174000,135250,174000"
pts [
"124000,174000"
"135250,174000"
]
)
start &83
end &341
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3274,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,172600,137100,174000"
st "ADC_CH3_CS"
blo "127000,173800"
tm "WireNameMgr"
)
)
on &50
)
*752 (Wire
uid 3283,0
shape (OrthoPolyLine
uid 3284,0
va (VaSet
vasetType 3
)
xt "124000,202000,135250,202000"
pts [
"124000,202000"
"135250,202000"
]
)
start &82
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3288,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,200600,137100,202000"
st "ADC_CH4_CS"
blo "127000,201800"
tm "WireNameMgr"
)
)
on &51
)
*753 (Wire
uid 3297,0
shape (OrthoPolyLine
uid 3298,0
va (VaSet
vasetType 3
)
xt "124000,230000,135250,230000"
pts [
"124000,230000"
"135250,230000"
]
)
start &80
end &363
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,228600,137100,230000"
st "ADC_CH5_CS"
blo "127000,229800"
tm "WireNameMgr"
)
)
on &52
)
*754 (Wire
uid 3311,0
shape (OrthoPolyLine
uid 3312,0
va (VaSet
vasetType 3
)
xt "124000,259000,135250,259000"
pts [
"124000,259000"
"135250,259000"
]
)
start &74
end &374
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3316,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,257600,137100,259000"
st "ADC_CH6_CS"
blo "127000,258800"
tm "WireNameMgr"
)
)
on &53
)
*755 (Wire
uid 3325,0
shape (OrthoPolyLine
uid 3326,0
va (VaSet
vasetType 3
)
xt "124000,287000,135250,287000"
pts [
"124000,287000"
"135250,287000"
]
)
start &73
end &385
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3330,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,285600,137100,287000"
st "ADC_CH7_CS"
blo "127000,286800"
tm "WireNameMgr"
)
)
on &54
)
*756 (Wire
uid 3339,0
shape (OrthoPolyLine
uid 3340,0
va (VaSet
vasetType 3
)
xt "124000,314000,135250,314000"
pts [
"124000,314000"
"135250,314000"
]
)
start &67
end &396
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3344,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,312600,137100,314000"
st "ADC_CH8_CS"
blo "127000,313800"
tm "WireNameMgr"
)
)
on &55
)
*757 (Wire
uid 3353,0
shape (OrthoPolyLine
uid 3354,0
va (VaSet
vasetType 3
)
xt "124000,341000,135250,341000"
pts [
"124000,341000"
"135250,341000"
]
)
start &69
end &407
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3358,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,339600,137100,341000"
st "ADC_CH9_CS"
blo "127000,340800"
tm "WireNameMgr"
)
)
on &56
)
*758 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "181000,92000,193250,92000"
pts [
"181000,92000"
"193250,92000"
]
)
start &68
end &418
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3372,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,90600,195900,92000"
st "ADC_CH10_CS"
blo "185000,91800"
tm "WireNameMgr"
)
)
on &57
)
*759 (Wire
uid 3381,0
shape (OrthoPolyLine
uid 3382,0
va (VaSet
vasetType 3
)
xt "182000,119000,193250,119000"
pts [
"182000,119000"
"193250,119000"
]
)
start &70
end &429
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3386,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,117600,195900,119000"
st "ADC_CH11_CS"
blo "185000,118800"
tm "WireNameMgr"
)
)
on &58
)
*760 (Wire
uid 3395,0
shape (OrthoPolyLine
uid 3396,0
va (VaSet
vasetType 3
)
xt "182000,147000,193250,147000"
pts [
"182000,147000"
"193250,147000"
]
)
start &71
end &440
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3400,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,145600,195900,147000"
st "ADC_CH12_CS"
blo "185000,146800"
tm "WireNameMgr"
)
)
on &59
)
*761 (Wire
uid 3409,0
shape (OrthoPolyLine
uid 3410,0
va (VaSet
vasetType 3
)
xt "182000,174000,193250,174000"
pts [
"182000,174000"
"193250,174000"
]
)
start &75
end &451
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3414,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,172600,195900,174000"
st "ADC_CH13_CS"
blo "185000,173800"
tm "WireNameMgr"
)
)
on &60
)
*762 (Wire
uid 3423,0
shape (OrthoPolyLine
uid 3424,0
va (VaSet
vasetType 3
)
xt "182000,202000,193250,202000"
pts [
"182000,202000"
"193250,202000"
]
)
start &76
end &462
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,200600,195900,202000"
st "ADC_CH14_CS"
blo "185000,201800"
tm "WireNameMgr"
)
)
on &61
)
*763 (Wire
uid 3437,0
shape (OrthoPolyLine
uid 3438,0
va (VaSet
vasetType 3
)
xt "182000,230000,193250,230000"
pts [
"182000,230000"
"193250,230000"
]
)
start &81
end &473
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3442,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,228600,195900,230000"
st "ADC_CH15_CS"
blo "185000,229800"
tm "WireNameMgr"
)
)
on &62
)
*764 (Wire
uid 3451,0
shape (OrthoPolyLine
uid 3452,0
va (VaSet
vasetType 3
)
xt "182000,259000,193250,259000"
pts [
"182000,259000"
"193250,259000"
]
)
start &77
end &484
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3456,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,257600,195900,259000"
st "ADC_CH16_CS"
blo "185000,258800"
tm "WireNameMgr"
)
)
on &63
)
*765 (Wire
uid 3465,0
shape (OrthoPolyLine
uid 3466,0
va (VaSet
vasetType 3
)
xt "182000,287000,193250,287000"
pts [
"182000,287000"
"193250,287000"
]
)
start &78
end &495
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3470,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,285600,195900,287000"
st "ADC_CH17_CS"
blo "185000,286800"
tm "WireNameMgr"
)
)
on &64
)
*766 (Wire
uid 3479,0
shape (OrthoPolyLine
uid 3480,0
va (VaSet
vasetType 3
)
xt "182000,314000,193250,314000"
pts [
"182000,314000"
"193250,314000"
]
)
start &72
end &506
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3484,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,312600,195900,314000"
st "ADC_CH18_CS"
blo "185000,313800"
tm "WireNameMgr"
)
)
on &65
)
*767 (Wire
uid 3493,0
shape (OrthoPolyLine
uid 3494,0
va (VaSet
vasetType 3
)
xt "182000,341000,193250,341000"
pts [
"182000,341000"
"193250,341000"
]
)
start &79
end &517
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3498,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "185000,339600,195900,341000"
st "ADC_CH19_CS"
blo "185000,340800"
tm "WireNameMgr"
)
)
on &66
)
*768 (Wire
uid 4225,0
optionalChildren [
*769 (BdJunction
uid 13325,0
ps "OnConnectorStrategy"
shape (Circle
uid 13326,0
va (VaSet
vasetType 1
)
xt "126600,62600,127400,63400"
radius 400
)
)
*770 (BdJunction
uid 13385,0
ps "OnConnectorStrategy"
shape (Circle
uid 13386,0
va (VaSet
vasetType 1
)
xt "184600,62600,185400,63400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
)
xt "105750,63000,198000,63000"
pts [
"105750,63000"
"198000,63000"
]
)
start &237
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "101000,61600,108400,63000"
st "ADC_SCLK"
blo "101000,62800"
tm "WireNameMgr"
)
)
on &85
)
*771 (Wire
uid 4239,0
shape (OrthoPolyLine
uid 4240,0
va (VaSet
vasetType 3
)
xt "226000,120000,236000,120000"
pts [
"226000,120000"
"236000,120000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4244,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,118600,235900,120000"
st "BP_PWM1A"
blo "228000,119800"
tm "WireNameMgr"
)
)
on &87
)
*772 (Wire
uid 4253,0
shape (OrthoPolyLine
uid 4254,0
va (VaSet
vasetType 3
)
xt "226000,122000,236000,122000"
pts [
"226000,122000"
"236000,122000"
]
)
end &88
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4258,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,120600,235900,122000"
st "BP_PWM1B"
blo "228000,121800"
tm "WireNameMgr"
)
)
on &89
)
*773 (Wire
uid 4267,0
shape (OrthoPolyLine
uid 4268,0
va (VaSet
vasetType 3
)
xt "226000,124000,236000,124000"
pts [
"226000,124000"
"236000,124000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4272,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,122600,235900,124000"
st "BP_PWM2A"
blo "228000,123800"
tm "WireNameMgr"
)
)
on &91
)
*774 (Wire
uid 4281,0
shape (OrthoPolyLine
uid 4282,0
va (VaSet
vasetType 3
)
xt "226000,126000,236000,126000"
pts [
"226000,126000"
"236000,126000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4286,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,124600,235900,126000"
st "BP_PWM2B"
blo "228000,125800"
tm "WireNameMgr"
)
)
on &93
)
*775 (Wire
uid 4295,0
shape (OrthoPolyLine
uid 4296,0
va (VaSet
vasetType 3
)
xt "226000,128000,236000,128000"
pts [
"226000,128000"
"236000,128000"
]
)
end &94
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4300,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,126600,235900,128000"
st "BP_PWM3A"
blo "228000,127800"
tm "WireNameMgr"
)
)
on &95
)
*776 (Wire
uid 4309,0
shape (OrthoPolyLine
uid 4310,0
va (VaSet
vasetType 3
)
xt "226000,130000,236000,130000"
pts [
"226000,130000"
"236000,130000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4314,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,128600,235900,130000"
st "BP_PWM3B"
blo "228000,129800"
tm "WireNameMgr"
)
)
on &97
)
*777 (Wire
uid 4323,0
shape (OrthoPolyLine
uid 4324,0
va (VaSet
vasetType 3
)
xt "226000,132000,236000,132000"
pts [
"226000,132000"
"236000,132000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4328,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,130600,235900,132000"
st "BP_PWM4A"
blo "228000,131800"
tm "WireNameMgr"
)
)
on &99
)
*778 (Wire
uid 4337,0
shape (OrthoPolyLine
uid 4338,0
va (VaSet
vasetType 3
)
xt "226000,134000,236000,134000"
pts [
"226000,134000"
"236000,134000"
]
)
end &100
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4342,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,132600,235900,134000"
st "BP_PWM4B"
blo "228000,133800"
tm "WireNameMgr"
)
)
on &101
)
*779 (Wire
uid 4351,0
shape (OrthoPolyLine
uid 4352,0
va (VaSet
vasetType 3
)
xt "226000,136000,236000,136000"
pts [
"226000,136000"
"236000,136000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4356,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,134600,235900,136000"
st "BP_PWM5A"
blo "228000,135800"
tm "WireNameMgr"
)
)
on &103
)
*780 (Wire
uid 4365,0
shape (OrthoPolyLine
uid 4366,0
va (VaSet
vasetType 3
)
xt "226000,138000,236000,138000"
pts [
"226000,138000"
"236000,138000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4370,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,136600,235900,138000"
st "BP_PWM5B"
blo "228000,137800"
tm "WireNameMgr"
)
)
on &105
)
*781 (Wire
uid 4379,0
shape (OrthoPolyLine
uid 4380,0
va (VaSet
vasetType 3
)
xt "226000,140000,236000,140000"
pts [
"226000,140000"
"236000,140000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4384,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,138600,235900,140000"
st "BP_PWM6A"
blo "228000,139800"
tm "WireNameMgr"
)
)
on &107
)
*782 (Wire
uid 4393,0
shape (OrthoPolyLine
uid 4394,0
va (VaSet
vasetType 3
)
xt "226000,142000,236000,142000"
pts [
"226000,142000"
"236000,142000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4398,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,140600,235900,142000"
st "BP_PWM6B"
blo "228000,141800"
tm "WireNameMgr"
)
)
on &109
)
*783 (Wire
uid 4407,0
shape (OrthoPolyLine
uid 4408,0
va (VaSet
vasetType 3
)
xt "226000,144000,236000,144000"
pts [
"226000,144000"
"236000,144000"
]
)
end &110
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4412,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,142600,235900,144000"
st "BP_PWM7A"
blo "228000,143800"
tm "WireNameMgr"
)
)
on &111
)
*784 (Wire
uid 4421,0
shape (OrthoPolyLine
uid 4422,0
va (VaSet
vasetType 3
)
xt "226000,146000,236000,146000"
pts [
"226000,146000"
"236000,146000"
]
)
end &112
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4426,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,144600,235900,146000"
st "BP_PWM7B"
blo "228000,145800"
tm "WireNameMgr"
)
)
on &113
)
*785 (Wire
uid 4435,0
shape (OrthoPolyLine
uid 4436,0
va (VaSet
vasetType 3
)
xt "226000,148000,236000,148000"
pts [
"226000,148000"
"236000,148000"
]
)
end &114
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4440,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,146600,235900,148000"
st "BP_PWM8A"
blo "228000,147800"
tm "WireNameMgr"
)
)
on &115
)
*786 (Wire
uid 4449,0
shape (OrthoPolyLine
uid 4450,0
va (VaSet
vasetType 3
)
xt "226000,150000,236000,150000"
pts [
"226000,150000"
"236000,150000"
]
)
end &116
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4454,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,148600,235900,150000"
st "BP_PWM8B"
blo "228000,149800"
tm "WireNameMgr"
)
)
on &117
)
*787 (Wire
uid 4463,0
shape (OrthoPolyLine
uid 4464,0
va (VaSet
vasetType 3
)
xt "226000,152000,236000,152000"
pts [
"226000,152000"
"236000,152000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4468,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,150600,235900,152000"
st "BP_PWM9A"
blo "228000,151800"
tm "WireNameMgr"
)
)
on &119
)
*788 (Wire
uid 4477,0
shape (OrthoPolyLine
uid 4478,0
va (VaSet
vasetType 3
)
xt "226000,154000,236000,154000"
pts [
"226000,154000"
"236000,154000"
]
)
end &120
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4482,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,152600,235900,154000"
st "BP_PWM9B"
blo "228000,153800"
tm "WireNameMgr"
)
)
on &121
)
*789 (Wire
uid 4491,0
shape (OrthoPolyLine
uid 4492,0
va (VaSet
vasetType 3
)
xt "226000,156000,236000,156000"
pts [
"226000,156000"
"236000,156000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4496,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,154600,236700,156000"
st "BP_PWM10A"
blo "228000,155800"
tm "WireNameMgr"
)
)
on &123
)
*790 (Wire
uid 4505,0
shape (OrthoPolyLine
uid 4506,0
va (VaSet
vasetType 3
)
xt "226000,158000,236000,158000"
pts [
"226000,158000"
"236000,158000"
]
)
end &124
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4510,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,156600,236700,158000"
st "BP_PWM10B"
blo "228000,157800"
tm "WireNameMgr"
)
)
on &125
)
*791 (Wire
uid 4519,0
shape (OrthoPolyLine
uid 4520,0
va (VaSet
vasetType 3
)
xt "226000,160000,236000,160000"
pts [
"226000,160000"
"236000,160000"
]
)
end &126
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4524,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,158600,236700,160000"
st "BP_PWM11A"
blo "228000,159800"
tm "WireNameMgr"
)
)
on &127
)
*792 (Wire
uid 4533,0
shape (OrthoPolyLine
uid 4534,0
va (VaSet
vasetType 3
)
xt "226000,162000,236000,162000"
pts [
"226000,162000"
"236000,162000"
]
)
end &128
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4538,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,160600,236700,162000"
st "BP_PWM11B"
blo "228000,161800"
tm "WireNameMgr"
)
)
on &129
)
*793 (Wire
uid 4547,0
shape (OrthoPolyLine
uid 4548,0
va (VaSet
vasetType 3
)
xt "226000,164000,236000,164000"
pts [
"226000,164000"
"236000,164000"
]
)
end &130
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4552,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,162600,236700,164000"
st "BP_PWM12A"
blo "228000,163800"
tm "WireNameMgr"
)
)
on &131
)
*794 (Wire
uid 4561,0
shape (OrthoPolyLine
uid 4562,0
va (VaSet
vasetType 3
)
xt "226000,166000,236000,166000"
pts [
"226000,166000"
"236000,166000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4566,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "228000,164600,236700,166000"
st "BP_PWM12B"
blo "228000,165800"
tm "WireNameMgr"
)
)
on &133
)
*795 (Wire
uid 4810,0
shape (OrthoPolyLine
uid 4811,0
va (VaSet
vasetType 3
)
xt "25000,185000,35000,185000"
pts [
"25000,185000"
"35000,185000"
]
)
end &134
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4815,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,183600,35000,185000"
st "BP_GPIO_0"
blo "27000,184800"
tm "WireNameMgr"
)
)
on &135
)
*796 (Wire
uid 4824,0
shape (OrthoPolyLine
uid 4825,0
va (VaSet
vasetType 3
)
xt "25000,187000,35000,187000"
pts [
"25000,187000"
"35000,187000"
]
)
end &136
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4829,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,185600,35000,187000"
st "BP_GPIO_1"
blo "27000,186800"
tm "WireNameMgr"
)
)
on &137
)
*797 (Wire
uid 4838,0
shape (OrthoPolyLine
uid 4839,0
va (VaSet
vasetType 3
)
xt "25000,189000,35000,189000"
pts [
"25000,189000"
"35000,189000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4843,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,187600,35000,189000"
st "BP_GPIO_2"
blo "27000,188800"
tm "WireNameMgr"
)
)
on &139
)
*798 (Wire
uid 4852,0
shape (OrthoPolyLine
uid 4853,0
va (VaSet
vasetType 3
)
xt "25000,191000,35000,191000"
pts [
"25000,191000"
"35000,191000"
]
)
end &140
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4857,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,189600,35000,191000"
st "BP_GPIO_3"
blo "27000,190800"
tm "WireNameMgr"
)
)
on &141
)
*799 (Wire
uid 4866,0
shape (OrthoPolyLine
uid 4867,0
va (VaSet
vasetType 3
)
xt "25000,193000,35000,193000"
pts [
"25000,193000"
"35000,193000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4871,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,191600,35000,193000"
st "BP_GPIO_4"
blo "27000,192800"
tm "WireNameMgr"
)
)
on &143
)
*800 (Wire
uid 4880,0
shape (OrthoPolyLine
uid 4881,0
va (VaSet
vasetType 3
)
xt "25000,195000,35000,195000"
pts [
"25000,195000"
"35000,195000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4885,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,193600,35000,195000"
st "BP_GPIO_5"
blo "27000,194800"
tm "WireNameMgr"
)
)
on &145
)
*801 (Wire
uid 4894,0
shape (OrthoPolyLine
uid 4895,0
va (VaSet
vasetType 3
)
xt "25000,197000,35000,197000"
pts [
"25000,197000"
"35000,197000"
]
)
end &146
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4899,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,195600,35000,197000"
st "BP_GPIO_6"
blo "27000,196800"
tm "WireNameMgr"
)
)
on &147
)
*802 (Wire
uid 4908,0
shape (OrthoPolyLine
uid 4909,0
va (VaSet
vasetType 3
)
xt "25000,199000,35000,199000"
pts [
"25000,199000"
"35000,199000"
]
)
end &148
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4913,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,197600,35000,199000"
st "BP_GPIO_7"
blo "27000,198800"
tm "WireNameMgr"
)
)
on &149
)
*803 (Wire
uid 4922,0
shape (OrthoPolyLine
uid 4923,0
va (VaSet
vasetType 3
)
xt "25000,201000,35000,201000"
pts [
"25000,201000"
"35000,201000"
]
)
end &150
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4927,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,199600,35000,201000"
st "BP_GPIO_8"
blo "27000,200800"
tm "WireNameMgr"
)
)
on &151
)
*804 (Wire
uid 4936,0
shape (OrthoPolyLine
uid 4937,0
va (VaSet
vasetType 3
)
xt "25000,203000,35000,203000"
pts [
"25000,203000"
"35000,203000"
]
)
end &152
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4941,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,201600,35000,203000"
st "BP_GPIO_9"
blo "27000,202800"
tm "WireNameMgr"
)
)
on &153
)
*805 (Wire
uid 4950,0
shape (OrthoPolyLine
uid 4951,0
va (VaSet
vasetType 3
)
xt "25000,205000,35000,205000"
pts [
"25000,205000"
"35000,205000"
]
)
end &154
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4955,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,203600,36600,205000"
st "BP_GPIO_10"
blo "27000,204800"
tm "WireNameMgr"
)
)
on &155
)
*806 (Wire
uid 4964,0
shape (OrthoPolyLine
uid 4965,0
va (VaSet
vasetType 3
)
xt "25000,207000,35000,207000"
pts [
"25000,207000"
"35000,207000"
]
)
end &156
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4969,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,205600,36600,207000"
st "BP_GPIO_11"
blo "27000,206800"
tm "WireNameMgr"
)
)
on &157
)
*807 (Wire
uid 4978,0
shape (OrthoPolyLine
uid 4979,0
va (VaSet
vasetType 3
)
xt "25000,209000,35000,209000"
pts [
"25000,209000"
"35000,209000"
]
)
end &158
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4983,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,207600,36600,209000"
st "BP_GPIO_13"
blo "27000,208800"
tm "WireNameMgr"
)
)
on &159
)
*808 (Wire
uid 4992,0
shape (OrthoPolyLine
uid 4993,0
va (VaSet
vasetType 3
)
xt "25000,211000,35000,211000"
pts [
"25000,211000"
"35000,211000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4997,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,209600,36600,211000"
st "BP_GPIO_14"
blo "27000,210800"
tm "WireNameMgr"
)
)
on &161
)
*809 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
)
xt "25000,213000,35000,213000"
pts [
"25000,213000"
"35000,213000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5011,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,211600,36600,213000"
st "BP_GPIO_15"
blo "27000,212800"
tm "WireNameMgr"
)
)
on &163
)
*810 (Wire
uid 5020,0
shape (OrthoPolyLine
uid 5021,0
va (VaSet
vasetType 3
)
xt "25000,215000,35000,215000"
pts [
"25000,215000"
"35000,215000"
]
)
end &164
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5025,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,213600,36600,215000"
st "BP_GPIO_16"
blo "27000,214800"
tm "WireNameMgr"
)
)
on &165
)
*811 (Wire
uid 5034,0
shape (OrthoPolyLine
uid 5035,0
va (VaSet
vasetType 3
)
xt "25000,217000,35000,217000"
pts [
"25000,217000"
"35000,217000"
]
)
end &166
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5039,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,215600,36600,217000"
st "BP_GPIO_17"
blo "27000,216800"
tm "WireNameMgr"
)
)
on &167
)
*812 (Wire
uid 5048,0
shape (OrthoPolyLine
uid 5049,0
va (VaSet
vasetType 3
)
xt "25000,219000,35000,219000"
pts [
"25000,219000"
"35000,219000"
]
)
end &168
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5053,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,217600,36600,219000"
st "BP_GPIO_18"
blo "27000,218800"
tm "WireNameMgr"
)
)
on &169
)
*813 (Wire
uid 5062,0
shape (OrthoPolyLine
uid 5063,0
va (VaSet
vasetType 3
)
xt "25000,221000,35000,221000"
pts [
"25000,221000"
"35000,221000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5067,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,219600,36600,221000"
st "BP_GPIO_19"
blo "27000,220800"
tm "WireNameMgr"
)
)
on &171
)
*814 (Wire
uid 5076,0
shape (OrthoPolyLine
uid 5077,0
va (VaSet
vasetType 3
)
xt "25000,223000,35000,223000"
pts [
"25000,223000"
"35000,223000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5081,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,221600,36600,223000"
st "BP_GPIO_20"
blo "27000,222800"
tm "WireNameMgr"
)
)
on &173
)
*815 (Wire
uid 5090,0
shape (OrthoPolyLine
uid 5091,0
va (VaSet
vasetType 3
)
xt "25000,225000,35000,225000"
pts [
"25000,225000"
"35000,225000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5095,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,223600,36600,225000"
st "BP_GPIO_21"
blo "27000,224800"
tm "WireNameMgr"
)
)
on &175
)
*816 (Wire
uid 5104,0
shape (OrthoPolyLine
uid 5105,0
va (VaSet
vasetType 3
)
xt "25000,227000,35000,227000"
pts [
"25000,227000"
"35000,227000"
]
)
end &176
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5109,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,225600,36600,227000"
st "BP_GPIO_22"
blo "27000,226800"
tm "WireNameMgr"
)
)
on &177
)
*817 (Wire
uid 5118,0
shape (OrthoPolyLine
uid 5119,0
va (VaSet
vasetType 3
)
xt "25000,229000,35000,229000"
pts [
"25000,229000"
"35000,229000"
]
)
end &178
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5123,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,227600,36600,229000"
st "BP_GPIO_23"
blo "27000,228800"
tm "WireNameMgr"
)
)
on &179
)
*818 (Wire
uid 5132,0
shape (OrthoPolyLine
uid 5133,0
va (VaSet
vasetType 3
)
xt "25000,231000,35000,231000"
pts [
"25000,231000"
"35000,231000"
]
)
end &180
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5137,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,229600,36600,231000"
st "BP_GPIO_24"
blo "27000,230800"
tm "WireNameMgr"
)
)
on &181
)
*819 (Wire
uid 5411,0
shape (OrthoPolyLine
uid 5412,0
va (VaSet
vasetType 3
)
xt "25000,233000,35000,233000"
pts [
"25000,233000"
"35000,233000"
]
)
end &182
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5416,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,231600,36600,233000"
st "BP_GPIO_26"
blo "27000,232800"
tm "WireNameMgr"
)
)
on &183
)
*820 (Wire
uid 5425,0
shape (OrthoPolyLine
uid 5426,0
va (VaSet
vasetType 3
)
xt "25000,235000,35000,235000"
pts [
"25000,235000"
"35000,235000"
]
)
end &184
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5430,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,233600,36600,235000"
st "BP_GPIO_27"
blo "27000,234800"
tm "WireNameMgr"
)
)
on &185
)
*821 (Wire
uid 5439,0
shape (OrthoPolyLine
uid 5440,0
va (VaSet
vasetType 3
)
xt "25000,237000,35000,237000"
pts [
"25000,237000"
"35000,237000"
]
)
end &186
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5444,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,235600,36600,237000"
st "BP_GPIO_28"
blo "27000,236800"
tm "WireNameMgr"
)
)
on &187
)
*822 (Wire
uid 5453,0
shape (OrthoPolyLine
uid 5454,0
va (VaSet
vasetType 3
)
xt "25000,239000,35000,239000"
pts [
"25000,239000"
"35000,239000"
]
)
end &188
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5458,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,237600,36600,239000"
st "BP_GPIO_29"
blo "27000,238800"
tm "WireNameMgr"
)
)
on &189
)
*823 (Wire
uid 5467,0
shape (OrthoPolyLine
uid 5468,0
va (VaSet
vasetType 3
)
xt "25000,241000,35000,241000"
pts [
"25000,241000"
"35000,241000"
]
)
end &190
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5472,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,239600,36600,241000"
st "BP_GPIO_30"
blo "27000,240800"
tm "WireNameMgr"
)
)
on &191
)
*824 (Wire
uid 5481,0
shape (OrthoPolyLine
uid 5482,0
va (VaSet
vasetType 3
)
xt "25000,243000,35000,243000"
pts [
"25000,243000"
"35000,243000"
]
)
end &192
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5486,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,241600,36600,243000"
st "BP_GPIO_31"
blo "27000,242800"
tm "WireNameMgr"
)
)
on &193
)
*825 (Wire
uid 5495,0
shape (OrthoPolyLine
uid 5496,0
va (VaSet
vasetType 3
)
xt "25000,245000,35000,245000"
pts [
"25000,245000"
"35000,245000"
]
)
end &194
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5500,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,243600,36600,245000"
st "BP_GPIO_32"
blo "27000,244800"
tm "WireNameMgr"
)
)
on &195
)
*826 (Wire
uid 5509,0
shape (OrthoPolyLine
uid 5510,0
va (VaSet
vasetType 3
)
xt "25000,247000,35000,247000"
pts [
"25000,247000"
"35000,247000"
]
)
end &196
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5514,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,245600,36600,247000"
st "BP_GPIO_33"
blo "27000,246800"
tm "WireNameMgr"
)
)
on &197
)
*827 (Wire
uid 5523,0
shape (OrthoPolyLine
uid 5524,0
va (VaSet
vasetType 3
)
xt "25000,249000,35000,249000"
pts [
"25000,249000"
"35000,249000"
]
)
end &198
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,247600,36600,249000"
st "BP_GPIO_34"
blo "27000,248800"
tm "WireNameMgr"
)
)
on &199
)
*828 (Wire
uid 5537,0
shape (OrthoPolyLine
uid 5538,0
va (VaSet
vasetType 3
)
xt "25000,251000,35000,251000"
pts [
"25000,251000"
"35000,251000"
]
)
end &200
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5542,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,249600,36600,251000"
st "BP_GPIO_35"
blo "27000,250800"
tm "WireNameMgr"
)
)
on &201
)
*829 (Wire
uid 5551,0
shape (OrthoPolyLine
uid 5552,0
va (VaSet
vasetType 3
)
xt "25000,253000,35000,253000"
pts [
"25000,253000"
"35000,253000"
]
)
end &202
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5556,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,251600,36600,253000"
st "BP_GPIO_36"
blo "27000,252800"
tm "WireNameMgr"
)
)
on &203
)
*830 (Wire
uid 5565,0
shape (OrthoPolyLine
uid 5566,0
va (VaSet
vasetType 3
)
xt "25000,255000,35000,255000"
pts [
"25000,255000"
"35000,255000"
]
)
end &204
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5570,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,253600,39100,255000"
st "BN_MASTER_RST"
blo "27000,254800"
tm "WireNameMgr"
)
)
on &205
)
*831 (Wire
uid 5579,0
shape (OrthoPolyLine
uid 5580,0
va (VaSet
vasetType 3
)
xt "25000,257000,35000,257000"
pts [
"25000,257000"
"35000,257000"
]
)
end &206
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5584,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,255600,32000,257000"
st "BN_EN"
blo "27000,256800"
tm "WireNameMgr"
)
)
on &207
)
*832 (Wire
uid 5593,0
shape (OrthoPolyLine
uid 5594,0
va (VaSet
vasetType 3
)
xt "25000,259000,35000,259000"
pts [
"25000,259000"
"35000,259000"
]
)
end &208
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5598,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,257600,37400,259000"
st "BN_ERROR_W"
blo "27000,258800"
tm "WireNameMgr"
)
)
on &209
)
*833 (Wire
uid 5607,0
shape (OrthoPolyLine
uid 5608,0
va (VaSet
vasetType 3
)
xt "25000,261000,35000,261000"
pts [
"25000,261000"
"35000,261000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5612,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,259600,36900,261000"
st "BN_ERROR_R"
blo "27000,260800"
tm "WireNameMgr"
)
)
on &211
)
*834 (Wire
uid 5938,0
shape (OrthoPolyLine
uid 5939,0
va (VaSet
vasetType 3
)
xt "60000,30000,66250,30000"
pts [
"60000,30000"
"66250,30000"
]
)
end &214
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5945,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,28600,64800,30000"
st "clock"
blo "61000,29800"
tm "WireNameMgr"
)
)
on &2
)
*835 (Wire
uid 5946,0
shape (OrthoPolyLine
uid 5947,0
va (VaSet
vasetType 3
)
xt "60000,32000,66250,32000"
pts [
"60000,32000"
"66250,32000"
]
)
end &215
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5953,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,30600,65100,32000"
st "reset"
blo "61000,31800"
tm "WireNameMgr"
)
)
on &14
)
*836 (Wire
uid 6207,0
shape (OrthoPolyLine
uid 6208,0
va (VaSet
vasetType 3
)
xt "58000,20000,66250,20000"
pts [
"58000,20000"
"66250,20000"
]
)
start &226
end &213
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6212,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,18600,64600,20000"
st "USB_TX"
blo "59000,19800"
tm "WireNameMgr"
)
)
on &227
)
*837 (Wire
uid 6221,0
shape (OrthoPolyLine
uid 6222,0
va (VaSet
vasetType 3
)
xt "58000,26000,66250,26000"
pts [
"66250,26000"
"58000,26000"
]
)
start &216
end &228
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6226,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,24600,64700,26000"
st "USB_RX"
blo "59000,25800"
tm "WireNameMgr"
)
)
on &229
)
*838 (Wire
uid 6235,0
shape (OrthoPolyLine
uid 6236,0
va (VaSet
vasetType 3
)
xt "28000,-4000,38000,-4000"
pts [
"28000,-4000"
"38000,-4000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6240,0
va (VaSet
font "Verdana,12,0"
)
xt "30000,-5400,36500,-4000"
st "USB_CTS"
blo "30000,-4200"
tm "WireNameMgr"
)
)
on &231
)
*839 (Wire
uid 6249,0
shape (OrthoPolyLine
uid 6250,0
va (VaSet
vasetType 3
)
xt "30000,-2000,40000,-2000"
pts [
"30000,-2000"
"40000,-2000"
]
)
start &232
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6254,0
va (VaSet
font "Verdana,12,0"
)
xt "32000,-3400,38400,-2000"
st "USB_RTS"
blo "32000,-2200"
tm "WireNameMgr"
)
)
on &233
)
*840 (Wire
uid 6513,0
shape (OrthoPolyLine
uid 6514,0
va (VaSet
vasetType 3
)
xt "84000,64000,91250,64000"
pts [
"84000,64000"
"91250,64000"
]
)
end &236
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6520,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,62600,88800,64000"
st "clock"
blo "85000,63800"
tm "WireNameMgr"
)
)
on &2
)
*841 (Wire
uid 6532,0
shape (OrthoPolyLine
uid 6533,0
va (VaSet
vasetType 3
)
xt "105750,60000,111000,60000"
pts [
"111000,60000"
"105750,60000"
]
)
end &238
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6539,0
va (VaSet
font "Verdana,12,0"
)
xt "107000,58600,112100,60000"
st "enable"
blo "107000,59800"
tm "WireNameMgr"
)
)
on &234
)
*842 (Wire
uid 6604,0
shape (OrthoPolyLine
uid 6605,0
va (VaSet
vasetType 3
)
xt "84000,65000,91250,65000"
pts [
"84000,65000"
"91250,65000"
]
)
end &239
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6611,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,63600,89100,65000"
st "reset"
blo "85000,64800"
tm "WireNameMgr"
)
)
on &14
)
*843 (Wire
uid 7224,0
shape (OrthoPolyLine
uid 7225,0
va (VaSet
vasetType 3
)
xt "130000,101000,135250,101000"
pts [
"130000,101000"
"135250,101000"
]
)
end &543
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7231,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,99600,135100,101000"
st "reset"
blo "131000,100800"
tm "WireNameMgr"
)
)
on &14
)
*844 (Wire
uid 7232,0
shape (OrthoPolyLine
uid 7233,0
va (VaSet
vasetType 3
)
xt "130000,100000,135250,100000"
pts [
"130000,100000"
"135250,100000"
]
)
end &541
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7239,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,98600,134800,100000"
st "clock"
blo "131000,99800"
tm "WireNameMgr"
)
)
on &2
)
*845 (Wire
uid 7886,0
shape (OrthoPolyLine
uid 7887,0
va (VaSet
vasetType 3
)
xt "115750,-78000,127250,-78000"
pts [
"127250,-78000"
"115750,-78000"
]
)
start &250
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7891,0
va (VaSet
font "Verdana,12,0"
)
xt "119250,-79400,126250,-78000"
st "masterWr"
blo "119250,-78200"
tm "WireNameMgr"
)
)
on &259
)
*846 (Wire
uid 7894,0
shape (OrthoPolyLine
uid 7895,0
va (VaSet
vasetType 3
)
xt "115750,-80000,127250,-80000"
pts [
"127250,-80000"
"115750,-80000"
]
)
start &248
end &267
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7899,0
va (VaSet
font "Verdana,12,0"
)
xt "118250,-81400,126350,-80000"
st "masterFull"
blo "118250,-80200"
tm "WireNameMgr"
)
)
on &260
)
*847 (Wire
uid 7902,0
shape (OrthoPolyLine
uid 7903,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "115750,-82000,127250,-82000"
pts [
"127250,-82000"
"115750,-82000"
]
)
start &252
end &266
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7907,0
va (VaSet
font "Verdana,12,0"
)
xt "117250,-83400,126250,-82000"
st "masterData"
blo "117250,-82200"
tm "WireNameMgr"
)
)
on &261
)
*848 (Wire
uid 8961,0
shape (OrthoPolyLine
uid 8962,0
va (VaSet
vasetType 3
)
xt "170000,30000,173250,30000"
pts [
"170000,30000"
"173250,30000"
]
)
end &283
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8968,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,28600,175100,30000"
st "reset"
blo "171000,29800"
tm "WireNameMgr"
)
)
on &14
)
*849 (Wire
uid 8971,0
shape (OrthoPolyLine
uid 8972,0
va (VaSet
vasetType 3
)
xt "170000,28000,173250,28000"
pts [
"170000,28000"
"173250,28000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8978,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,26600,174800,28000"
st "clock"
blo "171000,27800"
tm "WireNameMgr"
)
)
on &2
)
*850 (Wire
uid 11012,0
shape (OrthoPolyLine
uid 11013,0
va (VaSet
vasetType 3
)
xt "94000,34000,103250,34000"
pts [
"94000,34000"
"103250,34000"
]
)
end &292
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11019,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,32600,99800,34000"
st "clock"
blo "96000,33800"
tm "WireNameMgr"
)
)
on &2
)
*851 (Wire
uid 11022,0
shape (OrthoPolyLine
uid 11023,0
va (VaSet
vasetType 3
)
xt "94000,33000,103250,33000"
pts [
"94000,33000"
"103250,33000"
]
)
end &295
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11029,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,31600,100100,33000"
st "reset"
blo "96000,32800"
tm "WireNameMgr"
)
)
on &14
)
*852 (Wire
uid 11046,0
shape (OrthoPolyLine
uid 11047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,20000,131250,20000"
pts [
"120750,20000"
"131250,20000"
]
)
start &293
end &307
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11053,0
va (VaSet
font "Verdana,12,0"
)
xt "124000,18600,130400,20000"
st "consigne"
blo "124000,19800"
tm "WireNameMgr"
)
)
on &288
)
*853 (Wire
uid 11056,0
shape (OrthoPolyLine
uid 11057,0
va (VaSet
vasetType 3
)
xt "120750,25000,131250,25000"
pts [
"120750,25000"
"131250,25000"
]
)
start &294
end &309
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11063,0
va (VaSet
font "Verdana,12,0"
)
xt "123000,23600,133500,25000"
st "newCharacter"
blo "123000,24800"
tm "WireNameMgr"
)
)
on &289
)
*854 (Wire
uid 11546,0
shape (OrthoPolyLine
uid 11547,0
va (VaSet
vasetType 3
)
xt "120750,27000,131250,27000"
pts [
"120750,27000"
"131250,27000"
]
)
start &299
end &308
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 11550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11551,0
va (VaSet
font "Verdana,12,0"
)
xt "124750,25600,131850,27000"
st "endOfMsg"
blo "124750,26800"
tm "WireNameMgr"
)
)
on &290
)
*855 (Wire
uid 11665,0
shape (OrthoPolyLine
uid 11666,0
va (VaSet
vasetType 3
)
xt "83750,20000,103250,20000"
pts [
"83750,20000"
"103250,20000"
]
)
start &221
end &296
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11668,0
va (VaSet
font "Verdana,12,0"
)
xt "85750,18600,90750,20000"
st "rxData"
blo "85750,19800"
tm "WireNameMgr"
)
)
on &303
)
*856 (Wire
uid 11671,0
shape (OrthoPolyLine
uid 11672,0
va (VaSet
vasetType 3
)
xt "83750,22000,103250,22000"
pts [
"83750,22000"
"103250,22000"
]
)
start &217
end &297
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11674,0
va (VaSet
font "Verdana,12,0"
)
xt "85750,20600,91650,22000"
st "rxEmpty"
blo "85750,21800"
tm "WireNameMgr"
)
)
on &304
)
*857 (Wire
uid 11677,0
shape (OrthoPolyLine
uid 11678,0
va (VaSet
vasetType 3
)
xt "83750,24000,103250,24000"
pts [
"103250,24000"
"83750,24000"
]
)
start &298
end &219
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 11679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11680,0
va (VaSet
font "Verdana,12,0"
)
xt "98250,22600,101850,24000"
st "rxRd"
blo "98250,23800"
tm "WireNameMgr"
)
)
on &305
)
*858 (Wire
uid 11722,0
shape (OrthoPolyLine
uid 11723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,21000,173250,21000"
pts [
"173250,21000"
"148750,21000"
]
)
start &284
end &310
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11725,0
va (VaSet
font "Verdana,12,0"
)
xt "167250,19600,171950,21000"
st "Setval"
blo "167250,20800"
tm "WireNameMgr"
)
)
on &316
)
*859 (Wire
uid 12206,0
shape (OrthoPolyLine
uid 12207,0
va (VaSet
vasetType 3
)
xt "130000,127000,135250,127000"
pts [
"130000,127000"
"135250,127000"
]
)
end &318
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12211,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,125600,134800,127000"
st "clock"
blo "131000,126800"
tm "WireNameMgr"
)
)
on &2
)
*860 (Wire
uid 12212,0
shape (OrthoPolyLine
uid 12213,0
va (VaSet
vasetType 3
)
xt "130000,128000,135250,128000"
pts [
"130000,128000"
"135250,128000"
]
)
end &320
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12217,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,126600,135100,128000"
st "reset"
blo "131000,127800"
tm "WireNameMgr"
)
)
on &14
)
*861 (Wire
uid 12329,0
shape (OrthoPolyLine
uid 12330,0
va (VaSet
vasetType 3
)
xt "130000,155000,135250,155000"
pts [
"130000,155000"
"135250,155000"
]
)
end &329
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12334,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,153600,134800,155000"
st "clock"
blo "131000,154800"
tm "WireNameMgr"
)
)
on &2
)
*862 (Wire
uid 12335,0
shape (OrthoPolyLine
uid 12336,0
va (VaSet
vasetType 3
)
xt "130000,156000,135250,156000"
pts [
"130000,156000"
"135250,156000"
]
)
end &331
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12340,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,154600,135100,156000"
st "reset"
blo "131000,155800"
tm "WireNameMgr"
)
)
on &14
)
*863 (Wire
uid 12378,0
shape (OrthoPolyLine
uid 12379,0
va (VaSet
vasetType 3
)
xt "130000,182000,135250,182000"
pts [
"130000,182000"
"135250,182000"
]
)
end &340
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12383,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,180600,134800,182000"
st "clock"
blo "131000,181800"
tm "WireNameMgr"
)
)
on &2
)
*864 (Wire
uid 12384,0
shape (OrthoPolyLine
uid 12385,0
va (VaSet
vasetType 3
)
xt "130000,183000,135250,183000"
pts [
"130000,183000"
"135250,183000"
]
)
end &342
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12389,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,181600,135100,183000"
st "reset"
blo "131000,182800"
tm "WireNameMgr"
)
)
on &14
)
*865 (Wire
uid 12427,0
shape (OrthoPolyLine
uid 12428,0
va (VaSet
vasetType 3
)
xt "130000,210000,135250,210000"
pts [
"130000,210000"
"135250,210000"
]
)
end &351
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12432,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,208600,134800,210000"
st "clock"
blo "131000,209800"
tm "WireNameMgr"
)
)
on &2
)
*866 (Wire
uid 12433,0
shape (OrthoPolyLine
uid 12434,0
va (VaSet
vasetType 3
)
xt "130000,211000,135250,211000"
pts [
"130000,211000"
"135250,211000"
]
)
end &353
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12438,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,209600,135100,211000"
st "reset"
blo "131000,210800"
tm "WireNameMgr"
)
)
on &14
)
*867 (Wire
uid 12476,0
shape (OrthoPolyLine
uid 12477,0
va (VaSet
vasetType 3
)
xt "130000,238000,135250,238000"
pts [
"130000,238000"
"135250,238000"
]
)
end &362
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12481,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,236600,134800,238000"
st "clock"
blo "131000,237800"
tm "WireNameMgr"
)
)
on &2
)
*868 (Wire
uid 12482,0
shape (OrthoPolyLine
uid 12483,0
va (VaSet
vasetType 3
)
xt "130000,239000,135250,239000"
pts [
"130000,239000"
"135250,239000"
]
)
end &364
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12487,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,237600,135100,239000"
st "reset"
blo "131000,238800"
tm "WireNameMgr"
)
)
on &14
)
*869 (Wire
uid 12525,0
shape (OrthoPolyLine
uid 12526,0
va (VaSet
vasetType 3
)
xt "130000,267000,135250,267000"
pts [
"130000,267000"
"135250,267000"
]
)
end &373
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12530,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,265600,134800,267000"
st "clock"
blo "131000,266800"
tm "WireNameMgr"
)
)
on &2
)
*870 (Wire
uid 12531,0
shape (OrthoPolyLine
uid 12532,0
va (VaSet
vasetType 3
)
xt "130000,268000,135250,268000"
pts [
"130000,268000"
"135250,268000"
]
)
end &375
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12536,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,266600,135100,268000"
st "reset"
blo "131000,267800"
tm "WireNameMgr"
)
)
on &14
)
*871 (Wire
uid 12574,0
shape (OrthoPolyLine
uid 12575,0
va (VaSet
vasetType 3
)
xt "130000,295000,135250,295000"
pts [
"130000,295000"
"135250,295000"
]
)
end &384
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12579,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,293600,134800,295000"
st "clock"
blo "131000,294800"
tm "WireNameMgr"
)
)
on &2
)
*872 (Wire
uid 12580,0
shape (OrthoPolyLine
uid 12581,0
va (VaSet
vasetType 3
)
xt "130000,296000,135250,296000"
pts [
"130000,296000"
"135250,296000"
]
)
end &386
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12585,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,294600,135100,296000"
st "reset"
blo "131000,295800"
tm "WireNameMgr"
)
)
on &14
)
*873 (Wire
uid 12623,0
shape (OrthoPolyLine
uid 12624,0
va (VaSet
vasetType 3
)
xt "130000,322000,135250,322000"
pts [
"130000,322000"
"135250,322000"
]
)
end &395
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12628,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,320600,134800,322000"
st "clock"
blo "131000,321800"
tm "WireNameMgr"
)
)
on &2
)
*874 (Wire
uid 12629,0
shape (OrthoPolyLine
uid 12630,0
va (VaSet
vasetType 3
)
xt "130000,323000,135250,323000"
pts [
"130000,323000"
"135250,323000"
]
)
end &397
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12634,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,321600,135100,323000"
st "reset"
blo "131000,322800"
tm "WireNameMgr"
)
)
on &14
)
*875 (Wire
uid 12672,0
shape (OrthoPolyLine
uid 12673,0
va (VaSet
vasetType 3
)
xt "130000,349000,135250,349000"
pts [
"130000,349000"
"135250,349000"
]
)
end &406
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12677,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,347600,134800,349000"
st "clock"
blo "131000,348800"
tm "WireNameMgr"
)
)
on &2
)
*876 (Wire
uid 12678,0
shape (OrthoPolyLine
uid 12679,0
va (VaSet
vasetType 3
)
xt "130000,350000,135250,350000"
pts [
"130000,350000"
"135250,350000"
]
)
end &408
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12683,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,348600,135100,350000"
st "reset"
blo "131000,349800"
tm "WireNameMgr"
)
)
on &14
)
*877 (Wire
uid 13078,0
shape (OrthoPolyLine
uid 13079,0
va (VaSet
vasetType 3
)
xt "187000,349000,193250,349000"
pts [
"187000,349000"
"193250,349000"
]
)
end &516
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13085,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,347600,192800,349000"
st "clock"
blo "189000,348800"
tm "WireNameMgr"
)
)
on &2
)
*878 (Wire
uid 13086,0
shape (OrthoPolyLine
uid 13087,0
va (VaSet
vasetType 3
)
xt "187000,350000,193250,350000"
pts [
"187000,350000"
"193250,350000"
]
)
end &518
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13093,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,348600,193100,350000"
st "reset"
blo "189000,349800"
tm "WireNameMgr"
)
)
on &14
)
*879 (Wire
uid 13094,0
shape (OrthoPolyLine
uid 13095,0
va (VaSet
vasetType 3
)
xt "188000,100000,193250,100000"
pts [
"188000,100000"
"193250,100000"
]
)
end &417
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13099,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,98600,192800,100000"
st "clock"
blo "189000,99800"
tm "WireNameMgr"
)
)
on &2
)
*880 (Wire
uid 13100,0
shape (OrthoPolyLine
uid 13101,0
va (VaSet
vasetType 3
)
xt "188000,101000,193250,101000"
pts [
"188000,101000"
"193250,101000"
]
)
end &419
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13105,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,99600,193100,101000"
st "reset"
blo "189000,100800"
tm "WireNameMgr"
)
)
on &14
)
*881 (Wire
uid 13106,0
shape (OrthoPolyLine
uid 13107,0
va (VaSet
vasetType 3
)
xt "188000,155000,193250,155000"
pts [
"188000,155000"
"193250,155000"
]
)
end &439
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13111,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,153600,192800,155000"
st "clock"
blo "189000,154800"
tm "WireNameMgr"
)
)
on &2
)
*882 (Wire
uid 13112,0
shape (OrthoPolyLine
uid 13113,0
va (VaSet
vasetType 3
)
xt "188000,156000,193250,156000"
pts [
"188000,156000"
"193250,156000"
]
)
end &441
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13117,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,154600,193100,156000"
st "reset"
blo "189000,155800"
tm "WireNameMgr"
)
)
on &14
)
*883 (Wire
uid 13118,0
shape (OrthoPolyLine
uid 13119,0
va (VaSet
vasetType 3
)
xt "188000,183000,193250,183000"
pts [
"188000,183000"
"193250,183000"
]
)
end &452
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13123,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,181600,193100,183000"
st "reset"
blo "189000,182800"
tm "WireNameMgr"
)
)
on &14
)
*884 (Wire
uid 13124,0
shape (OrthoPolyLine
uid 13125,0
va (VaSet
vasetType 3
)
xt "188000,182000,193250,182000"
pts [
"188000,182000"
"193250,182000"
]
)
end &450
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13129,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,180600,192800,182000"
st "clock"
blo "189000,181800"
tm "WireNameMgr"
)
)
on &2
)
*885 (Wire
uid 13130,0
shape (OrthoPolyLine
uid 13131,0
va (VaSet
vasetType 3
)
xt "188000,239000,193250,239000"
pts [
"188000,239000"
"193250,239000"
]
)
end &474
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13135,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,237600,193100,239000"
st "reset"
blo "189000,238800"
tm "WireNameMgr"
)
)
on &14
)
*886 (Wire
uid 13136,0
shape (OrthoPolyLine
uid 13137,0
va (VaSet
vasetType 3
)
xt "188000,211000,193250,211000"
pts [
"188000,211000"
"193250,211000"
]
)
end &463
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13141,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,209600,193100,211000"
st "reset"
blo "189000,210800"
tm "WireNameMgr"
)
)
on &14
)
*887 (Wire
uid 13142,0
shape (OrthoPolyLine
uid 13143,0
va (VaSet
vasetType 3
)
xt "188000,210000,193250,210000"
pts [
"188000,210000"
"193250,210000"
]
)
end &461
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13147,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,208600,192800,210000"
st "clock"
blo "189000,209800"
tm "WireNameMgr"
)
)
on &2
)
*888 (Wire
uid 13148,0
shape (OrthoPolyLine
uid 13149,0
va (VaSet
vasetType 3
)
xt "188000,238000,193250,238000"
pts [
"188000,238000"
"193250,238000"
]
)
end &472
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13153,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,236600,192800,238000"
st "clock"
blo "189000,237800"
tm "WireNameMgr"
)
)
on &2
)
*889 (Wire
uid 13154,0
shape (OrthoPolyLine
uid 13155,0
va (VaSet
vasetType 3
)
xt "187000,322000,193250,322000"
pts [
"187000,322000"
"193250,322000"
]
)
end &505
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13161,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,320600,192800,322000"
st "clock"
blo "189000,321800"
tm "WireNameMgr"
)
)
on &2
)
*890 (Wire
uid 13162,0
shape (OrthoPolyLine
uid 13163,0
va (VaSet
vasetType 3
)
xt "187000,323000,193250,323000"
pts [
"187000,323000"
"193250,323000"
]
)
end &507
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13169,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,321600,193100,323000"
st "reset"
blo "189000,322800"
tm "WireNameMgr"
)
)
on &14
)
*891 (Wire
uid 13170,0
shape (OrthoPolyLine
uid 13171,0
va (VaSet
vasetType 3
)
xt "188000,267000,193250,267000"
pts [
"188000,267000"
"193250,267000"
]
)
end &483
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13175,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,265600,192800,267000"
st "clock"
blo "189000,266800"
tm "WireNameMgr"
)
)
on &2
)
*892 (Wire
uid 13176,0
shape (OrthoPolyLine
uid 13177,0
va (VaSet
vasetType 3
)
xt "188000,268000,193250,268000"
pts [
"188000,268000"
"193250,268000"
]
)
end &485
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13181,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,266600,193100,268000"
st "reset"
blo "189000,267800"
tm "WireNameMgr"
)
)
on &14
)
*893 (Wire
uid 13182,0
shape (OrthoPolyLine
uid 13183,0
va (VaSet
vasetType 3
)
xt "188000,127000,193250,127000"
pts [
"188000,127000"
"193250,127000"
]
)
end &428
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13187,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,125600,192800,127000"
st "clock"
blo "189000,126800"
tm "WireNameMgr"
)
)
on &2
)
*894 (Wire
uid 13188,0
shape (OrthoPolyLine
uid 13189,0
va (VaSet
vasetType 3
)
xt "188000,295000,193250,295000"
pts [
"188000,295000"
"193250,295000"
]
)
end &494
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13195,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,293600,192800,295000"
st "clock"
blo "189000,294800"
tm "WireNameMgr"
)
)
on &2
)
*895 (Wire
uid 13196,0
shape (OrthoPolyLine
uid 13197,0
va (VaSet
vasetType 3
)
xt "188000,296000,193250,296000"
pts [
"188000,296000"
"193250,296000"
]
)
end &496
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13203,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,294600,193100,296000"
st "reset"
blo "189000,295800"
tm "WireNameMgr"
)
)
on &14
)
*896 (Wire
uid 13204,0
shape (OrthoPolyLine
uid 13205,0
va (VaSet
vasetType 3
)
xt "188000,128000,193250,128000"
pts [
"188000,128000"
"193250,128000"
]
)
end &430
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13209,0
va (VaSet
font "Verdana,12,0"
)
xt "189000,126600,193100,128000"
st "reset"
blo "189000,127800"
tm "WireNameMgr"
)
)
on &14
)
*897 (Wire
uid 13321,0
optionalChildren [
*898 (BdJunction
uid 13331,0
ps "OnConnectorStrategy"
shape (Circle
uid 13332,0
va (VaSet
vasetType 1
)
xt "126600,87600,127400,88400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13322,0
va (VaSet
vasetType 3
)
xt "127000,63000,135250,88000"
pts [
"135250,88000"
"127000,88000"
"127000,63000"
]
)
start &544
end &769
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13324,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,86600,134650,88000"
st "ADC_SCLK"
blo "127250,87800"
tm "WireNameMgr"
)
)
on &85
)
*899 (Wire
uid 13327,0
optionalChildren [
*900 (BdJunction
uid 13337,0
ps "OnConnectorStrategy"
shape (Circle
uid 13338,0
va (VaSet
vasetType 1
)
xt "126600,114600,127400,115400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13328,0
va (VaSet
vasetType 3
)
xt "127000,88000,135250,115000"
pts [
"135250,115000"
"127000,115000"
"127000,88000"
]
)
start &321
end &898
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13330,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,113600,134650,115000"
st "ADC_SCLK"
blo "127250,114800"
tm "WireNameMgr"
)
)
on &85
)
*901 (Wire
uid 13333,0
optionalChildren [
*902 (BdJunction
uid 13343,0
ps "OnConnectorStrategy"
shape (Circle
uid 13344,0
va (VaSet
vasetType 1
)
xt "126600,142600,127400,143400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13334,0
va (VaSet
vasetType 3
)
xt "127000,115000,135250,143000"
pts [
"127000,115000"
"127000,143000"
"135250,143000"
]
)
start &900
end &332
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13336,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,141600,134650,143000"
st "ADC_SCLK"
blo "127250,142800"
tm "WireNameMgr"
)
)
on &85
)
*903 (Wire
uid 13339,0
optionalChildren [
*904 (BdJunction
uid 13349,0
ps "OnConnectorStrategy"
shape (Circle
uid 13350,0
va (VaSet
vasetType 1
)
xt "126600,169600,127400,170400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13340,0
va (VaSet
vasetType 3
)
xt "127000,143000,135250,170000"
pts [
"127000,143000"
"127000,170000"
"135250,170000"
]
)
start &902
end &343
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13342,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,168600,134650,170000"
st "ADC_SCLK"
blo "127250,169800"
tm "WireNameMgr"
)
)
on &85
)
*905 (Wire
uid 13345,0
optionalChildren [
*906 (BdJunction
uid 13355,0
ps "OnConnectorStrategy"
shape (Circle
uid 13356,0
va (VaSet
vasetType 1
)
xt "126600,197600,127400,198400"
radius 400
)
)
*907 (BdJunction
uid 13361,0
ps "OnConnectorStrategy"
shape (Circle
uid 13362,0
va (VaSet
vasetType 1
)
xt "126600,225600,127400,226400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13346,0
va (VaSet
vasetType 3
)
xt "127000,170000,135250,226000"
pts [
"127000,170000"
"127000,226000"
"135250,226000"
]
)
start &904
end &365
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13348,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,224600,134650,226000"
st "ADC_SCLK"
blo "127250,225800"
tm "WireNameMgr"
)
)
on &85
)
*908 (Wire
uid 13351,0
shape (OrthoPolyLine
uid 13352,0
va (VaSet
vasetType 3
)
xt "127000,198000,135250,198000"
pts [
"135250,198000"
"127000,198000"
]
)
start &354
end &906
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13354,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,196600,134650,198000"
st "ADC_SCLK"
blo "127250,197800"
tm "WireNameMgr"
)
)
on &85
)
*909 (Wire
uid 13357,0
optionalChildren [
*910 (BdJunction
uid 13367,0
ps "OnConnectorStrategy"
shape (Circle
uid 13368,0
va (VaSet
vasetType 1
)
xt "126600,254600,127400,255400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13358,0
va (VaSet
vasetType 3
)
xt "127000,226000,135250,255000"
pts [
"127000,226000"
"127000,255000"
"135250,255000"
]
)
start &907
end &376
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13360,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,253600,134650,255000"
st "ADC_SCLK"
blo "127250,254800"
tm "WireNameMgr"
)
)
on &85
)
*911 (Wire
uid 13363,0
optionalChildren [
*912 (BdJunction
uid 13373,0
ps "OnConnectorStrategy"
shape (Circle
uid 13374,0
va (VaSet
vasetType 1
)
xt "126600,282600,127400,283400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13364,0
va (VaSet
vasetType 3
)
xt "127000,255000,135250,283000"
pts [
"135250,283000"
"127000,283000"
"127000,255000"
]
)
start &387
end &910
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13366,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,281600,134650,283000"
st "ADC_SCLK"
blo "127250,282800"
tm "WireNameMgr"
)
)
on &85
)
*913 (Wire
uid 13369,0
optionalChildren [
*914 (BdJunction
uid 13379,0
ps "OnConnectorStrategy"
shape (Circle
uid 13380,0
va (VaSet
vasetType 1
)
xt "126600,309600,127400,310400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13370,0
va (VaSet
vasetType 3
)
xt "127000,283000,135250,337000"
pts [
"127000,283000"
"127000,337000"
"135250,337000"
]
)
start &912
end &409
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13372,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,335600,134650,337000"
st "ADC_SCLK"
blo "127250,336800"
tm "WireNameMgr"
)
)
on &85
)
*915 (Wire
uid 13375,0
shape (OrthoPolyLine
uid 13376,0
va (VaSet
vasetType 3
)
xt "127000,310000,135250,310000"
pts [
"135250,310000"
"127000,310000"
]
)
start &398
end &914
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13378,0
va (VaSet
font "Verdana,12,0"
)
xt "127250,308600,134650,310000"
st "ADC_SCLK"
blo "127250,309800"
tm "WireNameMgr"
)
)
on &85
)
*916 (Wire
uid 13381,0
optionalChildren [
*917 (BdJunction
uid 13391,0
ps "OnConnectorStrategy"
shape (Circle
uid 13392,0
va (VaSet
vasetType 1
)
xt "184600,87600,185400,88400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13382,0
va (VaSet
vasetType 3
)
xt "185000,63000,193250,88000"
pts [
"193250,88000"
"185000,88000"
"185000,63000"
]
)
start &420
end &770
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13384,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,86600,192650,88000"
st "ADC_SCLK"
blo "185250,87800"
tm "WireNameMgr"
)
)
on &85
)
*918 (Wire
uid 13387,0
optionalChildren [
*919 (BdJunction
uid 13397,0
ps "OnConnectorStrategy"
shape (Circle
uid 13398,0
va (VaSet
vasetType 1
)
xt "184600,114600,185400,115400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13388,0
va (VaSet
vasetType 3
)
xt "185000,88000,193250,115000"
pts [
"185000,88000"
"185000,115000"
"193250,115000"
]
)
start &917
end &431
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13390,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,113600,192650,115000"
st "ADC_SCLK"
blo "185250,114800"
tm "WireNameMgr"
)
)
on &85
)
*920 (Wire
uid 13393,0
optionalChildren [
*921 (BdJunction
uid 13403,0
ps "OnConnectorStrategy"
shape (Circle
uid 13404,0
va (VaSet
vasetType 1
)
xt "184600,142600,185400,143400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13394,0
va (VaSet
vasetType 3
)
xt "185000,115000,193250,143000"
pts [
"185000,115000"
"185000,143000"
"193250,143000"
]
)
start &919
end &442
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13396,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,141600,192650,143000"
st "ADC_SCLK"
blo "185250,142800"
tm "WireNameMgr"
)
)
on &85
)
*922 (Wire
uid 13399,0
optionalChildren [
*923 (BdJunction
uid 13409,0
ps "OnConnectorStrategy"
shape (Circle
uid 13410,0
va (VaSet
vasetType 1
)
xt "184600,169600,185400,170400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13400,0
va (VaSet
vasetType 3
)
xt "185000,143000,193250,170000"
pts [
"185000,143000"
"185000,170000"
"193250,170000"
]
)
start &921
end &453
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13402,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,168600,192650,170000"
st "ADC_SCLK"
blo "185250,169800"
tm "WireNameMgr"
)
)
on &85
)
*924 (Wire
uid 13405,0
optionalChildren [
*925 (BdJunction
uid 13415,0
ps "OnConnectorStrategy"
shape (Circle
uid 13416,0
va (VaSet
vasetType 1
)
xt "184600,197600,185400,198400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13406,0
va (VaSet
vasetType 3
)
xt "185000,170000,193250,198000"
pts [
"185000,170000"
"185000,198000"
"193250,198000"
]
)
start &923
end &464
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13408,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,196600,192650,198000"
st "ADC_SCLK"
blo "185250,197800"
tm "WireNameMgr"
)
)
on &85
)
*926 (Wire
uid 13411,0
optionalChildren [
*927 (BdJunction
uid 13421,0
ps "OnConnectorStrategy"
shape (Circle
uid 13422,0
va (VaSet
vasetType 1
)
xt "184600,225600,185400,226400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13412,0
va (VaSet
vasetType 3
)
xt "185000,198000,193250,226000"
pts [
"185000,198000"
"185000,226000"
"193250,226000"
]
)
start &925
end &475
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13414,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,224600,192650,226000"
st "ADC_SCLK"
blo "185250,225800"
tm "WireNameMgr"
)
)
on &85
)
*928 (Wire
uid 13417,0
optionalChildren [
*929 (BdJunction
uid 13427,0
ps "OnConnectorStrategy"
shape (Circle
uid 13428,0
va (VaSet
vasetType 1
)
xt "184600,254600,185400,255400"
radius 400
)
)
*930 (BdJunction
uid 13433,0
ps "OnConnectorStrategy"
shape (Circle
uid 13434,0
va (VaSet
vasetType 1
)
xt "184600,282600,185400,283400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13418,0
va (VaSet
vasetType 3
)
xt "185000,226000,193250,283000"
pts [
"185000,226000"
"185000,283000"
"193250,283000"
]
)
start &927
end &497
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13420,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,281600,192650,283000"
st "ADC_SCLK"
blo "185250,282800"
tm "WireNameMgr"
)
)
on &85
)
*931 (Wire
uid 13423,0
shape (OrthoPolyLine
uid 13424,0
va (VaSet
vasetType 3
)
xt "185000,255000,193250,255000"
pts [
"193250,255000"
"185000,255000"
]
)
start &486
end &929
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13426,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,253600,192650,255000"
st "ADC_SCLK"
blo "185250,254800"
tm "WireNameMgr"
)
)
on &85
)
*932 (Wire
uid 13429,0
optionalChildren [
*933 (BdJunction
uid 13439,0
ps "OnConnectorStrategy"
shape (Circle
uid 13440,0
va (VaSet
vasetType 1
)
xt "184600,309600,185400,310400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13430,0
va (VaSet
vasetType 3
)
xt "185000,283000,193250,310000"
pts [
"185000,283000"
"185000,310000"
"193250,310000"
]
)
start &930
end &508
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13432,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,308600,192650,310000"
st "ADC_SCLK"
blo "185250,309800"
tm "WireNameMgr"
)
)
on &85
)
*934 (Wire
uid 13435,0
shape (OrthoPolyLine
uid 13436,0
va (VaSet
vasetType 3
)
xt "185000,310000,193250,337000"
pts [
"185000,310000"
"185000,337000"
"193250,337000"
]
)
start &933
end &519
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13438,0
va (VaSet
font "Verdana,12,0"
)
xt "185250,335600,192650,337000"
st "ADC_SCLK"
blo "185250,336800"
tm "WireNameMgr"
)
)
on &85
)
*935 (Wire
uid 13451,0
shape (OrthoPolyLine
uid 13452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148750,23000,173250,89000"
pts [
"148750,89000"
"162000,89000"
"162000,23000"
"173250,23000"
]
)
start &547
end &276
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13454,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,87600,154550,89000"
st "Data"
blo "150750,88800"
tm "WireNameMgr"
)
)
on &526
)
*936 (Wire
uid 13814,0
shape (OrthoPolyLine
uid 13815,0
va (VaSet
vasetType 3
)
xt "207000,19000,213250,19000"
pts [
"213250,19000"
"207000,19000"
]
)
start &528
ss 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13819,0
va (VaSet
font "Verdana,12,0"
)
xt "206250,17600,210050,19000"
st "clock"
blo "206250,18800"
tm "WireNameMgr"
)
)
on &2
)
*937 (Wire
uid 13820,0
shape (OrthoPolyLine
uid 13821,0
va (VaSet
vasetType 3
)
xt "207000,21000,213250,21000"
pts [
"213250,21000"
"207000,21000"
]
)
start &529
ss 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13825,0
va (VaSet
font "Verdana,12,0"
)
xt "206250,19600,210350,21000"
st "reset"
blo "206250,20800"
tm "WireNameMgr"
)
)
on &14
)
*938 (Wire
uid 13828,0
shape (OrthoPolyLine
uid 13829,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194750,15000,213250,15000"
pts [
"194750,15000"
"213250,15000"
]
)
start &282
end &530
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13831,0
va (VaSet
font "Verdana,12,0"
)
xt "196750,13600,201750,15000"
st "output"
blo "196750,14800"
tm "WireNameMgr"
)
)
on &535
)
*939 (Wire
uid 14171,0
shape (OrthoPolyLine
uid 14172,0
va (VaSet
vasetType 3
)
xt "336000,48000,342250,48000"
pts [
"336000,48000"
"342250,48000"
]
)
end &553
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14178,0
va (VaSet
font "Verdana,12,0"
)
xt "337000,46600,340800,48000"
st "clock"
blo "337000,47800"
tm "WireNameMgr"
)
)
on &2
)
*940 (Wire
uid 14181,0
shape (OrthoPolyLine
uid 14182,0
va (VaSet
vasetType 3
)
xt "336000,50000,342250,50000"
pts [
"336000,50000"
"342250,50000"
]
)
end &559
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14188,0
va (VaSet
font "Verdana,12,0"
)
xt "337000,48600,341100,50000"
st "reset"
blo "337000,49800"
tm "WireNameMgr"
)
)
on &14
)
*941 (Wire
uid 14235,0
shape (OrthoPolyLine
uid 14236,0
va (VaSet
vasetType 3
)
xt "230750,15000,249000,15000"
pts [
"230750,15000"
"249000,15000"
]
)
start &531
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14240,0
va (VaSet
font "Verdana,12,0"
)
xt "232750,13600,239250,15000"
st "serialOut"
blo "232750,14800"
tm "WireNameMgr"
)
)
on &551
)
*942 (Wire
uid 14372,0
shape (OrthoPolyLine
uid 14373,0
va (VaSet
vasetType 3
)
xt "326000,42000,342250,42000"
pts [
"326000,42000"
"342250,42000"
]
)
start &565
end &561
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14377,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "334000,40600,345100,42000"
st "ADC_CH0_SDO"
blo "334000,41800"
tm "WireNameMgr"
)
)
on &567
)
*943 (Wire
uid 14378,0
shape (OrthoPolyLine
uid 14379,0
va (VaSet
vasetType 3
)
xt "326000,44000,342250,44000"
pts [
"326000,44000"
"342250,44000"
]
)
start &566
end &555
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14383,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "334000,42600,344100,44000"
st "ADC_CH0_CS"
blo "334000,43800"
tm "WireNameMgr"
)
)
on &568
)
*944 (Wire
uid 14400,0
shape (OrthoPolyLine
uid 14401,0
va (VaSet
vasetType 3
)
xt "326000,70000,342250,70000"
pts [
"326000,70000"
"342250,70000"
]
)
start &569
end &574
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14405,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "334000,68600,345100,70000"
st "ADC_CH1_SDO"
blo "334000,69800"
tm "WireNameMgr"
)
)
on &571
)
*945 (Wire
uid 14406,0
shape (OrthoPolyLine
uid 14407,0
va (VaSet
vasetType 3
)
xt "326000,72000,342250,72000"
pts [
"326000,72000"
"342250,72000"
]
)
start &570
end &580
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14411,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "334000,70600,344100,72000"
st "ADC_CH1_CS"
blo "334000,71800"
tm "WireNameMgr"
)
)
on &572
)
*946 (Wire
uid 14461,0
shape (OrthoPolyLine
uid 14462,0
va (VaSet
vasetType 3
)
xt "335000,76000,342250,76000"
pts [
"335000,76000"
"342250,76000"
]
)
end &582
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14468,0
va (VaSet
font "Verdana,12,0"
)
xt "336000,74600,339800,76000"
st "clock"
blo "336000,75800"
tm "WireNameMgr"
)
)
on &2
)
*947 (Wire
uid 14469,0
shape (OrthoPolyLine
uid 14470,0
va (VaSet
vasetType 3
)
xt "335000,78000,342250,78000"
pts [
"335000,78000"
"342250,78000"
]
)
end &576
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14476,0
va (VaSet
font "Verdana,12,0"
)
xt "336000,76600,340100,78000"
st "reset"
blo "336000,77800"
tm "WireNameMgr"
)
)
on &14
)
*948 (Wire
uid 14522,0
shape (OrthoPolyLine
uid 14523,0
va (VaSet
vasetType 3
)
xt "335000,106000,342250,106000"
pts [
"335000,106000"
"342250,106000"
]
)
end &589
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14527,0
va (VaSet
font "Verdana,12,0"
)
xt "336000,104600,340100,106000"
st "reset"
blo "336000,105800"
tm "WireNameMgr"
)
)
on &14
)
*949 (Wire
uid 14528,0
shape (OrthoPolyLine
uid 14529,0
va (VaSet
vasetType 3
)
xt "335000,104000,342250,104000"
pts [
"335000,104000"
"342250,104000"
]
)
end &595
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14533,0
va (VaSet
font "Verdana,12,0"
)
xt "336000,102600,339800,104000"
st "clock"
blo "336000,103800"
tm "WireNameMgr"
)
)
on &2
)
*950 (Wire
uid 14546,0
shape (OrthoPolyLine
uid 14547,0
va (VaSet
vasetType 3
)
xt "326000,98000,342250,98000"
pts [
"326000,98000"
"342250,98000"
]
)
start &599
end &587
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14551,0
va (VaSet
font "Verdana,12,0"
)
xt "314000,97600,325100,99000"
st "ADC_CH2_SDO"
blo "314000,98800"
tm "WireNameMgr"
)
)
on &601
)
*951 (Wire
uid 14552,0
shape (OrthoPolyLine
uid 14553,0
va (VaSet
vasetType 3
)
xt "326000,100000,342250,100000"
pts [
"326000,100000"
"342250,100000"
]
)
start &600
end &593
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14557,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "334000,98600,344100,100000"
st "ADC_CH2_CS"
blo "334000,99800"
tm "WireNameMgr"
)
)
on &602
)
*952 (Wire
uid 15558,0
shape (OrthoPolyLine
uid 15559,0
va (VaSet
vasetType 3
)
xt "134000,56000,145000,56000"
pts [
"134000,56000"
"145000,56000"
]
)
end &632
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15565,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,54600,140100,56000"
st "reset"
blo "136000,55800"
tm "WireNameMgr"
)
)
on &14
)
*953 (Wire
uid 15566,0
shape (OrthoPolyLine
uid 15567,0
va (VaSet
vasetType 3
)
xt "134000,55000,145000,55000"
pts [
"134000,55000"
"145000,55000"
]
)
end &632
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15573,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,53600,139800,55000"
st "clock"
blo "136000,54800"
tm "WireNameMgr"
)
)
on &2
)
*954 (Wire
uid 15574,0
shape (OrthoPolyLine
uid 15575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153000,45000,158000,45000"
pts [
"158000,45000"
"153000,45000"
]
)
end &632
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15579,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,43600,161000,45000"
st "InBinary"
blo "155000,44800"
tm "WireNameMgr"
)
)
on &638
)
*955 (Wire
uid 15584,0
shape (OrthoPolyLine
uid 15585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,45000,145000,45000"
pts [
"145000,45000"
"132000,45000"
]
)
start &632
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15591,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,43600,144800,45000"
st "OutAscii"
blo "139000,44800"
tm "WireNameMgr"
)
)
on &636
)
*956 (Wire
uid 15596,0
shape (OrthoPolyLine
uid 15597,0
va (VaSet
vasetType 3
)
xt "153000,43000,158000,43000"
pts [
"158000,43000"
"153000,43000"
]
)
end &632
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15603,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,41600,160300,43000"
st "inTrigger"
blo "154000,42800"
tm "WireNameMgr"
)
)
on &637
)
*957 (Wire
uid 15610,0
shape (OrthoPolyLine
uid 15611,0
va (VaSet
vasetType 3
)
xt "132000,43000,145000,43000"
pts [
"145000,43000"
"132000,43000"
]
)
start &632
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15617,0
va (VaSet
font "Verdana,12,0"
)
xt "141000,41600,149300,43000"
st "OutTrigger"
blo "141000,42800"
tm "WireNameMgr"
)
)
on &639
)
*958 (Wire
uid 15622,0
shape (OrthoPolyLine
uid 15623,0
va (VaSet
vasetType 3
)
xt "132000,47000,145000,47000"
pts [
"132000,47000"
"145000,47000"
]
)
end &632
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15629,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,45600,137800,47000"
st "busy"
blo "134000,46800"
tm "WireNameMgr"
)
)
on &640
)
*959 (Wire
uid 16261,0
shape (OrthoPolyLine
uid 16262,0
va (VaSet
vasetType 3
)
xt "297000,153000,302250,153000"
pts [
"297000,153000"
"302250,153000"
]
)
end &653
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16268,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,151600,302700,153000"
st "Hall_A"
blo "298000,152800"
tm "WireNameMgr"
)
)
on &648
)
*960 (Wire
uid 16271,0
shape (OrthoPolyLine
uid 16272,0
va (VaSet
vasetType 3
)
xt "297000,155000,302250,155000"
pts [
"297000,155000"
"302250,155000"
]
)
end &654
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16278,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,153600,302700,155000"
st "Hall_B"
blo "298000,154800"
tm "WireNameMgr"
)
)
on &649
)
*961 (Wire
uid 16281,0
shape (OrthoPolyLine
uid 16282,0
va (VaSet
vasetType 3
)
xt "297000,157000,302250,157000"
pts [
"297000,157000"
"302250,157000"
]
)
end &655
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16288,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,155600,302800,157000"
st "Hall_C"
blo "298000,156800"
tm "WireNameMgr"
)
)
on &650
)
*962 (Wire
uid 16291,0
shape (OrthoPolyLine
uid 16292,0
va (VaSet
vasetType 3
)
xt "297000,140000,302250,140000"
pts [
"297000,140000"
"302250,140000"
]
)
end &656
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16298,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,138600,303800,140000"
st "PWM_in"
blo "298000,139800"
tm "WireNameMgr"
)
)
on &647
)
*963 (Wire
uid 16301,0
shape (OrthoPolyLine
uid 16302,0
va (VaSet
vasetType 3
)
xt "318750,143000,326000,143000"
pts [
"318750,143000"
"326000,143000"
]
)
start &659
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16308,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,141600,325300,143000"
st "Sa_top"
blo "320000,142800"
tm "WireNameMgr"
)
)
on &641
)
*964 (Wire
uid 16311,0
shape (OrthoPolyLine
uid 16312,0
va (VaSet
vasetType 3
)
xt "318750,145000,325000,145000"
pts [
"318750,145000"
"325000,145000"
]
)
start &658
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16318,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,143600,325300,145000"
st "Sa_bot"
blo "320000,144800"
tm "WireNameMgr"
)
)
on &642
)
*965 (Wire
uid 16321,0
shape (OrthoPolyLine
uid 16322,0
va (VaSet
vasetType 3
)
xt "318750,147000,325000,147000"
pts [
"318750,147000"
"325000,147000"
]
)
start &661
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16328,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,145600,325300,147000"
st "Sb_top"
blo "320000,146800"
tm "WireNameMgr"
)
)
on &643
)
*966 (Wire
uid 16331,0
shape (OrthoPolyLine
uid 16332,0
va (VaSet
vasetType 3
)
xt "318750,149000,325000,149000"
pts [
"318750,149000"
"325000,149000"
]
)
start &660
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16338,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,147600,325300,149000"
st "Sb_bot"
blo "320000,148800"
tm "WireNameMgr"
)
)
on &644
)
*967 (Wire
uid 16341,0
shape (OrthoPolyLine
uid 16342,0
va (VaSet
vasetType 3
)
xt "318750,151000,325000,151000"
pts [
"318750,151000"
"325000,151000"
]
)
start &663
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16348,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,149600,325100,151000"
st "Sc_top"
blo "320000,150800"
tm "WireNameMgr"
)
)
on &645
)
*968 (Wire
uid 16351,0
shape (OrthoPolyLine
uid 16352,0
va (VaSet
vasetType 3
)
xt "318750,153000,325000,153000"
pts [
"318750,153000"
"325000,153000"
]
)
start &662
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16358,0
va (VaSet
font "Verdana,12,0"
)
xt "320000,151600,325100,153000"
st "Sc_bot"
blo "320000,152800"
tm "WireNameMgr"
)
)
on &646
)
*969 (Wire
uid 16389,0
shape (OrthoPolyLine
uid 16390,0
va (VaSet
vasetType 3
)
xt "294000,165000,302250,165000"
pts [
"294000,165000"
"302250,165000"
]
)
end &657
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16396,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,163600,302100,165000"
st "reset"
blo "298000,164800"
tm "WireNameMgr"
)
)
on &14
)
*970 (Wire
uid 16397,0
shape (OrthoPolyLine
uid 16398,0
va (VaSet
vasetType 3
)
xt "294000,164000,302250,164000"
pts [
"294000,164000"
"302250,164000"
]
)
end &652
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16404,0
va (VaSet
font "Verdana,12,0"
)
xt "298000,162600,301800,164000"
st "clock"
blo "298000,163800"
tm "WireNameMgr"
)
)
on &2
)
*971 (Wire
uid 17283,0
shape (OrthoPolyLine
uid 17284,0
va (VaSet
vasetType 3
)
xt "336000,128000,343250,128000"
pts [
"336000,128000"
"343250,128000"
]
)
end &670
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17290,0
va (VaSet
font "Verdana,12,0"
)
xt "339000,126600,343700,128000"
st "Hall_A"
blo "339000,127800"
tm "WireNameMgr"
)
)
on &648
)
*972 (Wire
uid 17291,0
shape (OrthoPolyLine
uid 17292,0
va (VaSet
vasetType 3
)
xt "336000,132000,343250,132000"
pts [
"336000,132000"
"343250,132000"
]
)
end &672
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17298,0
va (VaSet
font "Verdana,12,0"
)
xt "339000,130600,343800,132000"
st "Hall_C"
blo "339000,131800"
tm "WireNameMgr"
)
)
on &650
)
*973 (Wire
uid 17299,0
shape (OrthoPolyLine
uid 17300,0
va (VaSet
vasetType 3
)
xt "336000,130000,343250,130000"
pts [
"336000,130000"
"343250,130000"
]
)
end &671
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17306,0
va (VaSet
font "Verdana,12,0"
)
xt "339000,128600,343700,130000"
st "Hall_B"
blo "339000,129800"
tm "WireNameMgr"
)
)
on &649
)
*974 (Wire
uid 17307,0
shape (OrthoPolyLine
uid 17308,0
va (VaSet
vasetType 3
)
xt "333000,141000,343250,141000"
pts [
"333000,141000"
"343250,141000"
]
)
end &669
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17314,0
va (VaSet
font "Verdana,12,0"
)
xt "339000,139600,342800,141000"
st "clock"
blo "339000,140800"
tm "WireNameMgr"
)
)
on &2
)
*975 (Wire
uid 17315,0
shape (OrthoPolyLine
uid 17316,0
va (VaSet
vasetType 3
)
xt "333000,142000,343250,142000"
pts [
"333000,142000"
"343250,142000"
]
)
end &673
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17322,0
va (VaSet
font "Verdana,12,0"
)
xt "339000,140600,343100,142000"
st "reset"
blo "339000,141800"
tm "WireNameMgr"
)
)
on &14
)
*976 (Wire
uid 17335,0
shape (OrthoPolyLine
uid 17336,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "352750,129000,357000,129000"
pts [
"352750,129000"
"357000,129000"
]
)
start &674
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17342,0
va (VaSet
font "Verdana,12,0"
)
xt "354000,127600,358700,129000"
st "speed"
blo "354000,128800"
tm "WireNameMgr"
)
)
on &667
)
*977 (Wire
uid 17801,0
shape (OrthoPolyLine
uid 17802,0
va (VaSet
vasetType 3
)
xt "411000,91000,418250,91000"
pts [
"418250,91000"
"411000,91000"
]
)
start &709
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17808,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,89600,422200,91000"
st "DAC0_SCLK"
blo "414000,90800"
tm "WireNameMgr"
)
)
on &700
)
*978 (Wire
uid 17811,0
shape (OrthoPolyLine
uid 17812,0
va (VaSet
vasetType 3
)
xt "411000,93000,418250,93000"
pts [
"418250,93000"
"411000,93000"
]
)
start &711
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17818,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,91600,422300,93000"
st "DAC0_SYNC"
blo "414000,92800"
tm "WireNameMgr"
)
)
on &701
)
*979 (Wire
uid 17821,0
shape (OrthoPolyLine
uid 17822,0
va (VaSet
vasetType 3
)
xt "411000,95000,418250,95000"
pts [
"418250,95000"
"411000,95000"
]
)
start &710
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17828,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,93600,421700,95000"
st "DAC0_SDO"
blo "414000,94800"
tm "WireNameMgr"
)
)
on &702
)
*980 (Wire
uid 17831,0
shape (OrthoPolyLine
uid 17832,0
va (VaSet
vasetType 3
)
xt "412000,101000,418250,101000"
pts [
"412000,101000"
"418250,101000"
]
)
end &728
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17838,0
va (VaSet
font "Verdana,12,0"
)
xt "415000,99600,420600,101000"
st "USB_TX"
blo "415000,100800"
tm "WireNameMgr"
)
)
on &227
)
*981 (Wire
uid 17841,0
shape (OrthoPolyLine
uid 17842,0
va (VaSet
vasetType 3
)
xt "412000,103000,418250,103000"
pts [
"418250,103000"
"412000,103000"
]
)
start &727
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17848,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,101600,419700,103000"
st "USB_RX"
blo "414000,102800"
tm "WireNameMgr"
)
)
on &229
)
*982 (Wire
uid 17851,0
shape (OrthoPolyLine
uid 17852,0
va (VaSet
vasetType 3
)
xt "412000,110000,418250,110000"
pts [
"412000,110000"
"418250,110000"
]
)
end &719
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17858,0
va (VaSet
font "Verdana,12,0"
)
xt "415000,108600,416600,110000"
st "P"
blo "415000,109800"
tm "WireNameMgr"
)
)
on &703
)
*983 (Wire
uid 17861,0
shape (OrthoPolyLine
uid 17862,0
va (VaSet
vasetType 3
)
xt "412000,112000,418250,112000"
pts [
"412000,112000"
"418250,112000"
]
)
end &716
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17868,0
va (VaSet
font "Verdana,12,0"
)
xt "415000,110600,416300,112000"
st "I"
blo "415000,111800"
tm "WireNameMgr"
)
)
on &704
)
*984 (Wire
uid 17871,0
shape (OrthoPolyLine
uid 17872,0
va (VaSet
vasetType 3
)
xt "412000,114000,418250,114000"
pts [
"412000,114000"
"418250,114000"
]
)
end &708
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17878,0
va (VaSet
font "Verdana,12,0"
)
xt "415000,112600,416700,114000"
st "D"
blo "415000,113800"
tm "WireNameMgr"
)
)
on &705
)
*985 (Wire
uid 17881,0
shape (OrthoPolyLine
uid 17882,0
va (VaSet
vasetType 3
)
xt "412000,116000,418250,116000"
pts [
"412000,116000"
"418250,116000"
]
)
end &712
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17888,0
va (VaSet
font "Verdana,12,0"
)
xt "415000,114600,420100,116000"
st "enable"
blo "415000,115800"
tm "WireNameMgr"
)
)
on &234
)
*986 (Wire
uid 17891,0
shape (OrthoPolyLine
uid 17892,0
va (VaSet
vasetType 3
)
xt "411000,52000,418250,52000"
pts [
"418250,52000"
"411000,52000"
]
)
start &717
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17898,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,50600,422500,52000"
st "ledState_0"
blo "414000,51800"
tm "WireNameMgr"
)
)
on &698
)
*987 (Wire
uid 17923,0
shape (OrthoPolyLine
uid 17924,0
va (VaSet
vasetType 3
)
xt "411000,54000,418250,54000"
pts [
"418250,54000"
"411000,54000"
]
)
start &718
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17930,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,52600,422500,54000"
st "ledState_1"
blo "414000,53800"
tm "WireNameMgr"
)
)
on &699
)
*988 (Wire
uid 17945,0
shape (OrthoPolyLine
uid 17946,0
va (VaSet
vasetType 3
)
xt "410000,124000,418250,124000"
pts [
"410000,124000"
"418250,124000"
]
)
end &707
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17952,0
va (VaSet
font "Verdana,12,0"
)
xt "411000,122600,414800,124000"
st "clock"
blo "411000,123800"
tm "WireNameMgr"
)
)
on &2
)
*989 (Wire
uid 17953,0
shape (OrthoPolyLine
uid 17954,0
va (VaSet
vasetType 3
)
xt "410000,126000,418250,126000"
pts [
"410000,126000"
"418250,126000"
]
)
end &720
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17960,0
va (VaSet
font "Verdana,12,0"
)
xt "411000,124600,415100,126000"
st "reset"
blo "411000,125800"
tm "WireNameMgr"
)
)
on &14
)
*990 (Wire
uid 17963,0
shape (OrthoPolyLine
uid 17964,0
va (VaSet
vasetType 3
)
xt "451750,59000,461000,59000"
pts [
"451750,59000"
"461000,59000"
]
)
start &722
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17970,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,57600,459300,59000"
st "Sa_top"
blo "454000,58800"
tm "WireNameMgr"
)
)
on &641
)
*991 (Wire
uid 17973,0
shape (OrthoPolyLine
uid 17974,0
va (VaSet
vasetType 3
)
xt "451750,61000,461000,61000"
pts [
"451750,61000"
"461000,61000"
]
)
start &721
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17980,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,59600,459300,61000"
st "Sa_bot"
blo "454000,60800"
tm "WireNameMgr"
)
)
on &642
)
*992 (Wire
uid 17983,0
shape (OrthoPolyLine
uid 17984,0
va (VaSet
vasetType 3
)
xt "451750,63000,461000,63000"
pts [
"451750,63000"
"461000,63000"
]
)
start &724
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17990,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,61600,459300,63000"
st "Sb_top"
blo "454000,62800"
tm "WireNameMgr"
)
)
on &643
)
*993 (Wire
uid 17993,0
shape (OrthoPolyLine
uid 17994,0
va (VaSet
vasetType 3
)
xt "451750,65000,461000,65000"
pts [
"451750,65000"
"461000,65000"
]
)
start &723
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18000,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,63600,459300,65000"
st "Sb_bot"
blo "454000,64800"
tm "WireNameMgr"
)
)
on &644
)
*994 (Wire
uid 18003,0
shape (OrthoPolyLine
uid 18004,0
va (VaSet
vasetType 3
)
xt "451750,67000,461000,67000"
pts [
"451750,67000"
"461000,67000"
]
)
start &726
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18010,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,65600,459100,67000"
st "Sc_top"
blo "454000,66800"
tm "WireNameMgr"
)
)
on &645
)
*995 (Wire
uid 18013,0
shape (OrthoPolyLine
uid 18014,0
va (VaSet
vasetType 3
)
xt "451750,69000,461000,69000"
pts [
"451750,69000"
"461000,69000"
]
)
start &725
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18020,0
va (VaSet
font "Verdana,12,0"
)
xt "454000,67600,459100,69000"
st "Sc_bot"
blo "454000,68800"
tm "WireNameMgr"
)
)
on &646
)
*996 (Wire
uid 18021,0
shape (OrthoPolyLine
uid 18022,0
va (VaSet
vasetType 3
)
xt "408000,69000,418250,69000"
pts [
"408000,69000"
"418250,69000"
]
)
end &713
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18028,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,67600,418700,69000"
st "Hall_A"
blo "414000,68800"
tm "WireNameMgr"
)
)
on &648
)
*997 (Wire
uid 18029,0
shape (OrthoPolyLine
uid 18030,0
va (VaSet
vasetType 3
)
xt "408000,73000,418250,73000"
pts [
"408000,73000"
"418250,73000"
]
)
end &715
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18036,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,71600,418800,73000"
st "Hall_C"
blo "414000,72800"
tm "WireNameMgr"
)
)
on &650
)
*998 (Wire
uid 18037,0
shape (OrthoPolyLine
uid 18038,0
va (VaSet
vasetType 3
)
xt "408000,71000,418250,71000"
pts [
"408000,71000"
"418250,71000"
]
)
end &714
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18044,0
va (VaSet
font "Verdana,12,0"
)
xt "414000,69600,418700,71000"
st "Hall_B"
blo "414000,70800"
tm "WireNameMgr"
)
)
on &649
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *999 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*1000 (Text
uid 85,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,400,3900,1400"
st "Package List"
blo "-3000,1200"
)
*1001 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1400,14500,5000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*1002 (Text
uid 88,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*1003 (Text
uid 89,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*1004 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1005 (Text
uid 91,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*1006 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1007 (Text
uid 93,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*1008 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1066"
viewArea "307501,31516,503791,140269"
cachedDiagramExtent "-3000,-86000,461400,351400"
pageSetupInfo (PageSetupInfo
ptrCmd "Microsoft Print to PDF,winspool,"
fileName "PORTPROMPT:"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,-148000"
lastUid 18157,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1009 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*1010 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*1011 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1012 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*1013 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*1014 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1015 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*1016 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*1017 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1018 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*1019 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*1020 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1021 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*1022 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*1023 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1024 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*1025 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1026 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1027 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1028 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1029 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,6000,4000,7000"
st "Declarations"
blo "-3000,6800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,7000,400,8000"
st "Ports:"
blo "-3000,7800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,118000,1800,119000"
st "Pre User:"
blo "-3000,118800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13200,18000,15000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,119000,6000,120000"
st "Diagram Signals:"
blo "-3000,119800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,6000,3000,7000"
st "Post User:"
blo "-3000,6800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,6000,-3000,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 320,0
usingSuid 1
emptyRow *1030 (LEmptyRow
)
uid 1406,0
optionalChildren [
*1031 (RefLabelRowHdr
)
*1032 (TitleRowHdr
)
*1033 (FilterRowHdr
)
*1034 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1035 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1036 (GroupColHdr
tm "GroupColHdrMgr"
)
*1037 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1038 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1039 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1040 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1041 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1042 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1043 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
uid 1377,0
)
*1044 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 20,0
)
)
uid 2365,0
)
*1045 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 28,0
)
)
uid 2868,0
)
*1046 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 29,0
)
)
uid 2870,0
)
*1047 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 30,0
)
)
uid 2872,0
)
*1048 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 31,0
)
)
uid 2874,0
)
*1049 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 32,0
)
)
uid 2876,0
)
*1050 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 33,0
)
)
uid 2878,0
)
*1051 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 34,0
)
)
uid 2880,0
)
*1052 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 35,0
)
)
uid 2882,0
)
*1053 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 36,0
)
)
uid 2884,0
)
*1054 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 37,0
)
)
uid 2886,0
)
*1055 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 38,0
)
)
uid 2888,0
)
*1056 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 39,0
)
)
uid 2890,0
)
*1057 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 40,0
)
)
uid 2892,0
)
*1058 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 41,0
)
)
uid 2894,0
)
*1059 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 42,0
)
)
uid 2896,0
)
*1060 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 43,0
)
)
uid 2898,0
)
*1061 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 44,0
)
)
uid 2900,0
)
*1062 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 48,0
)
)
uid 2908,0
)
*1063 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 49,0
)
)
uid 2910,0
)
*1064 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 50,0
)
)
uid 2912,0
)
*1065 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 51,0
)
)
uid 2914,0
)
*1066 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 52,0
)
)
uid 2916,0
)
*1067 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 53,0
)
)
uid 2918,0
)
*1068 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 54,0
)
)
uid 2920,0
)
*1069 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 55,0
)
)
uid 2922,0
)
*1070 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 56,0
)
)
uid 2924,0
)
*1071 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 57,0
)
)
uid 2926,0
)
*1072 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 58,0
)
)
uid 2928,0
)
*1073 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 59,0
)
)
uid 2930,0
)
*1074 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 60,0
)
)
uid 2932,0
)
*1075 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 61,0
)
)
uid 2934,0
)
*1076 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 62,0
)
)
uid 2936,0
)
*1077 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 63,0
)
)
uid 2938,0
)
*1078 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 64,0
)
)
uid 2940,0
)
*1079 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 65,0
)
)
uid 4170,0
)
*1080 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 66,0
)
)
uid 4172,0
)
*1081 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 67,0
)
)
uid 4174,0
)
*1082 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 68,0
)
)
uid 4176,0
)
*1083 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 69,0
)
)
uid 4178,0
)
*1084 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 70,0
)
)
uid 4180,0
)
*1085 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 71,0
)
)
uid 4182,0
)
*1086 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 72,0
)
)
uid 4184,0
)
*1087 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 73,0
)
)
uid 4186,0
)
*1088 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 74,0
)
)
uid 4188,0
)
*1089 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 75,0
)
)
uid 4190,0
)
*1090 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 76,0
)
)
uid 4192,0
)
*1091 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 77,0
)
)
uid 4194,0
)
*1092 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 78,0
)
)
uid 4196,0
)
*1093 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 79,0
)
)
uid 4198,0
)
*1094 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 80,0
)
)
uid 4200,0
)
*1095 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 81,0
)
)
uid 4202,0
)
*1096 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 82,0
)
)
uid 4204,0
)
*1097 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 83,0
)
)
uid 4206,0
)
*1098 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 84,0
)
)
uid 4208,0
)
*1099 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 85,0
)
)
uid 4210,0
)
*1100 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 86,0
)
)
uid 4212,0
)
*1101 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 87,0
)
)
uid 4214,0
)
*1102 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 88,0
)
)
uid 4216,0
)
*1103 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 89,0
)
)
uid 4218,0
)
*1104 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 76
suid 90,0
)
)
uid 4757,0
)
*1105 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 77
suid 91,0
)
)
uid 4759,0
)
*1106 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 87
suid 92,0
)
)
uid 4761,0
)
*1107 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 97
suid 93,0
)
)
uid 4763,0
)
*1108 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 105
suid 94,0
)
)
uid 4765,0
)
*1109 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 106
suid 95,0
)
)
uid 4767,0
)
*1110 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 107
suid 96,0
)
)
uid 4769,0
)
*1111 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 108
suid 97,0
)
)
uid 4771,0
)
*1112 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 109
suid 98,0
)
)
uid 4773,0
)
*1113 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 110
suid 99,0
)
)
uid 4775,0
)
*1114 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 78
suid 100,0
)
)
uid 4777,0
)
*1115 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 79
suid 101,0
)
)
uid 4779,0
)
*1116 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 80
suid 102,0
)
)
uid 4781,0
)
*1117 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 81
suid 103,0
)
)
uid 4783,0
)
*1118 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 82
suid 104,0
)
)
uid 4785,0
)
*1119 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 83
suid 105,0
)
)
uid 4787,0
)
*1120 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 84
suid 106,0
)
)
uid 4789,0
)
*1121 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 85
suid 107,0
)
)
uid 4791,0
)
*1122 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 86
suid 108,0
)
)
uid 4793,0
)
*1123 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 88
suid 109,0
)
)
uid 4795,0
)
*1124 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 89
suid 110,0
)
)
uid 4797,0
)
*1125 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 90
suid 111,0
)
)
uid 4799,0
)
*1126 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 91
suid 112,0
)
)
uid 4801,0
)
*1127 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 92
suid 113,0
)
)
uid 4803,0
)
*1128 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 93
suid 114,0
)
)
uid 5376,0
)
*1129 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 94
suid 115,0
)
)
uid 5378,0
)
*1130 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 95
suid 116,0
)
)
uid 5380,0
)
*1131 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 96
suid 117,0
)
)
uid 5382,0
)
*1132 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 98
suid 118,0
)
)
uid 5384,0
)
*1133 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 99
suid 119,0
)
)
uid 5386,0
)
*1134 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 100
suid 120,0
)
)
uid 5388,0
)
*1135 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 101
suid 121,0
)
)
uid 5390,0
)
*1136 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 102
suid 122,0
)
)
uid 5392,0
)
*1137 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 103
suid 123,0
)
)
uid 5394,0
)
*1138 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 104
suid 124,0
)
)
uid 5396,0
)
*1139 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 75
suid 125,0
)
)
uid 5398,0
)
*1140 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_EN"
t "std_ulogic"
o 72
suid 126,0
)
)
uid 5400,0
)
*1141 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 74
suid 127,0
)
)
uid 5402,0
)
*1142 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 73
suid 128,0
)
)
uid 5404,0
)
*1143 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 22
suid 129,0
)
)
uid 6194,0
)
*1144 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 71
suid 130,0
)
)
uid 6196,0
)
*1145 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 70
suid 131,0
)
)
uid 6198,0
)
*1146 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 21
suid 132,0
)
)
uid 6200,0
)
*1147 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 114
suid 134,0
)
)
uid 6554,0
)
*1148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterWr"
t "std_ulogic"
o 118
suid 148,0
)
)
uid 7960,0
)
*1149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterFull"
t "std_ulogic"
o 117
suid 149,0
)
)
uid 7962,0
)
*1150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 116
suid 150,0
)
)
uid 7964,0
)
*1151 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 113
suid 217,0
)
)
uid 11096,0
)
*1152 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "newCharacter"
t "std_ulogic"
o 119
suid 218,0
)
)
uid 11098,0
)
*1153 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 115
suid 222,0
)
)
uid 11562,0
)
*1154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 121
suid 224,0
)
)
uid 11735,0
)
*1155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 122
suid 225,0
)
)
uid 11737,0
)
*1156 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 123
suid 226,0
)
)
uid 11739,0
)
*1157 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Setval"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 112
suid 228,0
)
)
uid 11741,0
)
*1158 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 111
suid 230,0
)
)
uid 13480,0
)
*1159 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "output"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 120
suid 231,0
)
)
uid 13841,0
)
*1160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "serialOut"
t "std_ulogic"
o 124
suid 242,0
)
)
uid 14249,0
)
*1161 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 249,0
)
)
uid 14562,0
)
*1162 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 250,0
)
)
uid 14564,0
)
*1163 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 254,0
)
)
uid 14566,0
)
*1164 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 253,0
)
)
uid 14568,0
)
*1165 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 252,0
)
)
uid 14570,0
)
*1166 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 251,0
)
)
uid 14572,0
)
*1167 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "OutAscii"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 125
suid 265,0
)
)
uid 15632,0
)
*1168 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "inTrigger"
t "std_ulogic"
o 126
suid 267,0
)
)
uid 15634,0
)
*1169 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "InBinary"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 111
suid 268,0
)
)
uid 15636,0
)
*1170 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "OutTrigger"
t "std_ulogic"
o 128
suid 270,0
)
)
uid 15638,0
)
*1171 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "busy"
t "std_ulogic"
o 129
suid 272,0
)
)
uid 15640,0
)
*1172 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sa_top"
t "std_ulogic"
o 134
suid 283,0
)
)
uid 16405,0
)
*1173 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sa_bot"
t "std_ulogic"
o 135
suid 284,0
)
)
uid 16407,0
)
*1174 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sb_top"
t "std_ulogic"
o 136
suid 285,0
)
)
uid 16409,0
)
*1175 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sb_bot"
t "std_ulogic"
o 137
suid 286,0
)
)
uid 16411,0
)
*1176 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sc_top"
t "std_ulogic"
o 138
suid 287,0
)
)
uid 16413,0
)
*1177 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sc_bot"
t "std_ulogic"
o 139
suid 288,0
)
)
uid 16415,0
)
*1178 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PWM_in"
t "std_ulogic"
o 133
suid 289,0
)
)
uid 16417,0
)
*1179 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Hall_A"
t "std_ulogic"
o 130
suid 290,0
)
)
uid 16419,0
)
*1180 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Hall_B"
t "std_ulogic"
o 131
suid 291,0
)
)
uid 16421,0
)
*1181 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Hall_C"
t "std_ulogic"
o 132
suid 292,0
)
)
uid 16423,0
)
*1182 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 140
suid 295,0
)
)
uid 17345,0
)
*1183 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ledState_0"
t "std_ulogic"
o 150
suid 306,0
)
)
uid 18045,0
)
*1184 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ledState_1"
t "std_ulogic"
o 151
suid 308,0
)
)
uid 18047,0
)
*1185 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 141
suid 309,0
)
)
uid 18049,0
)
*1186 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 142
suid 310,0
)
)
uid 18051,0
)
*1187 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 143
suid 311,0
)
)
uid 18053,0
)
*1188 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "P"
t "std_ulogic"
o 146
suid 312,0
)
)
uid 18055,0
)
*1189 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "I"
t "std_ulogic"
o 147
suid 313,0
)
)
uid 18057,0
)
*1190 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "D"
t "std_ulogic"
o 148
suid 314,0
)
)
uid 18059,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*1191 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1192 (MRCItem
litem &1030
pos 148
dimension 20
)
uid 1421,0
optionalChildren [
*1193 (MRCItem
litem &1031
pos 0
dimension 20
uid 1422,0
)
*1194 (MRCItem
litem &1032
pos 1
dimension 23
uid 1423,0
)
*1195 (MRCItem
litem &1033
pos 2
hidden 1
dimension 20
uid 1424,0
)
*1196 (MRCItem
litem &1043
pos 0
dimension 20
uid 1378,0
)
*1197 (MRCItem
litem &1044
pos 1
dimension 20
uid 2366,0
)
*1198 (MRCItem
litem &1045
pos 2
dimension 20
uid 2867,0
)
*1199 (MRCItem
litem &1046
pos 3
dimension 20
uid 2869,0
)
*1200 (MRCItem
litem &1047
pos 4
dimension 20
uid 2871,0
)
*1201 (MRCItem
litem &1048
pos 5
dimension 20
uid 2873,0
)
*1202 (MRCItem
litem &1049
pos 6
dimension 20
uid 2875,0
)
*1203 (MRCItem
litem &1050
pos 7
dimension 20
uid 2877,0
)
*1204 (MRCItem
litem &1051
pos 8
dimension 20
uid 2879,0
)
*1205 (MRCItem
litem &1052
pos 9
dimension 20
uid 2881,0
)
*1206 (MRCItem
litem &1053
pos 10
dimension 20
uid 2883,0
)
*1207 (MRCItem
litem &1054
pos 11
dimension 20
uid 2885,0
)
*1208 (MRCItem
litem &1055
pos 12
dimension 20
uid 2887,0
)
*1209 (MRCItem
litem &1056
pos 13
dimension 20
uid 2889,0
)
*1210 (MRCItem
litem &1057
pos 14
dimension 20
uid 2891,0
)
*1211 (MRCItem
litem &1058
pos 15
dimension 20
uid 2893,0
)
*1212 (MRCItem
litem &1059
pos 16
dimension 20
uid 2895,0
)
*1213 (MRCItem
litem &1060
pos 17
dimension 20
uid 2897,0
)
*1214 (MRCItem
litem &1061
pos 18
dimension 20
uid 2899,0
)
*1215 (MRCItem
litem &1062
pos 19
dimension 20
uid 2907,0
)
*1216 (MRCItem
litem &1063
pos 20
dimension 20
uid 2909,0
)
*1217 (MRCItem
litem &1064
pos 21
dimension 20
uid 2911,0
)
*1218 (MRCItem
litem &1065
pos 22
dimension 20
uid 2913,0
)
*1219 (MRCItem
litem &1066
pos 23
dimension 20
uid 2915,0
)
*1220 (MRCItem
litem &1067
pos 24
dimension 20
uid 2917,0
)
*1221 (MRCItem
litem &1068
pos 25
dimension 20
uid 2919,0
)
*1222 (MRCItem
litem &1069
pos 26
dimension 20
uid 2921,0
)
*1223 (MRCItem
litem &1070
pos 27
dimension 20
uid 2923,0
)
*1224 (MRCItem
litem &1071
pos 28
dimension 20
uid 2925,0
)
*1225 (MRCItem
litem &1072
pos 29
dimension 20
uid 2927,0
)
*1226 (MRCItem
litem &1073
pos 30
dimension 20
uid 2929,0
)
*1227 (MRCItem
litem &1074
pos 31
dimension 20
uid 2931,0
)
*1228 (MRCItem
litem &1075
pos 32
dimension 20
uid 2933,0
)
*1229 (MRCItem
litem &1076
pos 33
dimension 20
uid 2935,0
)
*1230 (MRCItem
litem &1077
pos 34
dimension 20
uid 2937,0
)
*1231 (MRCItem
litem &1078
pos 35
dimension 20
uid 2939,0
)
*1232 (MRCItem
litem &1079
pos 36
dimension 20
uid 4169,0
)
*1233 (MRCItem
litem &1080
pos 37
dimension 20
uid 4171,0
)
*1234 (MRCItem
litem &1081
pos 38
dimension 20
uid 4173,0
)
*1235 (MRCItem
litem &1082
pos 39
dimension 20
uid 4175,0
)
*1236 (MRCItem
litem &1083
pos 40
dimension 20
uid 4177,0
)
*1237 (MRCItem
litem &1084
pos 41
dimension 20
uid 4179,0
)
*1238 (MRCItem
litem &1085
pos 42
dimension 20
uid 4181,0
)
*1239 (MRCItem
litem &1086
pos 43
dimension 20
uid 4183,0
)
*1240 (MRCItem
litem &1087
pos 44
dimension 20
uid 4185,0
)
*1241 (MRCItem
litem &1088
pos 45
dimension 20
uid 4187,0
)
*1242 (MRCItem
litem &1089
pos 46
dimension 20
uid 4189,0
)
*1243 (MRCItem
litem &1090
pos 47
dimension 20
uid 4191,0
)
*1244 (MRCItem
litem &1091
pos 48
dimension 20
uid 4193,0
)
*1245 (MRCItem
litem &1092
pos 49
dimension 20
uid 4195,0
)
*1246 (MRCItem
litem &1093
pos 50
dimension 20
uid 4197,0
)
*1247 (MRCItem
litem &1094
pos 51
dimension 20
uid 4199,0
)
*1248 (MRCItem
litem &1095
pos 52
dimension 20
uid 4201,0
)
*1249 (MRCItem
litem &1096
pos 53
dimension 20
uid 4203,0
)
*1250 (MRCItem
litem &1097
pos 54
dimension 20
uid 4205,0
)
*1251 (MRCItem
litem &1098
pos 55
dimension 20
uid 4207,0
)
*1252 (MRCItem
litem &1099
pos 56
dimension 20
uid 4209,0
)
*1253 (MRCItem
litem &1100
pos 57
dimension 20
uid 4211,0
)
*1254 (MRCItem
litem &1101
pos 58
dimension 20
uid 4213,0
)
*1255 (MRCItem
litem &1102
pos 59
dimension 20
uid 4215,0
)
*1256 (MRCItem
litem &1103
pos 60
dimension 20
uid 4217,0
)
*1257 (MRCItem
litem &1104
pos 61
dimension 20
uid 4756,0
)
*1258 (MRCItem
litem &1105
pos 62
dimension 20
uid 4758,0
)
*1259 (MRCItem
litem &1106
pos 63
dimension 20
uid 4760,0
)
*1260 (MRCItem
litem &1107
pos 64
dimension 20
uid 4762,0
)
*1261 (MRCItem
litem &1108
pos 65
dimension 20
uid 4764,0
)
*1262 (MRCItem
litem &1109
pos 66
dimension 20
uid 4766,0
)
*1263 (MRCItem
litem &1110
pos 67
dimension 20
uid 4768,0
)
*1264 (MRCItem
litem &1111
pos 68
dimension 20
uid 4770,0
)
*1265 (MRCItem
litem &1112
pos 69
dimension 20
uid 4772,0
)
*1266 (MRCItem
litem &1113
pos 70
dimension 20
uid 4774,0
)
*1267 (MRCItem
litem &1114
pos 71
dimension 20
uid 4776,0
)
*1268 (MRCItem
litem &1115
pos 72
dimension 20
uid 4778,0
)
*1269 (MRCItem
litem &1116
pos 73
dimension 20
uid 4780,0
)
*1270 (MRCItem
litem &1117
pos 74
dimension 20
uid 4782,0
)
*1271 (MRCItem
litem &1118
pos 75
dimension 20
uid 4784,0
)
*1272 (MRCItem
litem &1119
pos 76
dimension 20
uid 4786,0
)
*1273 (MRCItem
litem &1120
pos 77
dimension 20
uid 4788,0
)
*1274 (MRCItem
litem &1121
pos 78
dimension 20
uid 4790,0
)
*1275 (MRCItem
litem &1122
pos 79
dimension 20
uid 4792,0
)
*1276 (MRCItem
litem &1123
pos 80
dimension 20
uid 4794,0
)
*1277 (MRCItem
litem &1124
pos 81
dimension 20
uid 4796,0
)
*1278 (MRCItem
litem &1125
pos 82
dimension 20
uid 4798,0
)
*1279 (MRCItem
litem &1126
pos 83
dimension 20
uid 4800,0
)
*1280 (MRCItem
litem &1127
pos 84
dimension 20
uid 4802,0
)
*1281 (MRCItem
litem &1128
pos 85
dimension 20
uid 5375,0
)
*1282 (MRCItem
litem &1129
pos 86
dimension 20
uid 5377,0
)
*1283 (MRCItem
litem &1130
pos 87
dimension 20
uid 5379,0
)
*1284 (MRCItem
litem &1131
pos 88
dimension 20
uid 5381,0
)
*1285 (MRCItem
litem &1132
pos 89
dimension 20
uid 5383,0
)
*1286 (MRCItem
litem &1133
pos 90
dimension 20
uid 5385,0
)
*1287 (MRCItem
litem &1134
pos 91
dimension 20
uid 5387,0
)
*1288 (MRCItem
litem &1135
pos 92
dimension 20
uid 5389,0
)
*1289 (MRCItem
litem &1136
pos 93
dimension 20
uid 5391,0
)
*1290 (MRCItem
litem &1137
pos 94
dimension 20
uid 5393,0
)
*1291 (MRCItem
litem &1138
pos 95
dimension 20
uid 5395,0
)
*1292 (MRCItem
litem &1139
pos 96
dimension 20
uid 5397,0
)
*1293 (MRCItem
litem &1140
pos 97
dimension 20
uid 5399,0
)
*1294 (MRCItem
litem &1141
pos 98
dimension 20
uid 5401,0
)
*1295 (MRCItem
litem &1142
pos 99
dimension 20
uid 5403,0
)
*1296 (MRCItem
litem &1143
pos 100
dimension 20
uid 6193,0
)
*1297 (MRCItem
litem &1144
pos 101
dimension 20
uid 6195,0
)
*1298 (MRCItem
litem &1145
pos 102
dimension 20
uid 6197,0
)
*1299 (MRCItem
litem &1146
pos 103
dimension 20
uid 6199,0
)
*1300 (MRCItem
litem &1147
pos 110
dimension 20
uid 6555,0
)
*1301 (MRCItem
litem &1148
pos 111
dimension 20
uid 7961,0
)
*1302 (MRCItem
litem &1149
pos 112
dimension 20
uid 7963,0
)
*1303 (MRCItem
litem &1150
pos 113
dimension 20
uid 7965,0
)
*1304 (MRCItem
litem &1151
pos 114
dimension 20
uid 11097,0
)
*1305 (MRCItem
litem &1152
pos 115
dimension 20
uid 11099,0
)
*1306 (MRCItem
litem &1153
pos 116
dimension 20
uid 11563,0
)
*1307 (MRCItem
litem &1154
pos 117
dimension 20
uid 11736,0
)
*1308 (MRCItem
litem &1155
pos 118
dimension 20
uid 11738,0
)
*1309 (MRCItem
litem &1156
pos 119
dimension 20
uid 11740,0
)
*1310 (MRCItem
litem &1157
pos 120
dimension 20
uid 11742,0
)
*1311 (MRCItem
litem &1158
pos 121
dimension 20
uid 13481,0
)
*1312 (MRCItem
litem &1159
pos 122
dimension 20
uid 13842,0
)
*1313 (MRCItem
litem &1160
pos 123
dimension 20
uid 14250,0
)
*1314 (MRCItem
litem &1161
pos 104
dimension 20
uid 14563,0
)
*1315 (MRCItem
litem &1162
pos 105
dimension 20
uid 14565,0
)
*1316 (MRCItem
litem &1163
pos 106
dimension 20
uid 14567,0
)
*1317 (MRCItem
litem &1164
pos 107
dimension 20
uid 14569,0
)
*1318 (MRCItem
litem &1165
pos 108
dimension 20
uid 14571,0
)
*1319 (MRCItem
litem &1166
pos 109
dimension 20
uid 14573,0
)
*1320 (MRCItem
litem &1167
pos 124
dimension 20
uid 15633,0
)
*1321 (MRCItem
litem &1168
pos 125
dimension 20
uid 15635,0
)
*1322 (MRCItem
litem &1169
pos 126
dimension 20
uid 15637,0
)
*1323 (MRCItem
litem &1170
pos 127
dimension 20
uid 15639,0
)
*1324 (MRCItem
litem &1171
pos 128
dimension 20
uid 15641,0
)
*1325 (MRCItem
litem &1172
pos 129
dimension 20
uid 16406,0
)
*1326 (MRCItem
litem &1173
pos 130
dimension 20
uid 16408,0
)
*1327 (MRCItem
litem &1174
pos 131
dimension 20
uid 16410,0
)
*1328 (MRCItem
litem &1175
pos 132
dimension 20
uid 16412,0
)
*1329 (MRCItem
litem &1176
pos 133
dimension 20
uid 16414,0
)
*1330 (MRCItem
litem &1177
pos 134
dimension 20
uid 16416,0
)
*1331 (MRCItem
litem &1178
pos 135
dimension 20
uid 16418,0
)
*1332 (MRCItem
litem &1179
pos 136
dimension 20
uid 16420,0
)
*1333 (MRCItem
litem &1180
pos 137
dimension 20
uid 16422,0
)
*1334 (MRCItem
litem &1181
pos 138
dimension 20
uid 16424,0
)
*1335 (MRCItem
litem &1182
pos 139
dimension 20
uid 17346,0
)
*1336 (MRCItem
litem &1183
pos 140
dimension 20
uid 18046,0
)
*1337 (MRCItem
litem &1184
pos 141
dimension 20
uid 18048,0
)
*1338 (MRCItem
litem &1185
pos 142
dimension 20
uid 18050,0
)
*1339 (MRCItem
litem &1186
pos 143
dimension 20
uid 18052,0
)
*1340 (MRCItem
litem &1187
pos 144
dimension 20
uid 18054,0
)
*1341 (MRCItem
litem &1188
pos 145
dimension 20
uid 18056,0
)
*1342 (MRCItem
litem &1189
pos 146
dimension 20
uid 18058,0
)
*1343 (MRCItem
litem &1190
pos 147
dimension 20
uid 18060,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*1344 (MRCItem
litem &1034
pos 0
dimension 20
uid 1426,0
)
*1345 (MRCItem
litem &1036
pos 1
dimension 50
uid 1427,0
)
*1346 (MRCItem
litem &1037
pos 2
dimension 100
uid 1428,0
)
*1347 (MRCItem
litem &1038
pos 3
dimension 50
uid 1429,0
)
*1348 (MRCItem
litem &1039
pos 4
dimension 100
uid 1430,0
)
*1349 (MRCItem
litem &1040
pos 5
dimension 100
uid 1431,0
)
*1350 (MRCItem
litem &1041
pos 6
dimension 50
uid 1432,0
)
*1351 (MRCItem
litem &1042
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1352 (LEmptyRow
)
uid 1435,0
optionalChildren [
*1353 (RefLabelRowHdr
)
*1354 (TitleRowHdr
)
*1355 (FilterRowHdr
)
*1356 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1357 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1358 (GroupColHdr
tm "GroupColHdrMgr"
)
*1359 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1360 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1361 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1362 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1363 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1364 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "16"
)
uid 2460,0
)
*1365 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "16"
)
uid 2462,0
)
*1366 (LogGeneric
generic (GiElement
name "stepX"
type "positive"
value "1"
)
uid 2464,0
)
*1367 (LogGeneric
generic (GiElement
name "stepY"
type "positive"
value "1"
)
uid 2466,0
)
*1368 (LogGeneric
generic (GiElement
name "botNb"
type "positive"
value "16"
)
uid 2813,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*1369 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1370 (MRCItem
litem &1352
pos 5
dimension 20
)
uid 1449,0
optionalChildren [
*1371 (MRCItem
litem &1353
pos 0
dimension 20
uid 1450,0
)
*1372 (MRCItem
litem &1354
pos 1
dimension 23
uid 1451,0
)
*1373 (MRCItem
litem &1355
pos 2
hidden 1
dimension 20
uid 1452,0
)
*1374 (MRCItem
litem &1364
pos 0
dimension 20
uid 2459,0
)
*1375 (MRCItem
litem &1365
pos 1
dimension 20
uid 2461,0
)
*1376 (MRCItem
litem &1366
pos 2
dimension 20
uid 2463,0
)
*1377 (MRCItem
litem &1367
pos 3
dimension 20
uid 2465,0
)
*1378 (MRCItem
litem &1368
pos 4
dimension 20
uid 2812,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*1379 (MRCItem
litem &1356
pos 0
dimension 20
uid 1454,0
)
*1380 (MRCItem
litem &1358
pos 1
dimension 50
uid 1455,0
)
*1381 (MRCItem
litem &1359
pos 2
dimension 100
uid 1456,0
)
*1382 (MRCItem
litem &1360
pos 3
dimension 100
uid 1457,0
)
*1383 (MRCItem
litem &1361
pos 4
dimension 50
uid 1458,0
)
*1384 (MRCItem
litem &1362
pos 5
dimension 50
uid 1459,0
)
*1385 (MRCItem
litem &1363
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
