

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Thu Nov 21 01:37:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16034|  16034|  16034|  16034|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  16032|  16032|        49|         16|          4|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    306|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     557|   1271|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    731|
|Register         |        0|      -|    2689|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    3246|   2404|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fcmp_32ns_32ns_1_1_1_U4            |myFuncAccel_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|      8|  557| 1271|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_544_p2                       |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage10_00001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_00001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage2_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp0_stage13_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1175                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1178                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1182                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1185                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1190                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_177                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_225                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_484                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_615                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_770                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_774                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_778                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state9      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op177_read_state19     |    and   |      0|  0|   2|           1|           1|
    |tmp_14_fu_585_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_19_fu_625_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_672_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_29_fu_712_p2                    |    and   |      0|  0|   2|           1|           1|
    |notlhs5_fu_607_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs7_fu_654_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs9_fu_694_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_567_p2                    |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_700_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_613_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs8_fu_660_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_573_p2                    |   icmp   |      0|  0|  18|          23|           1|
    |tmp_1_fu_513_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |tmp_fu_507_p2                       |   icmp   |      0|  0|  13|          10|           6|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |tmp_12_fu_579_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_619_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_666_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_706_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_30_fu_631_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_31_fu_718_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_724_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_728_p3                     |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 306|         215|         111|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter3                             |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_164_p4                          |   9|          2|   10|         20|
    |ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4        |   9|          2|   32|         64|
    |ap_phi_mux_tempArrData0_load_phi_fu_234_p4          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364    |   9|          2|   32|         64|
    |data0_address                                       |  27|          5|   32|        160|
    |data2_dataout                                       |  27|          5|   32|        160|
    |grp_fu_400_p0                                       |  44|          9|   32|        288|
    |grp_fu_400_p1                                       |  50|         11|   32|        352|
    |grp_fu_404_p0                                       |  50|         11|   32|        352|
    |grp_fu_404_p1                                       |  27|          5|   32|        160|
    |grp_fu_409_p0                                       |  50|         11|   32|        352|
    |grp_fu_409_p1                                       |  27|          5|   32|        160|
    |grp_fu_428_p0                                       |  27|          5|   32|        160|
    |i_reg_160                                           |   9|          2|   10|         20|
    |tempArrData0_load_0_1_reg_220                       |   9|          2|   32|         64|
    |tempArrData0_load_1_1_reg_264                       |   9|          2|   32|         64|
    |tempArrData0_load_1_reg_275                         |   9|          2|   32|         64|
    |tempArrData0_load_2_1_reg_308                       |   9|          2|   32|         64|
    |tempArrData0_load_2_reg_319                         |   9|          2|   32|         64|
    |tempArrData0_load_3_1_reg_352                       |   9|          2|   32|         64|
    |tempArrData0_load_3_reg_364                         |   9|          2|   32|         64|
    |tempArrData0_load_reg_231                           |   9|          2|   32|         64|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 731|        154| 1270|       4189|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364    |  32|   0|   32|          0|
    |data0_addr_1_read_1_reg_850                         |  32|   0|   32|          0|
    |data0_addr_1_read_2_reg_855                         |  32|   0|   32|          0|
    |data0_addr_1_read_3_reg_860                         |  32|   0|   32|          0|
    |data0_addr_1_read_reg_845                           |  32|   0|   32|          0|
    |data0_addr_2_read_1_reg_875                         |  32|   0|   32|          0|
    |data0_addr_2_read_2_reg_880                         |  32|   0|   32|          0|
    |data0_addr_2_read_3_reg_885                         |  32|   0|   32|          0|
    |data0_addr_2_read_reg_870                           |  32|   0|   32|          0|
    |data0_addr_read_1_reg_825                           |  32|   0|   32|          0|
    |data0_addr_read_2_reg_830                           |  32|   0|   32|          0|
    |data0_addr_read_3_reg_835                           |  32|   0|   32|          0|
    |data0_addr_read_reg_820                             |  32|   0|   32|          0|
    |data0_read_1_reg_780                                |  32|   0|   32|          0|
    |data0_read_2_reg_795                                |  32|   0|   32|          0|
    |data0_read_3_reg_805                                |  32|   0|   32|          0|
    |data0_read_reg_775                                  |  32|   0|   32|          0|
    |data1_addr_read_1_reg_800                           |  32|   0|   32|          0|
    |data1_addr_read_2_reg_810                           |  32|   0|   32|          0|
    |data1_addr_read_3_reg_815                           |  32|   0|   32|          0|
    |data1_addr_read_reg_785                             |  32|   0|   32|          0|
    |data2_addr_reg_770                                  |  10|   0|   32|         22|
    |i_1_reg_790                                         |  10|   0|   10|          0|
    |i_reg_160                                           |  10|   0|   10|          0|
    |reg_433                                             |  32|   0|   32|          0|
    |reg_439                                             |  32|   0|   32|          0|
    |reg_444                                             |  32|   0|   32|          0|
    |reg_450                                             |  32|   0|   32|          0|
    |reg_457                                             |  32|   0|   32|          0|
    |reg_463                                             |  32|   0|   32|          0|
    |reg_468                                             |  32|   0|   32|          0|
    |reg_474                                             |  32|   0|   32|          0|
    |reg_479                                             |  32|   0|   32|          0|
    |reg_484                                             |  32|   0|   32|          0|
    |tempArrData0_load_0_1_reg_220                       |  32|   0|   32|          0|
    |tempArrData0_load_0_2_reg_253                       |  32|   0|   32|          0|
    |tempArrData0_load_0_3_reg_242                       |  32|   0|   32|          0|
    |tempArrData0_load_0_4_reg_184                       |  32|   0|   32|          0|
    |tempArrData0_load_0_5_reg_196                       |  32|   0|   32|          0|
    |tempArrData0_load_0_6_reg_208                       |  32|   0|   32|          0|
    |tempArrData0_load_0_s_reg_172                       |  32|   0|   32|          0|
    |tempArrData0_load_1_1_reg_264                       |  32|   0|   32|          0|
    |tempArrData0_load_1_2_reg_297                       |  32|   0|   32|          0|
    |tempArrData0_load_1_3_reg_286                       |  32|   0|   32|          0|
    |tempArrData0_load_1_reg_275                         |  32|   0|   32|          0|
    |tempArrData0_load_2_1_reg_308                       |  32|   0|   32|          0|
    |tempArrData0_load_2_reg_319                         |  32|   0|   32|          0|
    |tempArrData0_load_3_1_reg_352                       |  32|   0|   32|          0|
    |tempArrData0_load_3_2_reg_388                       |  32|   0|   32|          0|
    |tempArrData0_load_3_3_reg_376                       |  32|   0|   32|          0|
    |tempArrData0_load_3_reg_364                         |  32|   0|   32|          0|
    |tempArrData0_load_reg_231                           |  32|   0|   32|          0|
    |tmp_13_reg_907                                      |   1|   0|    1|          0|
    |tmp_17_1_reg_912                                    |  32|   0|   32|          0|
    |tmp_17_2_reg_924                                    |  32|   0|   32|          0|
    |tmp_17_3_reg_936                                    |  32|   0|   32|          0|
    |tmp_1_reg_760                                       |   1|   0|    1|          0|
    |tmp_23_reg_931                                      |   1|   0|    1|          0|
    |tmp_29_2_reg_954                                    |  32|   0|   32|          0|
    |tmp_29_3_reg_959                                    |  32|   0|   32|          0|
    |tmp_30_reg_919                                      |   1|   0|    1|          0|
    |tmp_31_reg_943                                      |   1|   0|    1|          0|
    |tmp_34_0_3_reg_840                                  |  32|   0|   32|          0|
    |tmp_34_1_3_reg_865                                  |  32|   0|   32|          0|
    |tmp_34_2_3_reg_890                                  |  32|   0|   32|          0|
    |tmp_34_3_3_reg_895                                  |  32|   0|   32|          0|
    |tmp_7_reg_948                                       |   7|   0|   32|         25|
    |tmp_9_reg_900                                       |  32|   0|   32|          0|
    |tmp_reg_756                                         |   1|   0|    1|          0|
    |data2_addr_reg_770                                  |  64|  32|   32|         22|
    |tmp_1_reg_760                                       |  64|  32|    1|          0|
    |tmp_reg_756                                         |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |2689|  96| 2578|         69|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|size               |  in |   32|   ap_none  |     size     |    scalar    |
|dim                |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_req_din      | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_address      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |     data0    |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_size         | out |   32|   ap_bus   |     data0    |    pointer   |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

