{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529246087105 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7seg_display_cnt10 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"7seg_display_cnt10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529246087128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529246087199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529246087200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529246087200 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529246087309 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529246087646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529246087646 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529246087646 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1156 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529246087651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1158 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529246087651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1160 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529246087651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529246087651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1164 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529246087651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529246087651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529246087653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "7seg_display_cnt10.sdc " "Synopsys Design Constraints File file not found: '7seg_display_cnt10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529246088366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529246088366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~0  from: datac  to: combout " "Cell: inst\|inst28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~0  from: datad  to: combout " "Cell: inst\|inst28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~1  from: datac  to: combout " "Cell: inst\|inst28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~1  from: datad  to: combout " "Cell: inst\|inst28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~2  from: datac  to: combout " "Cell: inst\|inst28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~2  from: datad  to: combout " "Cell: inst\|inst28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~3  from: datac  to: combout " "Cell: inst\|inst28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~5  from: datad  to: combout " "Cell: inst\|inst28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~6  from: datac  to: combout " "Cell: inst\|inst28~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~6  from: datad  to: combout " "Cell: inst\|inst28~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~7  from: datac  to: combout " "Cell: inst\|inst28~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~7  from: datad  to: combout " "Cell: inst\|inst28~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst28~8  from: datad  to: combout " "Cell: inst\|inst28~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1529246088388 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1529246088388 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529246088395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529246088434 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529246088439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50mhz~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_50mhz~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""}  } { { "clock.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/clock.bdf" { { 8 -104 64 24 "clk_50mhz" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 1151 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|74390:inst1\|7  " "Automatically promoted node fre_div:inst888\|74390:inst1\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst3\|38 " "Destination node timealarm:inst\|74194:inst3\|38" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst3|38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst3\|39 " "Destination node timealarm:inst\|74194:inst3\|39" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst3|39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst3\|40 " "Destination node timealarm:inst\|74194:inst3\|40" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst3|40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst3\|41 " "Destination node timealarm:inst\|74194:inst3\|41" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst3|41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst2\|38 " "Destination node timealarm:inst\|74194:inst2\|38" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst2|38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst2\|39 " "Destination node timealarm:inst\|74194:inst2\|39" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst2|39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst2\|40 " "Destination node timealarm:inst\|74194:inst2\|40" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst2|40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:inst2\|41 " "Destination node timealarm:inst\|74194:inst2\|41" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:inst2|41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:instk\|38 " "Destination node timealarm:inst\|74194:instk\|38" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:instk|38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 659 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timealarm:inst\|74194:instk\|39 " "Destination node timealarm:inst\|74194:instk\|39" {  } { { "74194.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timealarm:inst|74194:instk|39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 660 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1529246088535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088535 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 456 520 584 536 "7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|74390:inst1\|3  " "Automatically promoted node fre_div:inst888\|74390:inst1\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|74390:inst1\|3~0 " "Destination node fre_div:inst888\|74390:inst1\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 864 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|74390:inst1\|20 " "Destination node fre_div:inst888\|74390:inst1\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088540 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|m100:inst6\|74390:inst\|31  " "Automatically promoted node fre_div:inst888\|m100:inst6\|74390:inst\|31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|m100:inst6\|74390:inst\|31~0 " "Destination node fre_div:inst888\|m100:inst6\|74390:inst\|31~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|m100:inst6\|74390:inst\|29 " "Destination node fre_div:inst888\|m100:inst6\|74390:inst\|29" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 904 408 472 944 "29" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boom:inst12\|inst4 " "Destination node boom:inst12\|inst4" {  } { { "boom.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/boom.bdf" { { 176 792 856 224 "inst4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { boom:inst12|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timedelay:inst8\|cnt60:inst2\|inst6 " "Destination node timedelay:inst8\|cnt60:inst2\|inst6" {  } { { "cnt60.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/cnt60.bdf" { { 200 192 256 248 "inst6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timedelay:inst8|cnt60:inst2|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088540 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarmcntall:inst27\|inst16  " "Automatically promoted node alarmcntall:inst27\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088541 ""}  } { { "alarmcntall.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/alarmcntall.bdf" { { 720 352 416 768 "inst16" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarmcntall:inst27|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarmcntall:inst27\|inst6565  " "Automatically promoted node alarmcntall:inst27\|inst6565 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088541 ""}  } { { "alarmcntall.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/alarmcntall.bdf" { { 424 256 320 472 "inst6565" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarmcntall:inst27|inst6565 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cntall:inst20\|inst17  " "Automatically promoted node cntall:inst20\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088541 ""}  } { { "cntall.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/cntall.bdf" { { 712 216 280 760 "inst17" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cntall:inst20|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cntall:inst20\|inst18  " "Automatically promoted node cntall:inst20\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088542 ""}  } { { "cntall.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/cntall.bdf" { { 344 152 216 392 "inst18" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cntall:inst20|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Do:inst13|m200:inst10|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 885 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|Do:inst13\|m200:inst10\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Do:inst13|m200:inst10|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 392 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088542 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088542 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Do:inst13|m200:inst10|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Do:inst13\|m200:inst10\|inst1  " "Automatically promoted node music1:inst30\|Do:inst13\|m200:inst10\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088542 ""}  } { { "m200.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/m200.bdf" { { 176 1504 1568 224 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Do:inst13|m200:inst10|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Fa:inst16|m200:inst7|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 876 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088543 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|Fa:inst16\|m200:inst7\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Fa:inst16|m200:inst7|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088543 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088543 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Fa:inst16|m200:inst7|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Fa:inst16\|m200:inst7\|inst1  " "Automatically promoted node music1:inst30\|Fa:inst16\|m200:inst7\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088543 ""}  } { { "m200.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/m200.bdf" { { 176 1504 1568 224 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Fa:inst16|m200:inst7|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|La:inst18|m200:inst7|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|La:inst18\|m200:inst7\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|La:inst18|m200:inst7|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088544 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|La:inst18|m200:inst7|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 503 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|La:inst18\|m200:inst7\|inst1  " "Automatically promoted node music1:inst30\|La:inst18\|m200:inst7\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""}  } { { "m200.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/m200.bdf" { { 176 1504 1568 224 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|La:inst18|m200:inst7|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|m100:inst12\|74390:inst\|31  " "Automatically promoted node music1:inst30\|m100:inst12\|74390:inst\|31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|m100:inst12\|74390:inst\|31~0 " "Destination node music1:inst30\|m100:inst12\|74390:inst\|31~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|m100:inst12|74390:inst|31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 852 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|m100:inst12\|74390:inst\|29 " "Destination node music1:inst30\|m100:inst12\|74390:inst\|29" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 904 408 472 944 "29" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|m100:inst12|74390:inst|29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088544 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|m100:inst12|74390:inst|31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 547 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Mi:inst15|m200:inst7|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 879 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|Mi:inst15\|m200:inst7\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Mi:inst15|m200:inst7|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088545 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Mi:inst15|m200:inst7|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Mi:inst15\|m200:inst7\|inst1  " "Automatically promoted node music1:inst30\|Mi:inst15\|m200:inst7\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""}  } { { "m200.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/m200.bdf" { { 176 1504 1568 224 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Mi:inst15|m200:inst7|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Re:inst14|m200:inst9|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|Re:inst14\|m200:inst9\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Re:inst14|m200:inst9|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088545 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Re:inst14|m200:inst9|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Re:inst14\|m200:inst9\|inst1  " "Automatically promoted node music1:inst30\|Re:inst14\|m200:inst9\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088546 ""}  } { { "m200.bdf" "" { Schematic "C:/Users/HASEE/Desktop/FPGAt/m200.bdf" { { 176 1504 1568 224 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Re:inst14|m200:inst9|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|3  " "Automatically promoted node music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529246088546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|3~0 " "Destination node music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Sol:inst17|m200:inst2|cnt8:inst|74390:inst|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|20 " "Destination node music1:inst30\|Sol:inst17\|m200:inst2\|cnt8:inst\|74390:inst\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Sol:inst17|m200:inst2|cnt8:inst|74390:inst|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529246088546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529246088546 ""}  } { { "74390.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music1:inst30|Sol:inst17|m200:inst2|cnt8:inst|74390:inst|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529246088546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529246088875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529246088877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529246088877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529246088881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529246088884 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529246088886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529246088886 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529246088888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529246089202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529246089205 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529246089205 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clik " "Node \"clik\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clik" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1529246089269 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1529246089269 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529246089270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529246090154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529246090648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529246090660 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529246094628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529246094628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529246095030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/HASEE/Desktop/FPGAt/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529246099232 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529246099232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529246102480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529246102480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529246102480 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.36 " "Total time spent on timing analysis during the Fitter is 7.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529246102507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529246102548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529246103000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529246103035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529246103203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529246103883 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529246104391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HASEE/Desktop/FPGAt/output_files/7seg_display_cnt10.fit.smsg " "Generated suppressed messages file C:/Users/HASEE/Desktop/FPGAt/output_files/7seg_display_cnt10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529246104546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5453 " "Peak virtual memory: 5453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529246105079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 17 22:35:05 2018 " "Processing ended: Sun Jun 17 22:35:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529246105079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529246105079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529246105079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529246105079 ""}
