#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan  9 21:22:57 2021
# Process ID: 19664
# Current directory: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19776 F:\OneDrive\Study\IC2\AES-128-with-an-Instruction-Set\verifyPlatform\vivado\vivado.xpr
# Log file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.log
# Journal file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd}
create_peripheral xilinx.com user aes_verify_platform_data 1.0 -dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:aes_verify_platform_data:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:aes_verify_platform_data:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:aes_verify_platform_data:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:aes_verify_platform_data:1.0]
set_property  ip_repo_paths  {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0 F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name aes_verify_platform_data_v1_0_project -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.tmp/aes_verify_platform_data_v1_0_project f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse {F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/top.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/FIFO128.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/lfsr.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/scoreboard.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/wlogic.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_core.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/datagenerator.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_encipher_block.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/gray2bin.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/bin2gray.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/rlogic.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/asyfifo.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_decipher_block.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_key_mem.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_inv_sbox.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/port/aes_rx.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/datagenerator/aes_core/aes_sbox.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/rtl/dualport_ram.v F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/port/aes_tx.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project vivado
current_project aes_verify_platform_data_v1_0_project
current_project vivado
current_project aes_verify_platform_data_v1_0_project
current_project vivado
current_project aes_verify_platform_data_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
endgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes_verify_platform_data:1.0 aes_verify_platform__0
ipx::edit_ip_in_project -upgrade true -name aes_verify_platform_data_v1_0_project -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.tmp/aes_verify_platform_data_v1_0_project f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade xilinx.com:user:aes_verify_platform_data:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aesVerifyPlatformData:1.0 aesVerifyPlatformData_0
endgroup
create_bd_port -dir O -type data aes_tx
set_property location {443 -84} [get_bd_ports aes_tx]
set_property location {444 -229} [get_bd_ports aes_tx]
delete_bd_objs [get_bd_ports aes_tx]
create_bd_port -dir O -from 8 -to 0 -type data aes_tx
startgroup
connect_bd_net [get_bd_ports aes_tx] [get_bd_pins aesVerifyPlatformData_0/aes_tx]
endgroup
create_bd_port -dir I -from 8 -to 0 -type data aes_rx
connect_bd_net [get_bd_ports aes_rx] [get_bd_pins aesVerifyPlatformData_0/aes_rx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_FREQ_SYNTH {true} CONFIG.ENABLE_CLOCK_MONITOR {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_aes_tx} CONFIG.CLK_OUT2_PORT {clk_aes_chip} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.USE_SAFE_CLOCK_STARTUP {false} CONFIG.PRIMITIVE {PLL} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {85} CONFIG.MMCM_CLKOUT1_DIVIDE {17} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {281.286} CONFIG.CLKOUT1_PHASE_ERROR {155.540} CONFIG.CLKOUT2_JITTER {203.457} CONFIG.CLKOUT2_PHASE_ERROR {155.540}] [get_bd_cells clk_wiz_0]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
undo
create_bd_port -dir O -type clk clk_aes_chip
connect_bd_net [get_bd_ports clk_aes_chip] [get_bd_pins clk_wiz_0/clk_aes_chip]
connect_bd_net [get_bd_pins clk_wiz_0/clk_aes_tx] [get_bd_pins aesVerifyPlatformData_0/clk_tx]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins clk_wiz_0/ref_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
regenerate_bd_layout
undo
undo
undo
undo
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIMITIVE {PLL}] [get_bd_cells clk_wiz_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_1_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_1_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_1_M01_AXI] [get_bd_cells ps7_0_axi_periph_1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
make_wrapper -files [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -top
add_files -norecurse F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/hdl/platform_wrapper.v
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all platform_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_0] }
catch { config_ip_cache -export [get_ips -all platform_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all platform_xbar_2] }
catch { config_ip_cache -export [get_ips -all platform_rst_ps7_0_50M_2] }
catch { config_ip_cache -export [get_ips -all platform_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 6 {platform_processing_system7_0_0_synth_1 platform_axi_gpio_0_0_synth_1 platform_aesVerifyPlatformData_0_0_synth_1 platform_clk_wiz_0_0_synth_1 platform_xbar_2_synth_1 platform_rst_ps7_0_50M_2_synth_1 platform_auto_pc_0_synth_1}
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 platform_aesVerifyPlatformData_0_0_synth_1
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name aesVerifyPlatformData_v1_0_project -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.tmp/aesVerifyPlatformData_v1_0_project f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0
delete_bd_objs [get_bd_nets aesVerifyPlatformData_0_aes_tx] [get_bd_nets aes_rx_1] [get_bd_nets clk_wiz_0_clk_aes_tx] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells aesVerifyPlatformData_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aesVerifyPlatformData:1.0 aesVerifyPlatformData_0
endgroup
connect_bd_net [get_bd_ports aes_tx] [get_bd_pins aesVerifyPlatformData_0/aes_tx]
connect_bd_net [get_bd_pins aesVerifyPlatformData_0/clk_tx] [get_bd_pins clk_wiz_0/clk_aes_tx]
connect_bd_net [get_bd_ports aes_rx] [get_bd_pins aesVerifyPlatformData_0/aes_rx]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -top
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -top
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_1] }
catch { config_ip_cache -export [get_ips -all platform_xbar_0] }
catch { config_ip_cache -export [get_ips -all platform_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all platform_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 {platform_aesVerifyPlatformData_0_1_synth_1 platform_xbar_0_synth_1}
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/mux.v
update_compile_order -fileset sources_1
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_1] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 platform_aesVerifyPlatformData_0_1_synth_1
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/mux.v] -no_script -reset -force -quiet
remove_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/mux.v
ipx::edit_ip_in_project -upgrade true -name aesVerifyPlatformData_v1_0_project -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.tmp/aesVerifyPlatformData_v1_0_project f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/src F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/mux.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0
regenerate_bd_layout -routing
report_ip_status -name ip_status 
make_wrapper -files [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -top
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets clk_wiz_0_clk_aes_tx] [get_bd_nets aesVerifyPlatformData_0_aes_tx] [get_bd_nets aes_rx_1] [get_bd_cells aesVerifyPlatformData_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aesVerifyPlatformData:1.0 aesVerifyPlatformData_0
endgroup
set_property location {2 485 92} [get_bd_cells aesVerifyPlatformData_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_ports aes_rx] [get_bd_pins aesVerifyPlatformData_0/aes_rx]
connect_bd_net [get_bd_pins aesVerifyPlatformData_0/clk_tx] [get_bd_pins clk_wiz_0/clk_aes_tx]
connect_bd_net [get_bd_ports aes_tx] [get_bd_pins aesVerifyPlatformData_0/aes_tx]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -top
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_0] }
catch { config_ip_cache -export [get_ips -all platform_xbar_1] }
catch { config_ip_cache -export [get_ips -all platform_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all platform_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 platform_aesVerifyPlatformData_0_0_synth_1
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 platform_aesVerifyPlatformData_0_0_synth_1
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name aesVerifyPlatformData_v1_0_project -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.tmp/aesVerifyPlatformData_v1_0_project f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/src/mux.v] -no_script -reset -force -quiet
remove_files  f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0/src/mux.v
add_files -norecurse F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/rtl/controller/mux.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets clk_wiz_0_clk_aes_tx] [get_bd_nets aesVerifyPlatformData_0_aes_tx] [get_bd_nets aes_rx_1] [get_bd_cells aesVerifyPlatformData_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aesVerifyPlatformData:1.0 aesVerifyPlatformData_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
set_property location {2 504 120} [get_bd_cells aesVerifyPlatformData_0]
connect_bd_net [get_bd_ports aes_rx] [get_bd_pins aesVerifyPlatformData_0/aes_rx]
connect_bd_net [get_bd_pins aesVerifyPlatformData_0/clk_tx] [get_bd_pins clk_wiz_0/clk_aes_tx]
connect_bd_net [get_bd_ports aes_tx] [get_bd_pins aesVerifyPlatformData_0/aes_tx]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/aesVerifyPlatformData_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins aesVerifyPlatformData_0/S00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
catch { config_ip_cache -export [get_ips -all platform_aesVerifyPlatformData_0_1] }
catch { config_ip_cache -export [get_ips -all platform_xbar_0] }
catch { config_ip_cache -export [get_ips -all platform_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all platform_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
launch_runs -jobs 12 platform_aesVerifyPlatformData_0_1_synth_1
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
export_ip_user_files -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd]
export_simulation -of_objects [get_files F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/platform.bd] -directory F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files -ipstatic_source_dir F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/modelsim} {questa=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
