ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB42:
  27              		.file 1 "mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c"
   1:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
   2:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @file    stm32l0xx_hal_rcc_ex.c
   4:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  10:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *
  11:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @attention
  13:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *
  14:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  15:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *
  17:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *
  22:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  24:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  25:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #include "stm32l0xx_hal.h"
  27:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  28:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @addtogroup STM32L0xx_HAL_Driver
  29:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  30:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  31:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 2


  32:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  33:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  34:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  35:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  36:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  37:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  38:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  39:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  41:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  43:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  44:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
  45:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** extern const uint8_t PLLMulTable[];
  46:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
  47:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
  48:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @}
  49:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  50:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  51:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  52:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  54:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  55:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
  56:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @}
  57:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  58:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  59:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  62:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  63:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  64:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  65:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  66:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  67:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  68:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  69:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****  *
  70:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** @verbatim
  71:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  72:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  73:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  74:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     [..]
  75:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  76:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     frequencies.
  77:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     [..]
  78:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  79:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  80:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  81:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  82:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  83:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
  84:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @{
  85:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  86:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
  87:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
  88:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 3


  89:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  90:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  91:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(USART1,USART
  92:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
  93:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval HAL status
  94:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  95:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  96:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
  97:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  98:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
  28              		.loc 1 98 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 98 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 0400     		movs	r4, r0
  99:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  41              		.loc 1 99 3 is_stmt 1 view .LVU2
 100:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg;
  42              		.loc 1 100 3 view .LVU3
 101:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
  43              		.loc 1 101 3 view .LVU4
  44              	.LVL1:
 102:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 103:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 104:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  45              		.loc 1 104 3 view .LVU5
 105:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 106:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 107:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  46              		.loc 1 107 3 view .LVU6
  47              		.loc 1 107 6 is_stmt 0 view .LVU7
  48 0004 0368     		ldr	r3, [r0]
  49 0006 9B06     		lsls	r3, r3, #26
  50 0008 4ED5     		bpl	.L2
 108:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 109:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 110:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 111:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****      )
 112:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 113:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 114:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  51              		.loc 1 114 5 is_stmt 1 view .LVU8
 115:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 116:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  52              		.loc 1 116 7 view .LVU9
 117:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 118:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 119:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 120:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 4


 121:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 122:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
 123:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 124:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 125:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 126:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 127:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****        power domain is done. */
 128:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 129:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  53              		.loc 1 129 5 view .LVU10
  54              		.loc 1 129 8 is_stmt 0 view .LVU11
  55 000a 5C4B     		ldr	r3, .L26
  56 000c 9B6B     		ldr	r3, [r3, #56]
  57              		.loc 1 129 7 view .LVU12
  58 000e DB00     		lsls	r3, r3, #3
  59 0010 00D5     		bpl	.LCB33
  60 0012 73E0     		b	.L16	@long jump
  61              	.LCB33:
 130:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 131:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  62              		.loc 1 131 7 is_stmt 1 view .LVU13
  63 0014 594A     		ldr	r2, .L26
  64 0016 916B     		ldr	r1, [r2, #56]
  65 0018 8023     		movs	r3, #128
  66 001a 5B05     		lsls	r3, r3, #21
  67 001c 0B43     		orrs	r3, r1
  68 001e 9363     		str	r3, [r2, #56]
 132:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  69              		.loc 1 132 7 view .LVU14
  70              	.LVL2:
  71              		.loc 1 132 21 is_stmt 0 view .LVU15
  72 0020 0125     		movs	r5, #1
  73              	.LVL3:
  74              	.L3:
 133:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 134:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 135:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  75              		.loc 1 135 5 is_stmt 1 view .LVU16
  76              		.loc 1 135 8 is_stmt 0 view .LVU17
  77 0022 574B     		ldr	r3, .L26+4
  78 0024 1B68     		ldr	r3, [r3]
  79              		.loc 1 135 7 view .LVU18
  80 0026 DB05     		lsls	r3, r3, #23
  81 0028 6AD5     		bpl	.L21
  82              	.LVL4:
  83              	.L4:
 136:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 137:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 138:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 139:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 140:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 141:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 142:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 144:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 146:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 5


 147:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 148:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 149:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 150:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 151:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 152:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 153:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
  84              		.loc 1 153 5 is_stmt 1 view .LVU19
  85              		.loc 1 153 20 is_stmt 0 view .LVU20
  86 002a 544B     		ldr	r3, .L26
  87 002c 1968     		ldr	r1, [r3]
  88              		.loc 1 153 14 view .LVU21
  89 002e C023     		movs	r3, #192
  90 0030 9B03     		lsls	r3, r3, #14
  91 0032 1940     		ands	r1, r3
  92              	.LVL5:
 154:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
  93              		.loc 1 154 5 is_stmt 1 view .LVU22
  94              		.loc 1 154 36 is_stmt 0 view .LVU23
  95 0034 6268     		ldr	r2, [r4, #4]
  96              		.loc 1 154 56 view .LVU24
  97 0036 1340     		ands	r3, r2
  98              		.loc 1 154 8 view .LVU25
  99 0038 8B42     		cmp	r3, r1
 100 003a 06D0     		beq	.L8
 155:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined (LCD)
 156:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 157:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 158:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****        )
 159:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     { /* Check HSE State */
 160:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 101              		.loc 1 160 7 is_stmt 1 view .LVU26
 102              		.loc 1 160 45 is_stmt 0 view .LVU27
 103 003c C023     		movs	r3, #192
 104 003e 9B02     		lsls	r3, r3, #10
 105 0040 1100     		movs	r1, r2
 106              	.LVL6:
 107              		.loc 1 160 45 view .LVU28
 108 0042 1940     		ands	r1, r3
 109              		.loc 1 160 10 view .LVU29
 110 0044 9942     		cmp	r1, r3
 111 0046 00D1     		bne	.LCB76
 112 0048 6FE0     		b	.L22	@long jump
 113              	.LCB76:
 114              	.L8:
 161:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 162:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 163:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 164:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           return HAL_ERROR;
 166:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 167:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 168:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 169:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 170:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 171:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 115              		.loc 1 171 5 is_stmt 1 view .LVU30
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 6


 116              		.loc 1 171 20 is_stmt 0 view .LVU31
 117 004a 4C4B     		ldr	r3, .L26
 118 004c 196D     		ldr	r1, [r3, #80]
 119              		.loc 1 171 14 view .LVU32
 120 004e C023     		movs	r3, #192
 121 0050 9B02     		lsls	r3, r3, #10
 122 0052 0800     		movs	r0, r1
 123 0054 1840     		ands	r0, r3
 124              	.LVL7:
 172:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 173:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 125              		.loc 1 173 5 is_stmt 1 view .LVU33
 126              		.loc 1 173 7 is_stmt 0 view .LVU34
 127 0056 1942     		tst	r1, r3
 128 0058 15D0     		beq	.L9
 129              		.loc 1 173 86 discriminator 1 view .LVU35
 130 005a 1A40     		ands	r2, r3
 131              		.loc 1 173 34 discriminator 1 view .LVU36
 132 005c 8242     		cmp	r2, r0
 133 005e 12D0     		beq	.L9
 174:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 134              		.loc 1 174 7 view .LVU37
 135 0060 2368     		ldr	r3, [r4]
 136 0062 9B06     		lsls	r3, r3, #26
 137 0064 0FD5     		bpl	.L9
 175:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 176:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 177:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 178:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 179:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****      ))
 180:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 181:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 182:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 138              		.loc 1 182 7 is_stmt 1 view .LVU38
 139              		.loc 1 182 22 is_stmt 0 view .LVU39
 140 0066 454B     		ldr	r3, .L26
 141 0068 186D     		ldr	r0, [r3, #80]
 142              	.LVL8:
 143              		.loc 1 182 16 view .LVU40
 144 006a 464A     		ldr	r2, .L26+8
 145 006c 0240     		ands	r2, r0
 146              	.LVL9:
 183:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 184:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 185:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 147              		.loc 1 185 7 is_stmt 1 view .LVU41
 148 006e 1E6D     		ldr	r6, [r3, #80]
 149 0070 8021     		movs	r1, #128
 150 0072 0903     		lsls	r1, r1, #12
 151 0074 3143     		orrs	r1, r6
 152 0076 1965     		str	r1, [r3, #80]
 186:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 153              		.loc 1 186 7 view .LVU42
 154 0078 196D     		ldr	r1, [r3, #80]
 155 007a 434E     		ldr	r6, .L26+12
 156 007c 3140     		ands	r1, r6
 157 007e 1965     		str	r1, [r3, #80]
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 7


 187:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 188:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
 189:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 158              		.loc 1 189 7 view .LVU43
 159              		.loc 1 189 16 is_stmt 0 view .LVU44
 160 0080 1A65     		str	r2, [r3, #80]
 190:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 191:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 192:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 161              		.loc 1 192 7 is_stmt 1 view .LVU45
 162              		.loc 1 192 10 is_stmt 0 view .LVU46
 163 0082 C305     		lsls	r3, r0, #23
 164 0084 58D4     		bmi	.L23
 165              	.LVL10:
 166              	.L9:
 193:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 194:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         /* Get Start Tick */
 195:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 196:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 197:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 199:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 201:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 202:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 203:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 204:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 205:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 206:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 207:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 167              		.loc 1 207 5 is_stmt 1 view .LVU47
 168              		.loc 1 207 5 view .LVU48
 169              		.loc 1 207 5 view .LVU49
 170 0086 6368     		ldr	r3, [r4, #4]
 171 0088 C022     		movs	r2, #192
 172 008a 9202     		lsls	r2, r2, #10
 173 008c 1900     		movs	r1, r3
 174 008e 1140     		ands	r1, r2
 175 0090 9142     		cmp	r1, r2
 176 0092 60D0     		beq	.L24
 177              	.L12:
 178              		.loc 1 207 5 discriminator 3 view .LVU50
 179              		.loc 1 207 5 discriminator 3 view .LVU51
 180 0094 3949     		ldr	r1, .L26
 181 0096 0B6D     		ldr	r3, [r1, #80]
 182 0098 C022     		movs	r2, #192
 183 009a 9202     		lsls	r2, r2, #10
 184 009c 6068     		ldr	r0, [r4, #4]
 185 009e 0240     		ands	r2, r0
 186 00a0 1343     		orrs	r3, r2
 187 00a2 0B65     		str	r3, [r1, #80]
 188              		.loc 1 207 5 discriminator 3 view .LVU52
 208:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 209:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 210:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 189              		.loc 1 210 5 discriminator 3 view .LVU53
 190              		.loc 1 210 7 is_stmt 0 discriminator 3 view .LVU54
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 8


 191 00a4 012D     		cmp	r5, #1
 192 00a6 60D0     		beq	.L25
 193              	.LVL11:
 194              	.L2:
 211:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 212:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 213:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 214:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 215:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 216:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_USART1SEL)
 217:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 218:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 219:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 220:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 221:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 222:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 223:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 224:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 225:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 226:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 227:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 228:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/
 229:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 195              		.loc 1 229 3 is_stmt 1 view .LVU55
 196              		.loc 1 229 5 is_stmt 0 view .LVU56
 197 00a8 2368     		ldr	r3, [r4]
 198 00aa 9B07     		lsls	r3, r3, #30
 199 00ac 06D5     		bpl	.L13
 230:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 231:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 200              		.loc 1 232 5 is_stmt 1 view .LVU57
 233:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 234:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 235:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 201              		.loc 1 235 5 view .LVU58
 202 00ae 334A     		ldr	r2, .L26
 203 00b0 D36C     		ldr	r3, [r2, #76]
 204 00b2 0C21     		movs	r1, #12
 205 00b4 8B43     		bics	r3, r1
 206 00b6 A168     		ldr	r1, [r4, #8]
 207 00b8 0B43     		orrs	r3, r1
 208 00ba D364     		str	r3, [r2, #76]
 209              	.L13:
 236:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 237:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 238:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ LPUART1 Configuration ------------------------*/
 239:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 210              		.loc 1 239 3 view .LVU59
 211              		.loc 1 239 5 is_stmt 0 view .LVU60
 212 00bc 2368     		ldr	r3, [r4]
 213 00be 5B07     		lsls	r3, r3, #29
 214 00c0 06D5     		bpl	.L14
 240:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 241:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 242:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 215              		.loc 1 242 5 is_stmt 1 view .LVU61
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 9


 243:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 244:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 245:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 216              		.loc 1 245 5 view .LVU62
 217 00c2 2E4A     		ldr	r2, .L26
 218 00c4 D36C     		ldr	r3, [r2, #76]
 219 00c6 3149     		ldr	r1, .L26+16
 220 00c8 0B40     		ands	r3, r1
 221 00ca E168     		ldr	r1, [r4, #12]
 222 00cc 0B43     		orrs	r3, r1
 223 00ce D364     		str	r3, [r2, #76]
 224              	.L14:
 246:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 247:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 248:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/
 249:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 225              		.loc 1 249 3 view .LVU63
 226              		.loc 1 249 5 is_stmt 0 view .LVU64
 227 00d0 2368     		ldr	r3, [r4]
 228 00d2 1B07     		lsls	r3, r3, #28
 229 00d4 06D5     		bpl	.L15
 250:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 251:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 252:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 230              		.loc 1 252 5 is_stmt 1 view .LVU65
 253:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 254:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 255:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 231              		.loc 1 255 5 view .LVU66
 232 00d6 294A     		ldr	r2, .L26
 233 00d8 D36C     		ldr	r3, [r2, #76]
 234 00da 2D49     		ldr	r1, .L26+20
 235 00dc 0B40     		ands	r3, r1
 236 00de 2169     		ldr	r1, [r4, #16]
 237 00e0 0B43     		orrs	r3, r1
 238 00e2 D364     		str	r3, [r2, #76]
 239              	.L15:
 256:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 257:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 258:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_I2C3SEL)
 259:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /*------------------------------ I2C3 Configuration ------------------------*/
 260:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 261:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 262:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 263:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 264:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 265:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 266:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 267:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 268:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 269:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 270:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 271:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****  /*---------------------------- USB and RNG configuration --------------------*/
 272:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 273:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 274:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 275:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 10


 276:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 277:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 278:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 279:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration ------------------------*/
 280:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 240              		.loc 1 280 3 view .LVU67
 241              		.loc 1 280 5 is_stmt 0 view .LVU68
 242 00e4 2368     		ldr	r3, [r4]
 243 00e6 1B06     		lsls	r3, r3, #24
 244 00e8 45D5     		bpl	.L20
 281:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 282:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 245              		.loc 1 282 5 is_stmt 1 view .LVU69
 283:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 246              		.loc 1 283 5 view .LVU70
 247 00ea 244A     		ldr	r2, .L26
 248 00ec D36C     		ldr	r3, [r2, #76]
 249 00ee 2949     		ldr	r1, .L26+24
 250 00f0 0B40     		ands	r3, r1
 251 00f2 6169     		ldr	r1, [r4, #20]
 252 00f4 0B43     		orrs	r3, r1
 253 00f6 D364     		str	r3, [r2, #76]
 284:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 285:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 286:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   return HAL_OK;
 254              		.loc 1 286 10 is_stmt 0 view .LVU71
 255 00f8 0020     		movs	r0, #0
 256              	.L6:
 287:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 257              		.loc 1 287 1 view .LVU72
 258              		@ sp needed
 259              	.LVL12:
 260              		.loc 1 287 1 view .LVU73
 261 00fa 70BD     		pop	{r4, r5, r6, pc}
 262              	.LVL13:
 263              	.L16:
 101:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 264              		.loc 1 101 20 view .LVU74
 265 00fc 0025     		movs	r5, #0
 266 00fe 90E7     		b	.L3
 267              	.LVL14:
 268              	.L21:
 138:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 269              		.loc 1 138 7 is_stmt 1 view .LVU75
 270 0100 1F4A     		ldr	r2, .L26+4
 271 0102 1168     		ldr	r1, [r2]
 272 0104 8023     		movs	r3, #128
 273 0106 5B00     		lsls	r3, r3, #1
 274 0108 0B43     		orrs	r3, r1
 275 010a 1360     		str	r3, [r2]
 141:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 276              		.loc 1 141 7 view .LVU76
 141:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 277              		.loc 1 141 19 is_stmt 0 view .LVU77
 278 010c FFF7FEFF 		bl	HAL_GetTick
 279              	.LVL15:
 141:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 11


 280              		.loc 1 141 19 view .LVU78
 281 0110 0600     		movs	r6, r0
 282              	.LVL16:
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 283              		.loc 1 143 7 is_stmt 1 view .LVU79
 284              	.L5:
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 285              		.loc 1 143 12 view .LVU80
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 286              		.loc 1 143 13 is_stmt 0 view .LVU81
 287 0112 1B4B     		ldr	r3, .L26+4
 288 0114 1B68     		ldr	r3, [r3]
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 289              		.loc 1 143 12 view .LVU82
 290 0116 DB05     		lsls	r3, r3, #23
 291 0118 00D5     		bpl	.LCB273
 292 011a 86E7     		b	.L4	@long jump
 293              	.LCB273:
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 294              		.loc 1 145 9 is_stmt 1 view .LVU83
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 295              		.loc 1 145 13 is_stmt 0 view .LVU84
 296 011c FFF7FEFF 		bl	HAL_GetTick
 297              	.LVL17:
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 298              		.loc 1 145 27 view .LVU85
 299 0120 801B     		subs	r0, r0, r6
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 300              		.loc 1 145 11 view .LVU86
 301 0122 6428     		cmp	r0, #100
 302 0124 F5D9     		bls	.L5
 147:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 303              		.loc 1 147 18 view .LVU87
 304 0126 0320     		movs	r0, #3
 305 0128 E7E7     		b	.L6
 306              	.LVL18:
 307              	.L22:
 162:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 308              		.loc 1 162 9 is_stmt 1 view .LVU88
 162:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 309              		.loc 1 162 13 is_stmt 0 view .LVU89
 310 012a 144B     		ldr	r3, .L26
 311 012c 1B68     		ldr	r3, [r3]
 162:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 312              		.loc 1 162 12 view .LVU90
 313 012e 9B03     		lsls	r3, r3, #14
 314 0130 00D4     		bmi	.LCB294
 315 0132 8AE7     		b	.L8	@long jump
 316              	.LCB294:
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 317              		.loc 1 165 18 view .LVU91
 318 0134 0120     		movs	r0, #1
 319 0136 E0E7     		b	.L6
 320              	.LVL19:
 321              	.L23:
 195:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 322              		.loc 1 195 9 is_stmt 1 view .LVU92
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 12


 195:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 323              		.loc 1 195 21 is_stmt 0 view .LVU93
 324 0138 FFF7FEFF 		bl	HAL_GetTick
 325              	.LVL20:
 195:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 326              		.loc 1 195 21 view .LVU94
 327 013c 0600     		movs	r6, r0
 328              	.LVL21:
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 329              		.loc 1 198 9 is_stmt 1 view .LVU95
 330              	.L10:
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 331              		.loc 1 198 14 view .LVU96
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 332              		.loc 1 198 15 is_stmt 0 view .LVU97
 333 013e 0F4B     		ldr	r3, .L26
 334 0140 1B6D     		ldr	r3, [r3, #80]
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 335              		.loc 1 198 14 view .LVU98
 336 0142 9B05     		lsls	r3, r3, #22
 337 0144 9FD4     		bmi	.L9
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 338              		.loc 1 200 11 is_stmt 1 view .LVU99
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 339              		.loc 1 200 15 is_stmt 0 view .LVU100
 340 0146 FFF7FEFF 		bl	HAL_GetTick
 341              	.LVL22:
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 342              		.loc 1 200 29 view .LVU101
 343 014a 801B     		subs	r0, r0, r6
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 344              		.loc 1 200 13 view .LVU102
 345 014c 124B     		ldr	r3, .L26+28
 346 014e 9842     		cmp	r0, r3
 347 0150 F5D9     		bls	.L10
 202:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 348              		.loc 1 202 20 view .LVU103
 349 0152 0320     		movs	r0, #3
 350 0154 D1E7     		b	.L6
 351              	.LVL23:
 352              	.L24:
 207:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 353              		.loc 1 207 5 is_stmt 1 discriminator 1 view .LVU104
 354 0156 0949     		ldr	r1, .L26
 355 0158 0A68     		ldr	r2, [r1]
 356 015a 1048     		ldr	r0, .L26+32
 357 015c 0240     		ands	r2, r0
 358 015e C020     		movs	r0, #192
 359 0160 8003     		lsls	r0, r0, #14
 360 0162 0340     		ands	r3, r0
 361 0164 1343     		orrs	r3, r2
 362 0166 0B60     		str	r3, [r1]
 363 0168 94E7     		b	.L12
 364              	.L25:
 212:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 365              		.loc 1 212 7 view .LVU105
 366 016a 0A00     		movs	r2, r1
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 13


 367 016c 8B6B     		ldr	r3, [r1, #56]
 368 016e 0C49     		ldr	r1, .L26+36
 369 0170 0B40     		ands	r3, r1
 370 0172 9363     		str	r3, [r2, #56]
 371 0174 98E7     		b	.L2
 372              	.LVL24:
 373              	.L20:
 286:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 374              		.loc 1 286 10 is_stmt 0 view .LVU106
 375 0176 0020     		movs	r0, #0
 376 0178 BFE7     		b	.L6
 377              	.L27:
 378 017a C046     		.align	2
 379              	.L26:
 380 017c 00100240 		.word	1073876992
 381 0180 00700040 		.word	1073770496
 382 0184 FFFFFCFF 		.word	-196609
 383 0188 FFFFF7FF 		.word	-524289
 384 018c FFF3FFFF 		.word	-3073
 385 0190 FFCFFFFF 		.word	-12289
 386 0194 FFFFF3FF 		.word	-786433
 387 0198 88130000 		.word	5000
 388 019c FFFFCFFF 		.word	-3145729
 389 01a0 FFFFFFEF 		.word	-268435457
 390              		.cfi_endproc
 391              	.LFE42:
 393              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 394              		.align	1
 395              		.global	HAL_RCCEx_GetPeriphCLKConfig
 396              		.syntax unified
 397              		.code	16
 398              		.thumb_func
 399              		.fpu softvfp
 401              	HAL_RCCEx_GetPeriphCLKConfig:
 402              	.LVL25:
 403              	.LFB43:
 288:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 289:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 290:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 291:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 292:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(USART1,USART2
 293:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
 294:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 295:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 296:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 297:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 404              		.loc 1 297 1 is_stmt 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 298:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 409              		.loc 1 298 3 view .LVU108
 299:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 300:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****    /* Set all possible values for the extended clock type parameter -----------*/
 301:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Common part first */
 302:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | \
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 14


 410              		.loc 1 302 3 view .LVU109
 411              		.loc 1 302 39 is_stmt 0 view .LVU110
 412 0000 AE23     		movs	r3, #174
 413 0002 0360     		str	r3, [r0]
 303:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC     | \
 304:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1;
 305:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 306:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USART1;
 307:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 308:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if  defined(RCC_CCIPR_I2C3SEL)
 309:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 310:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 311:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 312:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 313:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 314:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 315:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 316:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 317:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 318:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 319:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 414              		.loc 1 319 3 is_stmt 1 view .LVU111
 415              		.loc 1 319 12 is_stmt 0 view .LVU112
 416 0004 144B     		ldr	r3, .L31
 417 0006 1B6D     		ldr	r3, [r3, #80]
 418              		.loc 1 319 10 view .LVU113
 419 0008 C022     		movs	r2, #192
 420 000a 9202     		lsls	r2, r2, #10
 421 000c 1340     		ands	r3, r2
 422              	.LVL26:
 320:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 423              		.loc 1 320 3 is_stmt 1 view .LVU114
 424              		.loc 1 320 6 is_stmt 0 view .LVU115
 425 000e 9342     		cmp	r3, r2
 426 0010 1AD0     		beq	.L29
 321:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 322:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
 323:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 427              		.loc 1 323 5 is_stmt 1 view .LVU116
 428              		.loc 1 323 38 is_stmt 0 view .LVU117
 429 0012 4360     		str	r3, [r0, #4]
 430              	.LVL27:
 431              	.L30:
 324:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 325:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   else
 326:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 327:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 329:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 330:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 331:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 332:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 333:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 334:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
 335:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 336:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 337:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 15


 338:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 432              		.loc 1 338 3 is_stmt 1 view .LVU118
 433              		.loc 1 338 42 is_stmt 0 view .LVU119
 434 0014 104B     		ldr	r3, .L31
 435 0016 D96C     		ldr	r1, [r3, #76]
 436 0018 0C22     		movs	r2, #12
 437 001a 0A40     		ands	r2, r1
 438              		.loc 1 338 40 view .LVU120
 439 001c 8260     		str	r2, [r0, #8]
 339:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source ---------------------------------------------*/
 340:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 440              		.loc 1 340 3 is_stmt 1 view .LVU121
 441              		.loc 1 340 42 is_stmt 0 view .LVU122
 442 001e DA6C     		ldr	r2, [r3, #76]
 443 0020 C021     		movs	r1, #192
 444 0022 0901     		lsls	r1, r1, #4
 445 0024 0A40     		ands	r2, r1
 446              		.loc 1 340 40 view .LVU123
 447 0026 C260     		str	r2, [r0, #12]
 341:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 342:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 448              		.loc 1 342 3 is_stmt 1 view .LVU124
 449              		.loc 1 342 42 is_stmt 0 view .LVU125
 450 0028 DA6C     		ldr	r2, [r3, #76]
 451 002a C021     		movs	r1, #192
 452 002c 8901     		lsls	r1, r1, #6
 453 002e 0A40     		ands	r2, r1
 454              		.loc 1 342 40 view .LVU126
 455 0030 0261     		str	r2, [r0, #16]
 343:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 344:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /* Get the I2C3 clock source -----------------------------------------------*/
 345:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 346:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 347:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source -----------------------------------------------*/
 348:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LptimClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 456              		.loc 1 348 3 is_stmt 1 view .LVU127
 457              		.loc 1 348 42 is_stmt 0 view .LVU128
 458 0032 DA6C     		ldr	r2, [r3, #76]
 459 0034 C021     		movs	r1, #192
 460 0036 0903     		lsls	r1, r1, #12
 461 0038 0A40     		ands	r2, r1
 462              		.loc 1 348 40 view .LVU129
 463 003a 4261     		str	r2, [r0, #20]
 349:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC clock source -----------------------------------------------*/
 350:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 464              		.loc 1 350 3 is_stmt 1 view .LVU130
 465              		.loc 1 350 42 is_stmt 0 view .LVU131
 466 003c 1B6D     		ldr	r3, [r3, #80]
 467 003e C022     		movs	r2, #192
 468 0040 9202     		lsls	r2, r2, #10
 469 0042 1340     		ands	r3, r2
 470              		.loc 1 350 40 view .LVU132
 471 0044 4360     		str	r3, [r0, #4]
 351:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 352:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USB/RNG clock source -----------------------------------------------*/
 353:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 354:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 16


 355:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 472              		.loc 1 355 1 view .LVU133
 473              		@ sp needed
 474 0046 7047     		bx	lr
 475              	.LVL28:
 476              	.L29:
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 477              		.loc 1 328 5 is_stmt 1 view .LVU134
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 478              		.loc 1 328 50 is_stmt 0 view .LVU135
 479 0048 034A     		ldr	r2, .L31
 480 004a 1268     		ldr	r2, [r2]
 481 004c C021     		movs	r1, #192
 482 004e 8903     		lsls	r1, r1, #14
 483 0050 0A40     		ands	r2, r1
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 484              		.loc 1 328 47 view .LVU136
 485 0052 1343     		orrs	r3, r2
 486              	.LVL29:
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 487              		.loc 1 328 38 view .LVU137
 488 0054 4360     		str	r3, [r0, #4]
 489 0056 DDE7     		b	.L30
 490              	.L32:
 491              		.align	2
 492              	.L31:
 493 0058 00100240 		.word	1073876992
 494              		.cfi_endproc
 495              	.LFE43:
 497              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 498              		.align	1
 499              		.global	HAL_RCCEx_GetPeriphCLKFreq
 500              		.syntax unified
 501              		.code	16
 502              		.thumb_func
 503              		.fpu softvfp
 505              	HAL_RCCEx_GetPeriphCLKFreq:
 506              	.LVL30:
 507              	.LFB44:
 356:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 357:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 358:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 359:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
 360:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 361:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 362:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 363:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 364:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB or RNG peripheral clock (*)
 365:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock (*)
 366:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2   USART2 peripheral clock
 367:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 368:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 369:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2     I2C2 peripheral clock (*)
 370:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
 371:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 372:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 373:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 17


 374:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 375:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 508              		.loc 1 375 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              		.loc 1 375 1 is_stmt 0 view .LVU139
 513 0000 10B5     		push	{r4, lr}
 514              	.LCFI1:
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 4, -8
 517              		.cfi_offset 14, -4
 376:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 518              		.loc 1 376 3 is_stmt 1 view .LVU140
 519              	.LVL31:
 377:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg, clkprediv, srcclk;    /* no init needed */
 520              		.loc 1 377 3 view .LVU141
 378:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 379:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   uint32_t pllmul, plldiv, pllvco;    /* no init needed */
 380:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 381:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 382:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 383:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 521              		.loc 1 383 3 view .LVU142
 384:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   switch (PeriphClk)
 522              		.loc 1 385 3 view .LVU143
 523 0002 0828     		cmp	r0, #8
 524 0004 00D1     		bne	.LCB476
 525 0006 AFE0     		b	.L34	@long jump
 526              	.LCB476:
 527 0008 1FD8     		bhi	.L35
 528 000a 0228     		cmp	r0, #2
 529 000c 61D0     		beq	.L36
 530 000e 0428     		cmp	r0, #4
 531 0010 19D1     		bne	.L64
 386:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 387:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 388:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 389:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 390:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 391:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 392:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get RCC CSR configuration ------------------------------------------------------*/
 393:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = RCC->CSR;
 394:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 395:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 396:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 397:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 398:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 400:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 401:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 402:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 403:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 404:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 405:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY))
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 18


 407:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 409:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 410:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 411:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
 412:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 413:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 415:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 416:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 418:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 419:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           switch (clkprediv)
 420:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 421:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 422:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 423:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
 424:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 425:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 426:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 427:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 428:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 429:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 430:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 431:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 432:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 433:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 434:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 435:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 436:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 437:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 438:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 439:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 440:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 441:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 442:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 443:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 444:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC */
 445:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 446:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 448:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 449:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 450:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 451:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 452:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
 453:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 454:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USB source */
 455:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
 456:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 457:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USBCLKSOURCE_PLL)
 458:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 459:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 460:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 461:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           /* Get PLL clock source and multiplication factor ----------------------*/
 462:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 463:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 19


 464:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 465:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 466:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 467:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           /* Compute PLL clock input */
 468:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 469:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 470:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 471:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 472:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  (HSI_VALUE >> 2U);
 473:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 474:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             else
 475:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             {
 476:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  HSI_VALUE;
 477:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             }
 478:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 479:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else /* HSE source */
 480:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 481:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             pllvco = HSE_VALUE;
 482:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 483:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           /* pllvco * pllmul / plldiv */
 484:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           pllvco = (pllvco * pllmul);
 485:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 486:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 487:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 488:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USBCLKSOURCE_HSI48)
 489:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 490:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))
 491:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 492:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 493:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 494:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 495:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else /* RCC_USBCLKSOURCE_NONE */
 496:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 497:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = 0U;
 498:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 499:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 500:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 501:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 502:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 503:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 504:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 505:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 506:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 507:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 508:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK2 */
 509:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 510:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 511:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 512:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 513:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
 514:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_HSI)
 515:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 516:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 517:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 518:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 519:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 520:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 20


 521:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 522:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else
 523:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 524:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 525:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 526:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 527:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 528:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
 529:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 530:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 531:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 532:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 533:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
 534:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_LSE)
 535:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 536:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 537:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 538:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 539:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 540:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 541:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1*/
 542:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 543:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 544:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 545:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 546:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 547:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 548:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 549:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
 550:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 551:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 552:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 553:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 554:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
 555:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 556:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 557:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 558:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 559:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
 560:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_HSI)
 561:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 563:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 564:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 565:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 566:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 567:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 568:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else
 569:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 570:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 571:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 572:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 573:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 574:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
 575:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 576:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 577:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 21


 578:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 579:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
 580:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_LSE)
 581:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 582:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 583:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 584:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 585:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 586:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 587:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2*/
 588:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 589:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 590:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 591:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 592:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 593:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 594:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LPUART1:
 595:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 596:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
 597:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 532              		.loc 1 597 7 view .LVU144
 533              		.loc 1 597 16 is_stmt 0 view .LVU145
 534 0012 6E4B     		ldr	r3, .L80
 535 0014 DA6C     		ldr	r2, [r3, #76]
 536              		.loc 1 597 14 view .LVU146
 537 0016 C023     		movs	r3, #192
 538 0018 1B01     		lsls	r3, r3, #4
 539 001a 1100     		movs	r1, r2
 540 001c 1940     		ands	r1, r3
 541              	.LVL32:
 598:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 599:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is PCLK1 */
 600:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 542              		.loc 1 600 7 is_stmt 1 view .LVU147
 543              		.loc 1 600 10 is_stmt 0 view .LVU148
 544 001e 1A42     		tst	r2, r3
 545 0020 00D1     		bne	.LCB493
 546 0022 83E0     		b	.L65	@long jump
 547              	.LCB493:
 601:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 602:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 603:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 604:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if LPUART1 clock selection is HSI */
 605:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 548              		.loc 1 605 12 is_stmt 1 view .LVU149
 549              		.loc 1 605 15 is_stmt 0 view .LVU150
 550 0024 8023     		movs	r3, #128
 551 0026 1B01     		lsls	r3, r3, #4
 552 0028 9942     		cmp	r1, r3
 553 002a 00D1     		bne	.LCB498
 554 002c 81E0     		b	.L66	@long jump
 555              	.LCB498:
 606:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 607:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 608:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 609:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 610:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 22


 611:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 612:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 613:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else
 614:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 615:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 616:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 617:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 618:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 619:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is SYSCLK */
 620:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 556              		.loc 1 620 12 is_stmt 1 view .LVU151
 557              		.loc 1 620 15 is_stmt 0 view .LVU152
 558 002e 8023     		movs	r3, #128
 559 0030 DB00     		lsls	r3, r3, #3
 560 0032 9942     		cmp	r1, r3
 561 0034 00D1     		bne	.LCB503
 562 0036 89E0     		b	.L67	@long jump
 563              	.LCB503:
 621:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 622:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 623:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 624:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
 625:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 564              		.loc 1 625 12 is_stmt 1 view .LVU153
 565              		.loc 1 625 15 is_stmt 0 view .LVU154
 566 0038 C023     		movs	r3, #192
 567 003a 1B01     		lsls	r3, r3, #4
 568 003c 9942     		cmp	r1, r3
 569 003e 00D1     		bne	.LCB508
 570 0040 87E0     		b	.L68	@long jump
 571              	.LCB508:
 626:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 627:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 628:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 629:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 630:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 631:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 632:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1*/
 633:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 634:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 635:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 572              		.loc 1 635 19 view .LVU155
 573 0042 0020     		movs	r0, #0
 574              	.LVL33:
 575              		.loc 1 635 19 view .LVU156
 576 0044 B6E0     		b	.L33
 577              	.LVL34:
 578              	.L64:
 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 579              		.loc 1 385 3 view .LVU157
 580 0046 0020     		movs	r0, #0
 581              	.LVL35:
 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 582              		.loc 1 385 3 view .LVU158
 583 0048 B4E0     		b	.L33
 584              	.LVL36:
 585              	.L35:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 23


 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 586              		.loc 1 385 3 view .LVU159
 587 004a 2028     		cmp	r0, #32
 588 004c 00D0     		beq	.LCB525
 589 004e B0E0     		b	.L49	@long jump
 590              	.LCB525:
 393:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 591              		.loc 1 393 7 is_stmt 1 view .LVU160
 393:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 592              		.loc 1 393 16 is_stmt 0 view .LVU161
 593 0050 5E4B     		ldr	r3, .L80
 594 0052 196D     		ldr	r1, [r3, #80]
 595              	.LVL37:
 396:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 596              		.loc 1 396 7 is_stmt 1 view .LVU162
 396:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 597              		.loc 1 396 16 is_stmt 0 view .LVU163
 598 0054 1B6D     		ldr	r3, [r3, #80]
 396:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 599              		.loc 1 396 14 view .LVU164
 600 0056 C022     		movs	r2, #192
 601 0058 9202     		lsls	r2, r2, #10
 602 005a 1340     		ands	r3, r2
 603              	.LVL38:
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 604              		.loc 1 399 7 is_stmt 1 view .LVU165
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 605              		.loc 1 399 10 is_stmt 0 view .LVU166
 606 005c 8022     		movs	r2, #128
 607 005e 5202     		lsls	r2, r2, #9
 608 0060 9342     		cmp	r3, r2
 609 0062 09D0     		beq	.L69
 610              	.L39:
 404:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 611              		.loc 1 404 12 is_stmt 1 view .LVU167
 404:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 612              		.loc 1 404 15 is_stmt 0 view .LVU168
 613 0064 8022     		movs	r2, #128
 614 0066 9202     		lsls	r2, r2, #10
 615 0068 9342     		cmp	r3, r2
 616 006a 0AD0     		beq	.L70
 412:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 617              		.loc 1 412 12 is_stmt 1 view .LVU169
 412:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 618              		.loc 1 412 15 is_stmt 0 view .LVU170
 619 006c C022     		movs	r2, #192
 620 006e 9202     		lsls	r2, r2, #10
 621 0070 9342     		cmp	r3, r2
 622 0072 0ED0     		beq	.L71
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 623              		.loc 1 447 19 view .LVU171
 624 0074 0020     		movs	r0, #0
 625              	.LVL39:
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 626              		.loc 1 447 19 view .LVU172
 627 0076 9DE0     		b	.L33
 628              	.LVL40:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 24


 629              	.L69:
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 630              		.loc 1 399 44 discriminator 1 view .LVU173
 631 0078 8A05     		lsls	r2, r1, #22
 632 007a F3D5     		bpl	.L39
 401:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 633              		.loc 1 401 19 view .LVU174
 634 007c 8020     		movs	r0, #128
 635              	.LVL41:
 401:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 636              		.loc 1 401 19 view .LVU175
 637 007e 0002     		lsls	r0, r0, #8
 638 0080 98E0     		b	.L33
 639              	.LVL42:
 640              	.L70:
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 641              		.loc 1 406 9 is_stmt 1 view .LVU176
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 642              		.loc 1 406 13 is_stmt 0 view .LVU177
 643 0082 0223     		movs	r3, #2
 644              	.LVL43:
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 645              		.loc 1 406 13 view .LVU178
 646 0084 1800     		movs	r0, r3
 647              	.LVL44:
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 648              		.loc 1 406 13 view .LVU179
 649 0086 0840     		ands	r0, r1
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 650              		.loc 1 406 12 view .LVU180
 651 0088 0B42     		tst	r3, r1
 652 008a 00D1     		bne	.LCB578
 653 008c 92E0     		b	.L33	@long jump
 654              	.LCB578:
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 655              		.loc 1 408 21 view .LVU181
 656 008e 5048     		ldr	r0, .L80+4
 657 0090 90E0     		b	.L33
 658              	.LVL45:
 659              	.L71:
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 660              		.loc 1 414 9 is_stmt 1 view .LVU182
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 661              		.loc 1 414 13 is_stmt 0 view .LVU183
 662 0092 4E4B     		ldr	r3, .L80
 663              	.LVL46:
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 664              		.loc 1 414 13 view .LVU184
 665 0094 1A68     		ldr	r2, [r3]
 666 0096 8023     		movs	r3, #128
 667 0098 9B02     		lsls	r3, r3, #10
 668 009a 1000     		movs	r0, r2
 669              	.LVL47:
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 670              		.loc 1 414 13 view .LVU185
 671 009c 1840     		ands	r0, r3
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 25


 672              		.loc 1 414 12 view .LVU186
 673 009e 1A42     		tst	r2, r3
 674 00a0 00D1     		bne	.LCB597
 675 00a2 87E0     		b	.L33	@long jump
 676              	.LCB597:
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 677              		.loc 1 417 11 is_stmt 1 view .LVU187
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 678              		.loc 1 417 23 is_stmt 0 view .LVU188
 679 00a4 494B     		ldr	r3, .L80
 680 00a6 1B68     		ldr	r3, [r3]
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 681              		.loc 1 417 21 view .LVU189
 682 00a8 C022     		movs	r2, #192
 683 00aa 9203     		lsls	r2, r2, #14
 684 00ac 1340     		ands	r3, r2
 685              	.LVL48:
 419:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 686              		.loc 1 419 11 is_stmt 1 view .LVU190
 687 00ae 8022     		movs	r2, #128
 688 00b0 9203     		lsls	r2, r2, #14
 689 00b2 9342     		cmp	r3, r2
 690 00b4 00D1     		bne	.LCB609
 691 00b6 7EE0     		b	.L53	@long jump
 692              	.LCB609:
 693 00b8 C022     		movs	r2, #192
 694 00ba 9203     		lsls	r2, r2, #14
 695 00bc 9342     		cmp	r3, r2
 696 00be 00D1     		bne	.LCB613
 697 00c0 7BE0     		b	.L54	@long jump
 698              	.LCB613:
 699 00c2 8022     		movs	r2, #128
 700 00c4 5203     		lsls	r2, r2, #13
 701 00c6 9342     		cmp	r3, r2
 702 00c8 01D0     		beq	.L72
 438:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 703              		.loc 1 438 25 is_stmt 0 view .LVU191
 704 00ca 4248     		ldr	r0, .L80+8
 705 00cc 72E0     		b	.L33
 706              	.L72:
 433:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 707              		.loc 1 433 25 view .LVU192
 708 00ce 4248     		ldr	r0, .L80+12
 709 00d0 70E0     		b	.L33
 710              	.LVL49:
 711              	.L36:
 552:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 712              		.loc 1 552 7 is_stmt 1 view .LVU193
 552:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 713              		.loc 1 552 16 is_stmt 0 view .LVU194
 714 00d2 3E4B     		ldr	r3, .L80
 715 00d4 DB6C     		ldr	r3, [r3, #76]
 552:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 716              		.loc 1 552 14 view .LVU195
 717 00d6 0C22     		movs	r2, #12
 718 00d8 1100     		movs	r1, r2
 719 00da 1940     		ands	r1, r3
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 26


 720              	.LVL50:
 555:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 721              		.loc 1 555 7 is_stmt 1 view .LVU196
 555:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 722              		.loc 1 555 10 is_stmt 0 view .LVU197
 723 00dc 1A42     		tst	r2, r3
 724 00de 07D0     		beq	.L73
 560:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 725              		.loc 1 560 12 is_stmt 1 view .LVU198
 560:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 726              		.loc 1 560 15 is_stmt 0 view .LVU199
 727 00e0 0829     		cmp	r1, #8
 728 00e2 08D0     		beq	.L74
 575:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 729              		.loc 1 575 12 is_stmt 1 view .LVU200
 575:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 730              		.loc 1 575 15 is_stmt 0 view .LVU201
 731 00e4 0429     		cmp	r1, #4
 732 00e6 13D0     		beq	.L75
 580:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 733              		.loc 1 580 12 is_stmt 1 view .LVU202
 580:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 734              		.loc 1 580 15 is_stmt 0 view .LVU203
 735 00e8 0C29     		cmp	r1, #12
 736 00ea 14D0     		beq	.L76
 590:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 737              		.loc 1 590 19 view .LVU204
 738 00ec 0020     		movs	r0, #0
 739              	.LVL51:
 590:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 740              		.loc 1 590 19 view .LVU205
 741 00ee 61E0     		b	.L33
 742              	.LVL52:
 743              	.L73:
 557:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 744              		.loc 1 557 9 is_stmt 1 view .LVU206
 557:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 745              		.loc 1 557 21 is_stmt 0 view .LVU207
 746 00f0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 747              	.LVL53:
 557:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 748              		.loc 1 557 21 view .LVU208
 749 00f4 5EE0     		b	.L33
 750              	.LVL54:
 751              	.L74:
 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 752              		.loc 1 562 9 is_stmt 1 view .LVU209
 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 753              		.loc 1 562 13 is_stmt 0 view .LVU210
 754 00f6 354B     		ldr	r3, .L80
 755 00f8 1B68     		ldr	r3, [r3]
 756 00fa 0422     		movs	r2, #4
 757 00fc 1000     		movs	r0, r2
 758              	.LVL55:
 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 759              		.loc 1 562 13 view .LVU211
 760 00fe 1840     		ands	r0, r3
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 27


 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 761              		.loc 1 562 12 view .LVU212
 762 0100 1A42     		tst	r2, r3
 763 0102 57D0     		beq	.L33
 564:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 764              		.loc 1 564 11 is_stmt 1 view .LVU213
 564:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 765              		.loc 1 564 15 is_stmt 0 view .LVU214
 766 0104 314B     		ldr	r3, .L80
 767 0106 1B68     		ldr	r3, [r3]
 564:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 768              		.loc 1 564 14 view .LVU215
 769 0108 DB06     		lsls	r3, r3, #27
 770 010a 58D5     		bpl	.L56
 566:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 771              		.loc 1 566 23 view .LVU216
 772 010c 3148     		ldr	r0, .L80+8
 773 010e 51E0     		b	.L33
 774              	.LVL56:
 775              	.L75:
 577:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 776              		.loc 1 577 9 is_stmt 1 view .LVU217
 577:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 777              		.loc 1 577 21 is_stmt 0 view .LVU218
 778 0110 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 779              	.LVL57:
 577:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 780              		.loc 1 577 21 view .LVU219
 781 0114 4EE0     		b	.L33
 782              	.LVL58:
 783              	.L76:
 582:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 784              		.loc 1 582 9 is_stmt 1 view .LVU220
 582:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 785              		.loc 1 582 13 is_stmt 0 view .LVU221
 786 0116 2D4B     		ldr	r3, .L80
 787 0118 1A6D     		ldr	r2, [r3, #80]
 788 011a 8023     		movs	r3, #128
 789 011c 9B00     		lsls	r3, r3, #2
 790 011e 1000     		movs	r0, r2
 791              	.LVL59:
 582:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 792              		.loc 1 582 13 view .LVU222
 793 0120 1840     		ands	r0, r3
 582:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 794              		.loc 1 582 12 view .LVU223
 795 0122 1A42     		tst	r2, r3
 796 0124 46D0     		beq	.L33
 584:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 797              		.loc 1 584 21 view .LVU224
 798 0126 8020     		movs	r0, #128
 799 0128 0002     		lsls	r0, r0, #8
 800 012a 43E0     		b	.L33
 801              	.LVL60:
 802              	.L65:
 602:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 803              		.loc 1 602 9 is_stmt 1 view .LVU225
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 28


 602:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 804              		.loc 1 602 21 is_stmt 0 view .LVU226
 805 012c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 806              	.LVL61:
 602:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 807              		.loc 1 602 21 view .LVU227
 808 0130 40E0     		b	.L33
 809              	.LVL62:
 810              	.L66:
 607:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 811              		.loc 1 607 9 is_stmt 1 view .LVU228
 607:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 812              		.loc 1 607 13 is_stmt 0 view .LVU229
 813 0132 264B     		ldr	r3, .L80
 814 0134 1B68     		ldr	r3, [r3]
 815 0136 0422     		movs	r2, #4
 816 0138 1000     		movs	r0, r2
 817              	.LVL63:
 607:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 818              		.loc 1 607 13 view .LVU230
 819 013a 1840     		ands	r0, r3
 607:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 820              		.loc 1 607 12 view .LVU231
 821 013c 1A42     		tst	r2, r3
 822 013e 39D0     		beq	.L33
 609:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 823              		.loc 1 609 11 is_stmt 1 view .LVU232
 609:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 824              		.loc 1 609 15 is_stmt 0 view .LVU233
 825 0140 224B     		ldr	r3, .L80
 826 0142 1B68     		ldr	r3, [r3]
 609:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 827              		.loc 1 609 14 view .LVU234
 828 0144 DB06     		lsls	r3, r3, #27
 829 0146 3CD5     		bpl	.L59
 611:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 830              		.loc 1 611 23 view .LVU235
 831 0148 2248     		ldr	r0, .L80+8
 832 014a 33E0     		b	.L33
 833              	.LVL64:
 834              	.L67:
 622:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 835              		.loc 1 622 9 is_stmt 1 view .LVU236
 622:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 836              		.loc 1 622 21 is_stmt 0 view .LVU237
 837 014c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 838              	.LVL65:
 622:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 839              		.loc 1 622 21 view .LVU238
 840 0150 30E0     		b	.L33
 841              	.LVL66:
 842              	.L68:
 627:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 843              		.loc 1 627 9 is_stmt 1 view .LVU239
 627:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 844              		.loc 1 627 13 is_stmt 0 view .LVU240
 845 0152 1E4B     		ldr	r3, .L80
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 29


 846 0154 1A6D     		ldr	r2, [r3, #80]
 847 0156 8023     		movs	r3, #128
 848 0158 9B00     		lsls	r3, r3, #2
 849 015a 1000     		movs	r0, r2
 850              	.LVL67:
 627:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 851              		.loc 1 627 13 view .LVU241
 852 015c 1840     		ands	r0, r3
 627:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 853              		.loc 1 627 12 view .LVU242
 854 015e 1A42     		tst	r2, r3
 855 0160 28D0     		beq	.L33
 629:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 856              		.loc 1 629 21 view .LVU243
 857 0162 8020     		movs	r0, #128
 858 0164 0002     		lsls	r0, r0, #8
 859 0166 25E0     		b	.L33
 860              	.LVL68:
 861              	.L34:
 636:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 637:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 638:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 639:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
 640:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 641:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 642:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 862              		.loc 1 642 7 is_stmt 1 view .LVU244
 863              		.loc 1 642 16 is_stmt 0 view .LVU245
 864 0168 184B     		ldr	r3, .L80
 865 016a DA6C     		ldr	r2, [r3, #76]
 866              		.loc 1 642 14 view .LVU246
 867 016c C023     		movs	r3, #192
 868 016e 9B01     		lsls	r3, r3, #6
 869 0170 1100     		movs	r1, r2
 870 0172 1940     		ands	r1, r3
 871              	.LVL69:
 643:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 644:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is PCLK1 */
 645:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 872              		.loc 1 645 7 is_stmt 1 view .LVU247
 873              		.loc 1 645 10 is_stmt 0 view .LVU248
 874 0174 1A42     		tst	r2, r3
 875 0176 09D0     		beq	.L77
 646:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 647:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 648:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 649:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
 650:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_HSI)
 876              		.loc 1 650 12 is_stmt 1 view .LVU249
 877              		.loc 1 650 15 is_stmt 0 view .LVU250
 878 0178 8023     		movs	r3, #128
 879 017a 9B01     		lsls	r3, r3, #6
 880 017c 9942     		cmp	r1, r3
 881 017e 08D0     		beq	.L78
 651:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 652:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 653:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 30


 654:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 655:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 656:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 657:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 658:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else
 659:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 660:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 661:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 662:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 663:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 664:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
 665:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 882              		.loc 1 665 12 is_stmt 1 view .LVU251
 883              		.loc 1 665 15 is_stmt 0 view .LVU252
 884 0180 8023     		movs	r3, #128
 885 0182 5B01     		lsls	r3, r3, #5
 886 0184 9942     		cmp	r1, r3
 887 0186 11D0     		beq	.L79
 666:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 667:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 668:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 669:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1*/
 670:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 671:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 672:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 888              		.loc 1 672 19 view .LVU253
 889 0188 0020     		movs	r0, #0
 890              	.LVL70:
 673:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 674:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 675:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 676:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(I2C2)
 677:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
 678:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 679:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 680:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C2 on APB1 clock enabled*/
 681:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 682:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 683:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 684:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 685:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 686:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 687:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 688:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 689:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 690:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 691:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* I2C2 */
 692:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 693:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 694:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
 695:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 696:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 697:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 698:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 699:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is PCLK1 */
 700:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 701:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 31


 702:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 703:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 704:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
 705:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_HSI)
 706:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 707:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 708:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 709:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 710:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 711:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 712:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 713:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           else
 714:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 715:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 716:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 717:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         }
 718:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 719:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
 720:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 721:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 722:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 723:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 724:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3*/
 725:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       else
 726:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       {
 727:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 728:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 729:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 730:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 731:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 732:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   default:
 733:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     {
 734:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       break;
 735:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     }
 736:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 737:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   return(frequency);
 891              		.loc 1 737 3 is_stmt 1 view .LVU254
 892              		.loc 1 737 9 is_stmt 0 view .LVU255
 893 018a 13E0     		b	.L33
 894              	.LVL71:
 895              	.L77:
 647:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 896              		.loc 1 647 9 is_stmt 1 view .LVU256
 647:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 897              		.loc 1 647 21 is_stmt 0 view .LVU257
 898 018c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 899              	.LVL72:
 647:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 900              		.loc 1 647 21 view .LVU258
 901 0190 10E0     		b	.L33
 902              	.LVL73:
 903              	.L78:
 652:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 904              		.loc 1 652 9 is_stmt 1 view .LVU259
 652:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 905              		.loc 1 652 13 is_stmt 0 view .LVU260
 906 0192 0E4B     		ldr	r3, .L80
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 32


 907 0194 1B68     		ldr	r3, [r3]
 908 0196 0422     		movs	r2, #4
 909 0198 1000     		movs	r0, r2
 910              	.LVL74:
 652:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 911              		.loc 1 652 13 view .LVU261
 912 019a 1840     		ands	r0, r3
 652:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****         {
 913              		.loc 1 652 12 view .LVU262
 914 019c 1A42     		tst	r2, r3
 915 019e 09D0     		beq	.L33
 654:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 916              		.loc 1 654 11 is_stmt 1 view .LVU263
 654:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 917              		.loc 1 654 15 is_stmt 0 view .LVU264
 918 01a0 0A4B     		ldr	r3, .L80
 919 01a2 1B68     		ldr	r3, [r3]
 654:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           {
 920              		.loc 1 654 14 view .LVU265
 921 01a4 DB06     		lsls	r3, r3, #27
 922 01a6 0ED5     		bpl	.L62
 656:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 923              		.loc 1 656 23 view .LVU266
 924 01a8 0A48     		ldr	r0, .L80+8
 925 01aa 03E0     		b	.L33
 926              	.LVL75:
 927              	.L79:
 667:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 928              		.loc 1 667 9 is_stmt 1 view .LVU267
 667:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 929              		.loc 1 667 21 is_stmt 0 view .LVU268
 930 01ac FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 931              	.LVL76:
 667:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****       }
 932              		.loc 1 667 21 view .LVU269
 933 01b0 00E0     		b	.L33
 934              	.LVL77:
 935              	.L49:
 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 936              		.loc 1 385 3 view .LVU270
 937 01b2 0020     		movs	r0, #0
 938              	.LVL78:
 939              	.L33:
 738:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 940              		.loc 1 738 1 view .LVU271
 941              		@ sp needed
 942 01b4 10BD     		pop	{r4, pc}
 943              	.LVL79:
 944              	.L53:
 428:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****               break;
 945              		.loc 1 428 25 view .LVU272
 946 01b6 0948     		ldr	r0, .L80+16
 947 01b8 FCE7     		b	.L33
 948              	.L54:
 949 01ba 0948     		ldr	r0, .L80+20
 950 01bc FAE7     		b	.L33
 951              	.LVL80:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 33


 952              	.L56:
 570:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 953              		.loc 1 570 23 view .LVU273
 954 01be 0948     		ldr	r0, .L80+24
 955 01c0 F8E7     		b	.L33
 956              	.L59:
 615:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 957              		.loc 1 615 23 view .LVU274
 958 01c2 0848     		ldr	r0, .L80+24
 959 01c4 F6E7     		b	.L33
 960              	.L62:
 660:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****           }
 961              		.loc 1 660 23 view .LVU275
 962 01c6 0748     		ldr	r0, .L80+24
 963 01c8 F4E7     		b	.L33
 964              	.L81:
 965 01ca C046     		.align	2
 966              	.L80:
 967 01cc 00100240 		.word	1073876992
 968 01d0 88900000 		.word	37000
 969 01d4 00093D00 		.word	4000000
 970 01d8 80841E00 		.word	2000000
 971 01dc 40420F00 		.word	1000000
 972 01e0 20A10700 		.word	500000
 973 01e4 0024F400 		.word	16000000
 974              		.cfi_endproc
 975              	.LFE44:
 977              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 978              		.align	1
 979              		.global	HAL_RCCEx_EnableLSECSS
 980              		.syntax unified
 981              		.code	16
 982              		.thumb_func
 983              		.fpu softvfp
 985              	HAL_RCCEx_EnableLSECSS:
 986              	.LFB45:
 739:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 740:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 741:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 742:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 743:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 744:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 745:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 987              		.loc 1 745 1 is_stmt 1 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 746:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 992              		.loc 1 746 3 view .LVU277
 993 0000 034A     		ldr	r2, .L83
 994 0002 116D     		ldr	r1, [r2, #80]
 995 0004 8023     		movs	r3, #128
 996 0006 9B01     		lsls	r3, r3, #6
 997 0008 0B43     		orrs	r3, r1
 998 000a 1365     		str	r3, [r2, #80]
 747:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 34


 999              		.loc 1 747 1 is_stmt 0 view .LVU278
 1000              		@ sp needed
 1001 000c 7047     		bx	lr
 1002              	.L84:
 1003 000e C046     		.align	2
 1004              	.L83:
 1005 0010 00100240 		.word	1073876992
 1006              		.cfi_endproc
 1007              	.LFE45:
 1009              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 1010              		.align	1
 1011              		.global	HAL_RCCEx_DisableLSECSS
 1012              		.syntax unified
 1013              		.code	16
 1014              		.thumb_func
 1015              		.fpu softvfp
 1017              	HAL_RCCEx_DisableLSECSS:
 1018              	.LFB46:
 748:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 749:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 750:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 751:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 752:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 753:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 754:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 755:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 756:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 757:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 1019              		.loc 1 757 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              		@ link register save eliminated.
 758:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 759:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****    CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1024              		.loc 1 759 4 view .LVU280
 1025 0000 044B     		ldr	r3, .L86
 1026 0002 1A6D     		ldr	r2, [r3, #80]
 1027 0004 0449     		ldr	r1, .L86+4
 1028 0006 0A40     		ands	r2, r1
 1029 0008 1A65     		str	r2, [r3, #80]
 760:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 761:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 762:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 1030              		.loc 1 762 3 view .LVU281
 1031 000a 1A69     		ldr	r2, [r3, #16]
 1032 000c 8021     		movs	r1, #128
 1033 000e 8A43     		bics	r2, r1
 1034 0010 1A61     		str	r2, [r3, #16]
 763:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 1035              		.loc 1 763 1 is_stmt 0 view .LVU282
 1036              		@ sp needed
 1037 0012 7047     		bx	lr
 1038              	.L87:
 1039              		.align	2
 1040              	.L86:
 1041 0014 00100240 		.word	1073876992
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 35


 1042 0018 FFDFFFFF 		.word	-8193
 1043              		.cfi_endproc
 1044              	.LFE46:
 1046              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 1047              		.align	1
 1048              		.global	HAL_RCCEx_EnableLSECSS_IT
 1049              		.syntax unified
 1050              		.code	16
 1051              		.thumb_func
 1052              		.fpu softvfp
 1054              	HAL_RCCEx_EnableLSECSS_IT:
 1055              	.LFB47:
 764:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 765:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 766:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 767:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 768:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 769:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 770:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 771:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 1056              		.loc 1 771 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 772:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 773:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****    SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1061              		.loc 1 773 4 view .LVU284
 1062 0000 094B     		ldr	r3, .L89
 1063 0002 196D     		ldr	r1, [r3, #80]
 1064 0004 8022     		movs	r2, #128
 1065 0006 9201     		lsls	r2, r2, #6
 1066 0008 0A43     		orrs	r2, r1
 1067 000a 1A65     		str	r2, [r3, #80]
 774:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 775:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 776:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 1068              		.loc 1 776 3 view .LVU285
 1069 000c 1A69     		ldr	r2, [r3, #16]
 1070 000e 8021     		movs	r1, #128
 1071 0010 0A43     		orrs	r2, r1
 1072 0012 1A61     		str	r2, [r3, #16]
 777:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 778:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 779:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 1073              		.loc 1 779 3 view .LVU286
 1074 0014 054B     		ldr	r3, .L89+4
 1075 0016 1968     		ldr	r1, [r3]
 1076 0018 8022     		movs	r2, #128
 1077 001a 1203     		lsls	r2, r2, #12
 1078 001c 1143     		orrs	r1, r2
 1079 001e 1960     		str	r1, [r3]
 780:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 1080              		.loc 1 780 3 view .LVU287
 1081 0020 9968     		ldr	r1, [r3, #8]
 1082 0022 0A43     		orrs	r2, r1
 1083 0024 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 36


 781:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 1084              		.loc 1 781 1 is_stmt 0 view .LVU288
 1085              		@ sp needed
 1086 0026 7047     		bx	lr
 1087              	.L90:
 1088              		.align	2
 1089              	.L89:
 1090 0028 00100240 		.word	1073876992
 1091 002c 00040140 		.word	1073808384
 1092              		.cfi_endproc
 1093              	.LFE47:
 1095              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 1096              		.align	1
 1097              		.weak	HAL_RCCEx_LSECSS_Callback
 1098              		.syntax unified
 1099              		.code	16
 1100              		.thumb_func
 1101              		.fpu softvfp
 1103              	HAL_RCCEx_LSECSS_Callback:
 1104              	.LFB49:
 782:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 783:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 784:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 785:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 786:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 787:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 788:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 789:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 790:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 791:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 792:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
 793:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 794:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 795:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 796:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 797:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 798:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 799:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 800:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** /**
 801:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 802:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
 803:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   */
 804:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 805:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** {
 1105              		.loc 1 805 1 is_stmt 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109              		@ link register save eliminated.
 806:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 807:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 808:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****    */
 809:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** }
 1110              		.loc 1 809 1 view .LVU290
 1111              		@ sp needed
 1112 0000 7047     		bx	lr
 1113              		.cfi_endproc
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 37


 1114              	.LFE49:
 1116              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 1117              		.align	1
 1118              		.global	HAL_RCCEx_LSECSS_IRQHandler
 1119              		.syntax unified
 1120              		.code	16
 1121              		.thumb_func
 1122              		.fpu softvfp
 1124              	HAL_RCCEx_LSECSS_IRQHandler:
 1125              	.LFB48:
 788:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 1126              		.loc 1 788 1 view -0
 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130 0000 10B5     		push	{r4, lr}
 1131              	.LCFI2:
 1132              		.cfi_def_cfa_offset 8
 1133              		.cfi_offset 4, -8
 1134              		.cfi_offset 14, -4
 790:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 1135              		.loc 1 790 3 view .LVU292
 790:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 1136              		.loc 1 790 6 is_stmt 0 view .LVU293
 1137 0002 054B     		ldr	r3, .L95
 1138 0004 5B69     		ldr	r3, [r3, #20]
 790:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   {
 1139              		.loc 1 790 5 view .LVU294
 1140 0006 1B06     		lsls	r3, r3, #24
 1141 0008 00D4     		bmi	.L94
 1142              	.L92:
 798:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 1143              		.loc 1 798 1 view .LVU295
 1144              		@ sp needed
 1145 000a 10BD     		pop	{r4, pc}
 1146              	.L94:
 793:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 1147              		.loc 1 793 5 is_stmt 1 view .LVU296
 1148 000c FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 1149              	.LVL81:
 796:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c ****   }
 1150              		.loc 1 796 5 view .LVU297
 1151 0010 014B     		ldr	r3, .L95
 1152 0012 8022     		movs	r2, #128
 1153 0014 9A61     		str	r2, [r3, #24]
 798:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_hal_rcc_ex.c **** 
 1154              		.loc 1 798 1 is_stmt 0 view .LVU298
 1155 0016 F8E7     		b	.L92
 1156              	.L96:
 1157              		.align	2
 1158              	.L95:
 1159 0018 00100240 		.word	1073876992
 1160              		.cfi_endproc
 1161              	.LFE48:
 1163              		.text
 1164              	.Letext0:
 1165              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 38


 1166              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1167              		.file 4 "mcu-bsp/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 1168              		.file 5 "mcu-bsp/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 1169              		.file 6 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_hal_def.h"
 1170              		.file 7 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_hal_rcc_ex.h"
 1171              		.file 8 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_hal_rcc.h"
 1172              		.file 9 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_hal.h"
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l0xx_hal_rcc_ex.c
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:16     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:24     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:380    .text.HAL_RCCEx_PeriphCLKConfig:0000017c $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:394    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:401    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:493    .text.HAL_RCCEx_GetPeriphCLKConfig:00000058 $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:498    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:505    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:967    .text.HAL_RCCEx_GetPeriphCLKFreq:000001cc $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:978    .text.HAL_RCCEx_EnableLSECSS:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:985    .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1005   .text.HAL_RCCEx_EnableLSECSS:00000010 $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1010   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1017   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1041   .text.HAL_RCCEx_DisableLSECSS:00000014 $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1047   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1054   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1090   .text.HAL_RCCEx_EnableLSECSS_IT:00000028 $d
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1096   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1103   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1117   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1124   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
C:\Users\vic_user\AppData\Local\Temp\ccCFIb7V.s:1159   .text.HAL_RCCEx_LSECSS_IRQHandler:00000018 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetSysClockFreq
