Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.47 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.47 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: hd_gen_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hd_gen_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hd_gen_module"
Output Format                      : NGC
Target Device                      : xc4vfx20-11-ff672

---- Source Options
Top Module Name                    : hd_gen_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hd_gen_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : YES
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 207: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 213: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 223: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 241: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 259: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 315: Unconnected output port 'SDI_p_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd" line 315: Unconnected output port 'SDI_n_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.2> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.2> analyzed. Unit <period_dual_count.2> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <var_clk>.
WARNING:Xst:766 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 148: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd" line 160: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 144: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 245: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd" line 268: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd".
WARNING:Xst:1780 - Signal <new_system> is never used or assigned.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit comparator not equal for signal <$n0006> created at line 158.
    Found 8-bit subtractor for signal <$n0291> created at line 214.
    Found 8-bit 4-to-1 multiplexer for signal <$n0292>.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd".
WARNING:Xst:1305 - Output <timing_change_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pattern> is assigned but never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd".
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <timing_change> is assigned but never used.
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Counters                         : 17
 12-bit down counter               : 9
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 1
 3-bit updown counter              : 2
 4-bit up counter                  : 1
 6-bit up counter                  : 1
 8-bit down counter                : 1
# Registers                        : 263
 1-bit register                    : 258
 16-bit register                   : 2
 24-bit register                   : 1
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator not equal        : 1
# Multiplexers                     : 1
 8-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f8g_genlock_regen>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_15> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_15> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_14> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_13> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_12> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_8> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_0> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_1> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_10> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_9> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_11> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <genlock_ok_o> is unconnected in block <f4m_genlock_regen>.
Instance clock_selecting in unit HD_Gen_Channel of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hd_gen_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <HD_Gen_Channel> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_var_clk_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_actual_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <f4m_genlock_regen_genlock_ok_o> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_15> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_10> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_8> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_14> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_12> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_11> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_1> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_0> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_9> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_13> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1_system_controller_serial_interfacing_pattern_o_10> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 5.
FlipFlop master_reset_delaying_tick_10ms has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1_system_controller_reset_channel_o has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop HD_Gen_Channel_1_system_controller_MGT_power_down_o has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hd_gen_module.ngr
Top Level Output File Name         : hd_gen_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 27

Macro Statistics :
# Registers                        : 475
#      1-bit register              : 471
#      16-bit register             : 2
#      24-bit register             : 1
#      8-bit register              : 1
# Counters                         : 1
#      24-bit down counter         : 1
# Multiplexers                     : 1
#      8-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 17
#      13-bit subtractor           : 16
#      8-bit subtractor            : 1
# Comparators                      : 1
#      8-bit comparator not equal  : 1

Cell Usage :
# BELS                             : 1191
#      GND                         : 1
#      INV                         : 153
#      LUT1                        : 3
#      LUT1_L                      : 16
#      LUT2                        : 227
#      LUT2_D                      : 2
#      LUT2_L                      : 21
#      LUT3                        : 65
#      LUT3_D                      : 4
#      LUT3_L                      : 54
#      LUT4                        : 138
#      LUT4_D                      : 14
#      LUT4_L                      : 125
#      MUXCY                       : 178
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 187
# FlipFlops/Latches                : 440
#      FDC                         : 111
#      FDCE                        : 93
#      FDCP                        : 57
#      FDCPE                       : 56
#      FDE                         : 2
#      FDP                         : 55
#      FDPE                        : 66
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGCTRL                    : 1
# IO Buffers                       : 24
#      IBUF                        : 6
#      IBUFG                       : 2
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     452  out of   8544     5%  
 Number of Slice Flip Flops:           440  out of  17088     2%  
 Number of 4 input LUTs:               669  out of  17088     3%  
 Number of bonded IOBs:                 27  out of    360     7%  
 Number of GCLKs:                        3  out of     32     9%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                               | Load  |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
HD_Gen_Channel_1_var_clk(HD_Gen_Channel_1_clock_selecting:O)| NONE(*)(HD_Gen_Channel_1_system_controller_actual_timing_var_clk_11)| 99    |
f1484_i                                                     | IBUFG+BUFG                                                          | 74    |
f1485_i                                                     | IBUFG+BUFG                                                          | 267   |
------------------------------------------------------------+---------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.479ns (Maximum Frequency: 223.264MHz)
   Minimum input arrival time before clock: 1.894ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'HD_Gen_Channel_1_clock_selecting:O'
  Clock period: 3.528ns (frequency: 283.447MHz)
  Total number of paths / destination ports: 1127 / 106
-------------------------------------------------------------------------
Delay:               3.528ns (Levels of Logic = 4)
  Source:            HD_Gen_Channel_1_system_controller_actual_system_var_clk_2 (FF)
  Destination:       HD_Gen_Channel_1_genlock_sync (FF)
  Source Clock:      HD_Gen_Channel_1_clock_selecting:O rising
  Destination Clock: HD_Gen_Channel_1_clock_selecting:O rising

  Data Path: HD_Gen_Channel_1_system_controller_actual_system_var_clk_2 to HD_Gen_Channel_1_genlock_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             8   0.307   0.746  HD_Gen_Channel_1_system_controller_actual_system_var_clk_2 (HD_Gen_Channel_1_system_controller_actual_system_var_clk_2)
     LUT3:I0->O            1   0.166   0.475  HD_Gen_Channel_1__n000182_SW0 (N1450)
     LUT4:I3->O            1   0.166   0.475  HD_Gen_Channel_1__n000182 (CHOICE1205)
     LUT4:I3->O            1   0.166   0.528  HD_Gen_Channel_1__n0001129 (CHOICE1210)
     LUT4_L:I2->LO         1   0.166   0.000  HD_Gen_Channel_1__n0001382 (HD_Gen_Channel_1__n0001)
     FDC:D                     0.333          HD_Gen_Channel_1_genlock_sync
    ----------------------------------------
    Total                      3.528ns (1.304ns logic, 2.224ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1484_i'
  Clock period: 3.309ns (frequency: 302.206MHz)
  Total number of paths / destination ports: 582 / 105
-------------------------------------------------------------------------
Delay:               3.309ns (Levels of Logic = 14)
  Source:            f4m_genlock_regen_sync_period_counting_count1_0 (FF)
  Destination:       f4m_genlock_regen_sync_period_counting_count1_11 (FF)
  Source Clock:      f1484_i rising
  Destination Clock: f1484_i rising

  Data Path: f4m_genlock_regen_sync_period_counting_count1_0 to f4m_genlock_regen_sync_period_counting_count1_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.307   0.677  f4m_genlock_regen_sync_period_counting_count1_0 (f4m_genlock_regen_sync_period_counting_count1_0)
     LUT1_L:I0->LO         1   0.166   0.000  f4m_genlock_regen_sync_period_counting_count1_0_rt (f4m_genlock_regen_sync_period_counting_count1_0_rt)
     MUXCY:S->O            1   0.312   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<0>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<0>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<1>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<1>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<2>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<2>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<3>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<3>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<4>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<4>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<5>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<5>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<6>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<6>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<7>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<7>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<8>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<8>_cyo)
     MUXCY:CI->O           1   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<9>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<9>_cyo)
     MUXCY:CI->O           0   0.038   0.000  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<10>cy (f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<10>_cyo)
     XORCY:CI->O           1   0.307   0.661  f4m_genlock_regen_sync_period_counting_period_dual_count_1_count1__n0000<11>_xor (f4m_genlock_regen_sync_period_counting_count1__n0000<11>)
     LUT3_L:I0->LO         1   0.166   0.000  f4m_genlock_regen_sync_period_counting_count1__n0001<11>1 (f4m_genlock_regen_sync_period_counting_count1__n0001<11>)
     FDP:D                     0.333          f4m_genlock_regen_sync_period_counting_count1_11
    ----------------------------------------
    Total                      3.309ns (1.971ns logic, 1.338ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1485_i'
  Clock period: 4.479ns (frequency: 223.264MHz)
  Total number of paths / destination ports: 4857 / 394
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 10)
  Source:            HD_Gen_Channel_1_system_controller_state_count_0 (FF)
  Destination:       HD_Gen_Channel_1_system_controller_state_count_5 (FF)
  Source Clock:      f1485_i rising
  Destination Clock: f1485_i rising

  Data Path: HD_Gen_Channel_1_system_controller_state_count_0 to HD_Gen_Channel_1_system_controller_state_count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.307   0.683  HD_Gen_Channel_1_system_controller_state_count_0 (HD_Gen_Channel_1_system_controller_state_count_0)
     LUT1_L:I0->LO         1   0.166   0.000  HD_Gen_Channel_1_system_controller_state_count_0_rt (HD_Gen_Channel_1_system_controller_state_count_0_rt)
     MUXCY:S->O            1   0.312   0.000  HD_Gen_Channel_1_system_controller_channel_controller__n0520<16>cy (HD_Gen_Channel_1_system_controller_channel_controller__n0520<16>_cyo)
     MUXCY:CI->O           1   0.038   0.000  HD_Gen_Channel_1_system_controller_channel_controller__n0520<17>cy (HD_Gen_Channel_1_system_controller_channel_controller__n0520<17>_cyo)
     MUXCY:CI->O           1   0.038   0.000  HD_Gen_Channel_1_system_controller_channel_controller__n0520<18>cy (HD_Gen_Channel_1_system_controller_channel_controller__n0520<18>_cyo)
     MUXCY:CI->O           1   0.038   0.000  HD_Gen_Channel_1_system_controller_channel_controller__n0520<19>cy (HD_Gen_Channel_1_system_controller_channel_controller__n0520<19>_cyo)
     MUXCY:CI->O           1   0.038   0.000  HD_Gen_Channel_1_system_controller_channel_controller__n0520<20>cy (HD_Gen_Channel_1_system_controller_channel_controller__n0520<20>_cyo)
     XORCY:CI->O           3   0.307   0.489  HD_Gen_Channel_1_system_controller_channel_controller__n0520<21>_xor (HD_Gen_Channel_1_system_controller__n0520<21>)
     LUT4:I3->O            1   0.166   0.616  HD_Gen_Channel_1_system_controller__n0019<5>4 (CHOICE1361)
     LUT4:I1->O            1   0.166   0.616  HD_Gen_Channel_1_system_controller__n0019<5>16_SW0 (N1426)
     LUT4_L:I1->LO         1   0.166   0.000  HD_Gen_Channel_1_system_controller__n0019<5>49 (HD_Gen_Channel_1_system_controller__n0019<5>)
     FDC:D                     0.333          HD_Gen_Channel_1_system_controller_state_count_5
    ----------------------------------------
    Total                      4.479ns (2.075ns logic, 2.404ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485_i'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.894ns (Levels of Logic = 1)
  Source:            f8g_i (PAD)
  Destination:       f8g_genlock_regen_sync_reclk (FF)
  Destination Clock: f1485_i rising

  Data Path: f8g_i to f8g_genlock_regen_sync_reclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.097   0.464  f8g_i_IBUF (f8g_i_IBUF)
     FDP:D                     0.333          f8g_genlock_regen_sync_reclk
    ----------------------------------------
    Total                      1.894ns (1.430ns logic, 0.464ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1484_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.894ns (Levels of Logic = 1)
  Source:            f4m_i (PAD)
  Destination:       f4m_genlock_regen_sync_reclk (FF)
  Destination Clock: f1484_i rising

  Data Path: f4m_i to f4m_genlock_regen_sync_reclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.097   0.464  f4m_i_IBUF (f4m_i_IBUF)
     FDP:D                     0.333          f4m_genlock_regen_sync_reclk
    ----------------------------------------
    Total                      1.894ns (1.430ns logic, 0.464ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HD_Gen_Channel_1_clock_selecting:O'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            HD_Gen_Channel_1_system_controller_mute_o (FF)
  Destination:       led2_o (PAD)
  Source Clock:      HD_Gen_Channel_1_clock_selecting:O rising

  Data Path: HD_Gen_Channel_1_system_controller_mute_o to led2_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.307   0.480  HD_Gen_Channel_1_system_controller_mute_o (HD_Gen_Channel_1_system_controller_mute_o)
     OBUF:I->O                 3.375          led2_o_OBUF (led2_o)
    ----------------------------------------
    Total                      4.162ns (3.682ns logic, 0.480ns route)
                                       (88.5% logic, 11.5% route)

=========================================================================
CPU : 45.72 / 47.30 s | Elapsed : 46.00 / 47.00 s
 
--> 

Total memory usage is 189988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  201 (   0 filtered)
Number of infos    :    2 (   0 filtered)

