#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1127.13.1.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Thu Jul 30 14:21:49 BRT 2020
# hostname  : optmaS1
# pid       : 14957
# arguments : '-label' 'session_0' '-console' 'optmaS1:44783' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/a/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/a/.tmp/.initCmds.tcl' 'run_formal_reset_and_interface_control_reqs.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/a/sessionLogs/session_0

/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/a/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
% source requirements.itcl
% 
% foreach param [get_parameters] {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2]
    set NUM_PARITY [expr {$N - $K}]
    run_design_compilation $N $K $RS_GF "only_decoder"
    #assume -env {i_consume}
    clock clk
    reset -none
    set rs_decoder_requirements [get_requirements]
    set rs_decoder_requirements [create_properties $rs_decoder_requirements "reset" $NUM_PARITY]
    prove -task reset

    reset rst
    set rs_decoder_requirements [create_properties $rs_decoder_requirements "protocol" $NUM_PARITY]
    prove -task protocol

    #TODO: Add functional requirement here.
}
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome.vhd(18): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome.vhd(44): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder".
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=15,k=11,rs_gf=rs_gf_16)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=15,k=11,word_length=4,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=15,k=11,word_length=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=8)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=4,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=4,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=4,num_of_elements=47,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=4,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (IPM031): Clearing proof results of all properties.
INFO (ISW003): Top module name is "rs_decoder".
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=15,k=11,rs_gf=rs_gf_16)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=15,k=11,word_length=4,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=15,k=11,word_length=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=8)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=4,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=4,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=4,num_of_elements=47,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=4,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO] Connect: instantiating "fv_decoder" as "mod2" in top module
[INFO (VERI-1018)] fv_decoder.sv(1): compiling module 'fv_decoder'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "reset", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 508 design flops, 0 of 0 design latches, 12 of 12 internal elements.
WARNING (WRS031): 55 of 508 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property "REQ_RS_DEC_004.CHECK.02" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 15
0: ProofGrid is starting event handling
0.0.AM: Proofgrid shell started at 16082@optmaS1(local) jg_14957_optmaS1_1
0.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "REQ_RS_DEC_000.COVER.06"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: A trace with 2 cycles was found. [0,01 s]
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.06" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.01" was covered in 2 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.02" was covered in 2 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.03" was covered in 2 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.04" was covered in 2 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_000.COVER.05" was covered in 2 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
INFO (IPF047): 0.0.AM: The cover property "REQ_RS_DEC_004.COVER.01" was covered in 1 cycles in 0.11 s by the incidental trace "REQ_RS_DEC_000.COVER.06".
0.0.AM: Stopped processing property "REQ_RS_DEC_000.COVER.06"	[0,12 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.06"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.N: Proofgrid shell started at 16081@optmaS1(local) jg_14957_optmaS1_1
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.06"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 0.0.AM: The property "REQ_RS_DEC_000.CHECK.06" was proven in 0.00 s.
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.06"	[0,00 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.01"	[0,00 s].
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.06"	[0,00 s].
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.01"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  4	[0,00 s]
0.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 0.0.AM: The property "REQ_RS_DEC_000.CHECK.01" was proven in 0.00 s.
0.0.N: Trace Attempt  5	[0,00 s]
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.01"	[0,00 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.02"	[0,00 s].
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.01"	[0,00 s].
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.02"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt 10	[0,00 s]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "REQ_RS_DEC_000.CHECK.02" was proven in 0.00 s.
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.02"	[0,00 s].
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.03"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.02"	[0,00 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.03"	[0,00 s].
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  6	[0,00 s]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "REQ_RS_DEC_000.CHECK.03" was proven in 0.00 s.
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.03"	[0,00 s].
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.04"	[0,00 s].
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.03"	[0,00 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.04"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 0.0.AM: The property "REQ_RS_DEC_000.CHECK.04" was proven in 0.00 s.
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.04"	[0,00 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_000.CHECK.05"	[0,00 s].
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.04"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Starting proof for property "REQ_RS_DEC_000.CHECK.05"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  3	[0,00 s]
0.0.AM: Trace Attempt  4	[0,00 s]
0.0.AM: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  2	[0,00 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  6	[0,00 s]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "REQ_RS_DEC_000.CHECK.05" was proven in 0.01 s.
0.0.N: Stopped processing property "REQ_RS_DEC_000.CHECK.05"	[0,01 s].
0.0.N: Starting proof for property "REQ_RS_DEC_004.CHECK.01"	[0,00 s].
0.0.AM: Stopped processing property "REQ_RS_DEC_000.CHECK.05"	[0,02 s].
0.0.AM: Starting proof for property "REQ_RS_DEC_004.CHECK.01"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "REQ_RS_DEC_004.CHECK.01" was proven in 0.01 s.
0.0.N: Stopped processing property "REQ_RS_DEC_004.CHECK.01"	[0,01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "REQ_RS_DEC_004.COVER.02"	[0,00 s].
0.0.AM: Trace Attempt  1	[0,00 s]
0.0.AM: Stopped processing property "REQ_RS_DEC_004.CHECK.01"	[0,01 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "REQ_RS_DEC_004.COVER.02"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [0,05]
0.0.N: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 0.0.N: The cover property "REQ_RS_DEC_004.COVER.02" was covered in 1 cycles in 0.01 s.
0.0.N: Stopped processing property "REQ_RS_DEC_004.COVER.02"	[0,02 s].
0.0.AM: Stopped processing property "REQ_RS_DEC_004.COVER.02"	[0,01 s].
0.0.N: All properties determined. [0,01 s]
0.0.AM: All properties determined. [0,02 s]
0.0.N: Exited with Success (@ 0,05 s)
0: ProofGrid usable level: 0
0.0.AM: Exited with Success (@ 0,05 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.03        0.00       17.33 %
     AM        0.12        0.05        0.00       27.96 %
    all        0.13        0.04        0.00       22.61 %

    Data read    : 8.68 kiB
    Data written : 1.90 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 8
                  - proven                    : 8 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 8 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "protocol", 14 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 176 of 508 design flops, 0 of 0 design latches, 75 of 76 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.002s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.01 s]
1.0.N: Proof Simplification Iteration 6	[0.01 s]
1.0.N: Proof Simplification Iteration 7	[0.01 s]
1.0.N: Proof Simplification Iteration 8	[0.01 s]
1.0.N: Proof Simplification Iteration 9	[0.01 s]
1.0.N: Proof Simplification Iteration 10	[0.01 s]
1.0.N: Proof Simplification Iteration 11	[0.01 s]
1.0.N: Proof Simplification Iteration 12	[0.01 s]
1.0.N: Proof Simplification Iteration 13	[0.01 s]
1.0.N: Proof Simplification Iteration 14	[0.02 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,02 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 14
1: ProofGrid is starting event handling
1.0.AM: Proofgrid shell started at 16113@optmaS1(local) jg_14957_optmaS1_2
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.AM: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.N: Proofgrid shell started at 16112@optmaS1(local) jg_14957_optmaS1_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,13 s]
1.0.AM: Trace Attempt  2	[0,13 s]
1.0.AM: Trace Attempt  3	[0,13 s]
1.0.AM: Trace Attempt 23	[0,96 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[1,00 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_007.CHECK.02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.AM: The property "REQ_RS_DEC_007.CHECK.02" was proven in 0.01 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_007.CHECK.02"	[0,01 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_001.CHECK.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt 25	[0,77 s]
1.0.N: Per property time limit expired (0,92 s) [0,94 s]
1.0.N: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[0,94 s].
1.0.N: Starting proof for property "REQ_RS_DEC_001.CHECK.01"	[0,00 s].
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt 21	[0,05 s]
1.0.AM: A proof was found: No trace exists. [0,09 s]
INFO (IPF057): 1.0.AM: The property "REQ_RS_DEC_001.CHECK.01" was proven in 0.09 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_001.CHECK.01"	[0,09 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_002.CHECK.01"	[0,00 s].
1.0.N: Stopped processing property "REQ_RS_DEC_001.CHECK.01"	[0,09 s].
1.0.N: Starting proof for property "REQ_RS_DEC_002.CHECK.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  5	[0,05 s]
1.0.AM: Trace Attempt  1	[0,06 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,06 s]
INFO (IPF057): 1.0.N: The property "REQ_RS_DEC_002.CHECK.01" was proven in 0.06 s.
1.0.N: Stopped processing property "REQ_RS_DEC_002.CHECK.01"	[0,06 s].
1.0.N: Starting proof for property "REQ_RS_DEC_003.CHECK.01"	[0,00 s].
1.0.AM: Trace Attempt  2	[0,06 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_002.CHECK.01"	[0,06 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_003.CHECK.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  1	[0,05 s]
1.0.AM: Trace Attempt  2	[0,05 s]
1.0.AM: Trace Attempt  3	[0,05 s]
1.0.AM: Trace Attempt  1	[0,20 s]
1.0.AM: Trace Attempt  2	[0,20 s]
1.0.AM: Trace Attempt  3	[0,21 s]
1.0.AM: Trace Attempt  4	[0,22 s]
1.0.N: Trace Attempt  1	[0,30 s]
1.0.N: Trace Attempt  2	[0,30 s]
1.0.N: Trace Attempt  3	[0,30 s]
1.0.N: Trace Attempt  4	[0,30 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt 16	[0,23 s]
1.0.AM: A proof was found: No trace exists. [0,34 s]
INFO (IPF057): 1.0.AM: The property "REQ_RS_DEC_003.CHECK.01" was proven in 0.34 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_003.CHECK.01"	[0,34 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.N: Stopped processing property "REQ_RS_DEC_003.CHECK.01"	[0,34 s].
1.0.N: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,03 s]
1.0.AM: Trace Attempt  1	[0,03 s]
1.0.AM: Trace Attempt  2	[0,03 s]
1.0.AM: Trace Attempt  3	[0,03 s]
1.0.AM: Trace Attempt  1	[0,03 s]
1.0.AM: Trace Attempt  2	[0,03 s]
1.0.AM: Trace Attempt  3	[0,03 s]
1.0.AM: Trace Attempt  4	[0,04 s]
1.0.AM: Trace Attempt  5	[0,04 s]
1.0.AM: Trace Attempt  1	[0,06 s]
1.0.AM: Trace Attempt  2	[0,06 s]
1.0.AM: Trace Attempt  3	[0,07 s]
1.0.AM: Trace Attempt  5	[0,07 s]
1.0.N: Trace Attempt  1	[0,09 s]
1.0.N: Trace Attempt  2	[0,09 s]
1.0.N: Trace Attempt  3	[0,09 s]
1.0.N: Trace Attempt  5	[0,09 s]
1.0.AM: Trace Attempt  1	[0,16 s]
1.0.AM: Trace Attempt  2	[0,16 s]
1.0.AM: Trace Attempt  3	[0,16 s]
1.0.AM: Trace Attempt  4	[0,16 s]
1.0.AM: Trace Attempt  1	[0,28 s]
1.0.AM: Trace Attempt  2	[0,28 s]
1.0.AM: Trace Attempt  3	[0,28 s]
1.0.AM: Trace Attempt  5	[0,28 s]
1: ProofGrid usable level: 10
1.0.N: Trace Attempt 35	[1,00 s]
1.0.N: Per property time limit expired (1,00 s) [1,00 s]
1.0.N: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[1,00 s].
1.0.N: Starting proof for property "REQ_RS_DEC_006.CHECK.01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "REQ_RS_DEC_006.CHECK.01" was proven in 0.02 s.
1.0.N: Stopped processing property "REQ_RS_DEC_006.CHECK.01"	[0,02 s].
1.0.N: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1: ProofGrid usable level: 9
1.0.N: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[0,03 s].
1.0.N: Morphing to K
1.0.N: Trace Attempt 16	[0,03 s]
1.0.N: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,00 s)
1.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.K: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.K: Trace Attempt 24	[0,01 s]
1.0.AM: Trace Attempt 35	[0,58 s]
1.0.AM: Per property time limit expired (1,00 s) [1,08 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[1,09 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  4	[0,03 s]
1.0.AM: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.AM: Trace Attempt  1	[0,15 s]
1.0.AM: Trace Attempt  2	[0,15 s]
1.0.AM: Trace Attempt  3	[0,15 s]
1.0.AM: Trace Attempt  1	[0,25 s]
1.0.AM: Trace Attempt  2	[0,25 s]
1.0.AM: Trace Attempt  3	[0,25 s]
1: ProofGrid usable level: 9
1.0.K: Trace Attempt  1	[0,45 s]
1.0.K: Trace Attempt  2	[0,45 s]
1.0.K: Trace Attempt  3	[0,45 s]
1.0.K: Trace Attempt  4	[0,46 s]
1.0.K: Trace Attempt  5	[0,46 s]
1.0.K: Trace Attempt 31	[0,99 s]
1.0.K: Per property time limit expired (1,00 s) [1,00 s]
1.0.K: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[1,00 s].
1.0.K: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.K: Trace Attempt  7	[0,00 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.K: Trace Attempt  2	[0,01 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  4	[0,01 s]
1.0.K: Trace Attempt  5	[0,01 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[0,99 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.AM: Trace Attempt  3	[0,03 s]
1.0.AM: Trace Attempt  5	[0,04 s]
1.0.K: Trace Attempt  1	[0,14 s]
1.0.K: Trace Attempt  2	[0,14 s]
1.0.K: Trace Attempt  3	[0,14 s]
1.0.K: Trace Attempt  4	[0,14 s]
1.0.K: Trace Attempt  5	[0,15 s]
1.0.AM: Trace Attempt  1	[0,26 s]
1.0.AM: Trace Attempt  2	[0,26 s]
1.0.AM: Trace Attempt  3	[0,26 s]
1.0.AM: Trace Attempt  5	[0,26 s]
1.0.K: Trace Attempt  1	[0,36 s]
1.0.K: Trace Attempt  2	[0,36 s]
1.0.K: Trace Attempt  3	[0,36 s]
1.0.K: Trace Attempt  4	[0,36 s]
1.0.K: Trace Attempt  5	[0,36 s]
1.0.K: Trace Attempt  1	[0,67 s]
1.0.K: Trace Attempt  2	[0,67 s]
1.0.K: Trace Attempt  3	[0,67 s]
1.0.K: Trace Attempt  4	[0,68 s]
1.0.K: Trace Attempt  5	[0,68 s]
1.0.K: Trace Attempt 34	[0,95 s]
1.0.K: Per property time limit expired (1,00 s) [1,01 s]
1.0.K: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,01 s].
1.0.K: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.AM: Trace Attempt 36	[0,89 s]
1.0.AM: Per property time limit expired (1,00 s) [1,00 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,00 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_001.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "REQ_RS_DEC_001.COVER.01" was covered in 2 cycles in 0.00 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_001.COVER.01"	[0,00 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_002.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.K: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[0,03 s].
1.0.AM: A trace with 3 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "REQ_RS_DEC_002.COVER.01" was covered in 3 cycles in 0.00 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_002.COVER.01"	[0,00 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_003.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.K: Starting proof for property "REQ_RS_DEC_003.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,02 s]
1.0.K: Trace Attempt  2	[0,01 s]
1.0.K: Trace Attempt  2	[0,02 s]
1.0.K: Trace Attempt  1	[0,02 s]
1.0.K: Trace Attempt  2	[0,02 s]
1.0.K: Trace Attempt  3	[0,02 s]
1.0.K: Trace Attempt  3	[0,03 s]
1.0.K: Trace Attempt  1	[0,03 s]
1.0.K: Trace Attempt  2	[0,03 s]
1.0.K: Trace Attempt  3	[0,03 s]
1.0.AM: Trace Attempt 16	[0,02 s]
1.0.AM: A trace with 16 cycles was found. [0,03 s]
INFO (IPF047): 1.0.AM: The cover property "REQ_RS_DEC_003.COVER.01" was covered in 16 cycles in 0.03 s.
1.0.AM: Stopped processing property "REQ_RS_DEC_003.COVER.01"	[0,04 s].
1.0.AM: Starting proof for property "REQ_RS_DEC_005.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.K: Stopped processing property "REQ_RS_DEC_003.COVER.01"	[0,03 s].
1.0.K: Starting proof for property "REQ_RS_DEC_005.COVER.01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.K: Trace Attempt  1	[0,00 s]
1.0.K: Trace Attempt  2	[0,00 s]
1.0.K: Trace Attempt  3	[0,00 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.K: Trace Attempt  1	[0,01 s]
1.0.K: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  3	[0,01 s]
1.0.K: Trace Attempt  4	[0,01 s]
1.0.K: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.K: Trace Attempt  5	[0,02 s]
1.0.K: Trace Attempt  1	[0,02 s]
1.0.K: Trace Attempt  2	[0,02 s]
1.0.K: Trace Attempt  3	[0,02 s]
1.0.K: Trace Attempt  4	[0,03 s]
1.0.K: Trace Attempt  5	[0,03 s]
1.0.K: Trace Attempt  1	[0,04 s]
1.0.K: Trace Attempt  2	[0,04 s]
1.0.K: Trace Attempt  3	[0,04 s]
1.0.K: Trace Attempt  4	[0,05 s]
1.0.K: Trace Attempt  5	[0,05 s]
1.0.AM: Trace Attempt  1	[0,07 s]
1.0.AM: Trace Attempt  2	[0,07 s]
1.0.AM: Trace Attempt  3	[0,07 s]
1.0.K: Trace Attempt  1	[0,07 s]
1.0.AM: Trace Attempt  5	[0,07 s]
1.0.K: Trace Attempt  2	[0,07 s]
1.0.K: Trace Attempt  3	[0,07 s]
1.0.K: Trace Attempt  4	[0,07 s]
1.0.K: Trace Attempt  5	[0,08 s]
1.0.K: Trace Attempt  1	[0,17 s]
1.0.K: Trace Attempt  2	[0,18 s]
1.0.K: Trace Attempt  3	[0,18 s]
1.0.K: Trace Attempt  4	[0,18 s]
1.0.K: Trace Attempt  5	[0,18 s]
1: ProofGrid usable level: 6
1.0.AM: Trace Attempt  1	[0,31 s]
1.0.AM: Trace Attempt  2	[0,31 s]
1.0.AM: Trace Attempt  3	[0,31 s]
1.0.K: Trace Attempt  1	[0,60 s]
1.0.K: Trace Attempt  2	[0,60 s]
1.0.K: Trace Attempt  3	[0,60 s]
1.0.K: Trace Attempt  4	[0,61 s]
1.0.K: Trace Attempt  5	[0,61 s]
1.0.AM: Trace Attempt  1	[0,64 s]
1.0.AM: Trace Attempt  2	[0,64 s]
1.0.AM: Trace Attempt  3	[0,66 s]
1.0.AM: Trace Attempt  5	[0,66 s]
1.0.AM: Stopped processing property "REQ_RS_DEC_005.COVER.01"	[0,80 s].
1.0.AM: Morphing to B
1.0.AM: Trace Attempt 23	[0,75 s]
1.0.AM: All properties determined. [0,00 s]
1.0.AM: Exited with Success (@ 0,00 s)
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Starting proof for property "REQ_RS_DEC_006.COVER.01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,01 s]
1.0.B: Trace Attempt  4	[0,01 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.K: Stopped processing property "REQ_RS_DEC_005.COVER.01"	[0,84 s].
1.0.K: Morphing to Hts
1.0.K: Trace Attempt 33	[0,75 s]
1.0.K: All properties determined. [0,00 s]
1.0.K: Exited with Success (@ 0,00 s)
1.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hts: Starting proof for property "REQ_RS_DEC_006.COVER.01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.Hts: Trace Attempt 32	[0,42 s]
1.0.Hts: A trace with 32 cycles was found. [0,42 s]
INFO (IPF047): 1.0.Hts: The cover property "REQ_RS_DEC_006.COVER.01" was covered in 32 cycles in 0.43 s.
1.0.Hts: Stopped processing property "REQ_RS_DEC_006.COVER.01"	[0,43 s].
1.0.Hts: Starting proof for property "REQ_RS_DEC_007.COVER.02"	[0,00 s].
1.0.B: Stopped processing property "REQ_RS_DEC_006.COVER.01"	[0,47 s].
1.0.B: Starting proof for property "REQ_RS_DEC_007.COVER.02"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,00 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Hts: Trace Attempt  1	[0,03 s]
1.0.Hts: Trace Attempt  2	[0,03 s]
1.0.Hts: Trace Attempt  3	[0,03 s]
1.0.Hts: Trace Attempt  4	[0,03 s]
1.0.Hts: Trace Attempt  5	[0,03 s]
1.0.Hts: Trace Attempt 36	[0,10 s]
1.0.Hts: A trace with 36 cycles was found. [0,12 s]
INFO (IPF047): 1.0.Hts: The cover property "REQ_RS_DEC_007.COVER.02" was covered in 36 cycles in 0.12 s.
1.0.Hts: Stopped processing property "REQ_RS_DEC_007.COVER.02"	[0,12 s].
1.0.Hts: Starting proof for property "REQ_RS_DEC_005.COVER.01"	[0,00 s].
1.0.B: Stopped processing property "REQ_RS_DEC_007.COVER.02"	[0,12 s].
1.0.B: Starting proof for property "REQ_RS_DEC_005.COVER.01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,00 s]
1.0.B: Trace Attempt  3	[0,00 s]
1.0.B: Trace Attempt  4	[0,01 s]
1.0.B: Trace Attempt  5	[0,01 s]
1.0.Hts: Trace Attempt  1	[0,04 s]
1.0.Hts: Trace Attempt  2	[0,04 s]
1.0.Hts: Trace Attempt  3	[0,04 s]
1.0.Hts: Trace Attempt  4	[0,04 s]
1.0.Hts: Trace Attempt  5	[0,04 s]
1.0.Hts: Trace Attempt 36	[0,20 s]
1.0.Hts: A trace with 36 cycles was found. [0,29 s]
INFO (IPF047): 1.0.Hts: The cover property "REQ_RS_DEC_005.COVER.01" was covered in 36 cycles in 0.29 s.
1.0.Hts: Stopped processing property "REQ_RS_DEC_005.COVER.01"	[0,29 s].
1.0.Hts: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,01 s]
1.0.Hts: Trace Attempt  2	[0,01 s]
1.0.Hts: Trace Attempt  3	[0,01 s]
1.0.Hts: Trace Attempt  4	[0,01 s]
1.0.Hts: Trace Attempt  5	[0,01 s]
1.0.B: Stopped processing property "REQ_RS_DEC_005.COVER.01"	[0,35 s].
1.0.B: Starting proof for property "REQ_RS_DEC_007.COVER.03"	[0,00 s].
1.0.B: Trace Attempt  1	[0,01 s]
1.0.B: Trace Attempt  2	[0,01 s]
1.0.B: Trace Attempt  3	[0,01 s]
1.0.B: Trace Attempt  4	[0,03 s]
1.0.B: Trace Attempt  5	[0,03 s]
1.0.Hts: Trace Attempt 32	[0,56 s]
1.0.Hts: A trace with 32 cycles was found. [0,57 s]
INFO (IPF047): 1.0.Hts: The cover property "REQ_RS_DEC_007.COVER.03" was covered in 32 cycles in 0.57 s.
1: ProofGrid usable level: 2
1.0.Hts: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[0,58 s].
1.0.Hts: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.Hts: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.B: Stopped processing property "REQ_RS_DEC_007.COVER.03"	[0,54 s].
1.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.B: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.B: Trace Attempt  1	[0,00 s]
1.0.B: Trace Attempt  2	[0,01 s]
1.0.B: Trace Attempt  3	[0,02 s]
1.0.B: Trace Attempt  4	[0,02 s]
1.0.B: Trace Attempt  5	[0,03 s]
1.0.Hts: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[0,35 s].
1.0.Hts: Morphing to D
1.0.Hts: Trace Attempt 35	[0,06 s]
1.0.Hts: All properties determined. [0,00 s]
1.0.Hts: Exited with Success (@ 0,00 s)
1.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.B: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[0,33 s].
1.0.B: Morphing to Tri
1.0.B: Trace Attempt 20	[0,32 s]
1.0.B: All properties determined. [0,00 s]
1.0.B: Exited with Success (@ 0,00 s)
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.D: Trace Attempt  1	[0,03 s]
1.0.D: Trace Attempt  2	[0,04 s]
1.0.D: Trace Attempt  3	[0,07 s]
1.0.Tri: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.D: Trace Attempt  4	[0,09 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri:    0.44" ---- Launching abstraction thread ----
1.0.Tri:    0.45" ---- Launching multi-phase simplification thread ----
1.0.D: Trace Attempt 26	[0,88 s]
1.0.D: Per property time limit expired (1,00 s) [1,02 s]
1.0.D: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,02 s].
1.0.D: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.D: Trace Attempt  1	[0,02 s]
1.0.D: Trace Attempt  2	[0,02 s]
1.0.D: Trace Attempt  3	[0,04 s]
1.0.Tri: Per property time limit expired (0,99 s) [1,07 s]
1.0.Tri: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,07 s].
1.0.Tri: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    0.86" ---- Launching main thread ----
1.0.Tri:    1.13" ---- Launching abstraction thread ----
1.0.Tri:    1.15" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,47 s]
1.0.Tri: Trace Attempt  3	[0,47 s]
1.0.Tri: Trace Attempt  4	[0,47 s]
1.0.Tri: Trace Attempt  5	[0,47 s]
1.0.D: Trace Attempt 23	[0,84 s]
1.0.D: Per property time limit expired (1,00 s) [1,02 s]
1.0.D: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[1,03 s].
1.0.D: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.D: Trace Attempt 23	[0,05 s]
1.0.Tri: Trace Attempt 11	[0,90 s]
1.0.Tri: Per property time limit expired (1,00 s) [1,09 s]
1.0.Tri: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[1,10 s].
1.0.Tri: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:    1.95" ---- Launching main thread ----
1.0.Tri:    2.11" ---- Launching abstraction thread ----
1.0.Tri:    2.14" ---- Launching multi-phase simplification thread ----
1.0.Tri:    5.51" Simplification phase 1 complete
1.0.Tri: Trace Attempt 36	[4,27 s]
1.0.Tri:    6.77" Simplification phase 2 complete
1.0.Tri:    9.92" Simplification phase 3 complete
1.0.Tri:    9.92" ---- Completed simplification thread ----
1.0.Tri:    9.92" ---- Restarting main thread on simplified netlist ----
1.0.Tri:   10.10" ---- Restarting abstraction thread on simplified netlist ----
1.0.D: Trace Attempt 35	[3,86 s]
1.0.D: Per property time limit expired (10,00 s) [10,01 s]
1.0.D: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[10,01 s].
1.0.D: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.D: Trace Attempt 26	[0,01 s]
1.0.Tri: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[9,95 s].
1.0.Tri: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.Tri:   11.91" ---- Launching main thread ----
1.0.Tri:   12.08" ---- Launching abstraction thread ----
1.0.Tri:   12.10" ---- Launching multi-phase simplification thread ----
1.0.Tri: Trace Attempt  2	[0,28 s]
1.0.Tri: Trace Attempt  3	[0,29 s]
1.0.Tri: Trace Attempt  4	[0,29 s]
1.0.Tri: Trace Attempt  5	[0,29 s]
1.0.Tri: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,26 s].
1.0.Tri: Morphing to Hts
1.0.Tri: Trace Attempt 20	[1,26 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,00 s)
1.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hts: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,00 s]
1.0.Hts: Trace Attempt  2	[0,00 s]
1.0.Hts: Trace Attempt  3	[0,00 s]
1.0.Hts: Trace Attempt  4	[0,00 s]
1.0.Hts: Trace Attempt  5	[0,00 s]
1.0.D: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,44 s].
1.0.D: Morphing to I
1.0.D: Trace Attempt 33	[1,13 s]
1.0.D: All properties determined. [0,00 s]
1.0.D: Exited with Success (@ 0,00 s)
1.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.I: Trace Attempt 34	[0,02 s]
1.0.Hts: Trace Attempt 44	[0,83 s]
1.0.Hts: Per property time limit expired (0,99 s) [1,00 s]
1.0.Hts: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[1,00 s].
1.0.Hts: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.I: Trace Attempt 36	[0,79 s]
1.0.I: Per property time limit expired (0,96 s) [0,98 s]
1.0.I: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[0,99 s].
1.0.I: Starting proof for property "REQ_RS_DEC_005.CHECK.01"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,07 s]
1.0.Hts: Trace Attempt  2	[0,07 s]
1.0.Hts: Trace Attempt  3	[0,07 s]
1.0.Hts: Trace Attempt  4	[0,07 s]
1.0.Hts: Trace Attempt  5	[0,08 s]
1.0.I: Trace Attempt 33	[0,10 s]
1.0.Hts: Trace Attempt 37	[0,19 s]
1.0.Hts: Per property time limit expired (1,00 s) [1,00 s]
1.0.Hts: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[1,00 s].
1.0.Hts: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.Hts: Trace Attempt  1	[0,01 s]
1.0.Hts: Trace Attempt  2	[0,01 s]
1.0.Hts: Trace Attempt  3	[0,01 s]
1.0.Hts: Trace Attempt  4	[0,01 s]
1.0.Hts: Trace Attempt  5	[0,01 s]
1.0.I: Stopped processing property "REQ_RS_DEC_005.CHECK.01"	[0,98 s].
1.0.I: Starting proof for property "REQ_RS_DEC_007.CHECK.03"	[0,00 s].
1.0.I: Trace Attempt  1	[3,59 s]
1.0.I: Trace Attempt  2	[3,60 s]
1.0.I: Trace Attempt  3	[3,61 s]
1.0.I: Trace Attempt  4	[3,61 s]
1.0.Hts: Trace Attempt 53	[5,05 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 1: Initiating shutdown of proof [29,04]
1.0.Hts: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[6,34 s].
1.0.Hts: Trace Attempt 54	[6,04 s]
1.0.Hts: Interrupted. [7,89 s]
1.0.I: Stopped processing property "REQ_RS_DEC_007.CHECK.03"	[6,33 s].
1.0.Hts: Exited with Success (@ 29,06 s)
1.0.I: Trace Attempt 32	[6,08 s]
1.0.I: Interrupted. [16,00 s]
1.0.I: Exited with Success (@ 29,10 s)
1: ProofGrid usable level: 0
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     8
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.16       29.02        0.00       99.47 %
      I        0.24       28.91        0.00       99.19 %
    all        0.20       28.96        0.00       99.33 %

    Data read    : 87.89 kiB
    Data written : 9.51 kiB

1: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 14
                 assertions                   : 7
                  - proven                    : 5 (71.4286%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 2 (28.5714%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[protocol] % sch -dr -le 2
WARNING (WCD017): The switch "-level" has been deprecated.
[protocol] % sch -dr -le 1
WARNING (WCD017): The switch "-level" has been deprecated.
[protocol] % sch -dr -le 2
WARNING (WCD017): The switch "-level" has been deprecated.
[protocol] % sch -dr -le 3
WARNING (WCD017): The switch "-level" has been deprecated.
[protocol] % 
[protocol] % 
[protocol] % sch -dr -le 4
WARNING (WCD017): The switch "-level" has been deprecated.
[protocol] % sch -dr -le $
WARNING (WCD017): The switch "-level" has been deprecated.
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
