Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:19:33 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0044        --    0.0484    0.0440    0.0460    0.0006        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0044        --    0.0484    0.0440        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_tap_tdo_reg/CPN      0.0484 f    0.0484 f        --          --
                                   L   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0484 f    0.0484 f        --          --
                                   L   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP
                                                                        0.0466 r    0.0466 r        --          --
                                   L   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP
                                                                        0.0466 r    0.0466 r        --          --
                                   L   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP
                                                                        0.0466 r    0.0466 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_16_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_9_/CP
                                                                        0.0448 r    0.0448 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_10_/CP
                                                                        0.0448 r    0.0448 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_22_/CP
                                                                        0.0449 r    0.0449 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0126    0.0129 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0129 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0031    0.0083    0.0212 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0031    0.0000    0.0212 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0033    0.0083    0.0295 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0033    0.0000    0.0295 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0085    0.0066    0.0361 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0085    0.0003    0.0364 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0156    0.0113    0.0476 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)              0.0157    0.0007    0.0484 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0126    0.0129 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0129 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0031    0.0083    0.0212 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0031    0.0000    0.0212 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0033    0.0083    0.0295 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0033    0.0000    0.0295 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0085    0.0066    0.0361 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0085    0.0003    0.0364 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0156    0.0113    0.0476 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0157    0.0007    0.0484 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP
Latency             : 0.0466
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0130    0.0132 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0133 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0080    0.0213 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0213 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0292 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0052    0.0344 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0347 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0162    0.0108    0.0455 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0164    0.0011    0.0466 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0466


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP
Latency             : 0.0466
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0130    0.0132 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0133 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0080    0.0213 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0213 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0292 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0052    0.0344 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0347 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0162    0.0108    0.0455 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0164    0.0011    0.0466 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0466


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP
Latency             : 0.0466
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0130    0.0132 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0133 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0080    0.0213 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0213 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0292 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0052    0.0344 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0347 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0162    0.0108    0.0455 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0164    0.0011    0.0466 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0466


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_16_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0060    0.0135    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0055    0.0100    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0093    0.0071    0.0112    0.0354 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0071    0.0004    0.0358 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0106    0.0034    0.0036    0.0394 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0002    0.0396 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0027    0.0047    0.0043    0.0439 r
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)     0.0047    0.0001    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0060    0.0135    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0055    0.0100    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0093    0.0071    0.0112    0.0354 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0071    0.0004    0.0358 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0106    0.0034    0.0036    0.0394 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0002    0.0396 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0027    0.0047    0.0043    0.0439 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)     0.0047    0.0001    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_9_/CP
Latency             : 0.0448
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0060    0.0135    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0055    0.0100    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0093    0.0071    0.0112    0.0354 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0071    0.0004    0.0358 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0106    0.0034    0.0036    0.0394 f
  ctstcts_inv_8081061/I (DCCKND14BWP16P90CPDULVT)                    0.0034    0.0004    0.0397 f
  ctstcts_inv_8081061/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0307    0.0064    0.0044    0.0442 r
  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)      0.0068    0.0006    0.0448 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0448


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_10_/CP
Latency             : 0.0448
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0060    0.0135    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0055    0.0100    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0093    0.0071    0.0112    0.0354 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0071    0.0004    0.0358 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0106    0.0034    0.0036    0.0394 f
  ctstcts_inv_8081061/I (DCCKND14BWP16P90CPDULVT)                    0.0034    0.0004    0.0397 f
  ctstcts_inv_8081061/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0307    0.0064    0.0044    0.0442 r
  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)     0.0068    0.0007    0.0448 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0448


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_22_/CP
Latency             : 0.0449
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0516    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0060    0.0135    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0061    0.0002    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0055    0.0100    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0093    0.0071    0.0112    0.0354 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0071    0.0004    0.0358 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0106    0.0034    0.0036    0.0394 f
  ctstcts_inv_8081061/I (DCCKND14BWP16P90CPDULVT)                    0.0034    0.0004    0.0397 f
  ctstcts_inv_8081061/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0307    0.0064    0.0044    0.0442 r
  i_img2_jtag_tap_idcode_reg_reg_22_/CP (DFCNQD1BWP16P90CPDILVT)     0.0068    0.0007    0.0449 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0449


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0077        --    0.0802    0.0725    0.0764    0.0022        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0077        --    0.0802    0.0725        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0801 r    0.0801 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_16_/CP
                                                                        0.0725 r    0.0725 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0725 r    0.0725 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0726 r    0.0726 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0728 f    0.0728 f        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0729 r    0.0729 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0017    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0101    0.0170    0.0570 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0017    0.0587 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0216    0.0076    0.0074    0.0661 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0088    0.0036    0.0698 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0290    0.0093    0.0056    0.0754 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0147    0.0048    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0017    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0101    0.0170    0.0570 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0017    0.0587 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0216    0.0076    0.0074    0.0661 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0088    0.0036    0.0698 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0290    0.0093    0.0056    0.0754 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0146    0.0048    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0017    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0101    0.0170    0.0570 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0017    0.0587 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0216    0.0076    0.0074    0.0661 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0088    0.0036    0.0698 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0290    0.0093    0.0056    0.0754 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0146    0.0048    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0017    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0101    0.0170    0.0570 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0017    0.0587 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0216    0.0076    0.0074    0.0661 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0088    0.0036    0.0698 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0290    0.0093    0.0056    0.0754 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0146    0.0048    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0801
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0017    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0101    0.0170    0.0570 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0103    0.0017    0.0587 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0216    0.0076    0.0074    0.0661 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0088    0.0036    0.0698 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0290    0.0093    0.0056    0.0754 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0147    0.0047    0.0801 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0801


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_16_/CP
Latency             : 0.0725
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0088    0.0015    0.0398 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0114    0.0183    0.0581 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0114    0.0014    0.0595 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0109    0.0056    0.0058    0.0653 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0056    0.0007    0.0659 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0025    0.0069    0.0062    0.0721 r
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)     0.0069    0.0004    0.0725 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0725


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0725
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0099    0.0196    0.0207 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0103    0.0013    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0087    0.0163    0.0383 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0088    0.0015    0.0398 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0114    0.0183    0.0581 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0114    0.0014    0.0595 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0109    0.0056    0.0058    0.0653 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0056    0.0007    0.0659 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0025    0.0069    0.0062    0.0721 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)     0.0069    0.0004    0.0725 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0725


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0726
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0009    0.0009 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0188    0.0198 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0198 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0326 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0327 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0455 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0457 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0106    0.0086    0.0543 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0558 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0243    0.0142    0.0701 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0256    0.0026    0.0726 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0726


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0728
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 f
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 f
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0172    0.0181 f
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0182 f
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0121    0.0303 f
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0305 f
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0052    0.0122    0.0427 f
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0429 f
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0126    0.0096    0.0525 r
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0015    0.0540 r
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0253    0.0159    0.0699 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0267    0.0029    0.0728 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0728


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0729
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0817    0.0000
  tck (in)                                          2      0.0080    0.0300    0.0000    0.0000 r
  ctstcto_buf_1264/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0009    0.0009 r
  ctstcto_buf_1264/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0188    0.0198 r
  ctstcto_buf_1262/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0198 r
  ctstcto_buf_1262/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0326 r
  ctstcto_buf_1216/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0327 r
  ctstcto_buf_1216/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0455 r
  ctstcts_inv_8511104/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0457 r
  ctstcts_inv_8511104/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0106    0.0086    0.0543 f
  ctstcts_inv_8471100/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0558 f
  ctstcts_inv_8471100/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0243    0.0142    0.0701 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0257    0.0028    0.0729 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0729


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0046        --    0.0618    0.0572    0.0599    0.0010        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0046        --    0.0618    0.0572        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0618 r    0.0618 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0618 r    0.0618 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0618 r    0.0618 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0618 r    0.0618 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0618 r    0.0618 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_16_/CP
                                                                        0.0572 r    0.0572 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0573 r    0.0573 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0583 r    0.0583 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0583 r    0.0583 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0583 r    0.0583 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0618
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0071    0.0009    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0082    0.0136    0.0452 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0082    0.0009    0.0462 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0217    0.0063    0.0060    0.0521 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0066    0.0019    0.0540 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0298    0.0081    0.0050    0.0590 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0104    0.0028    0.0618 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0618


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0618
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0071    0.0009    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0082    0.0136    0.0452 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0082    0.0009    0.0462 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0217    0.0063    0.0060    0.0521 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0066    0.0019    0.0540 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0298    0.0081    0.0050    0.0590 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0103    0.0028    0.0618 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0618


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0618
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0071    0.0009    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0082    0.0136    0.0452 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0082    0.0009    0.0462 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0217    0.0063    0.0060    0.0521 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0066    0.0019    0.0540 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0298    0.0081    0.0050    0.0590 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0104    0.0028    0.0618 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0618


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0618
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0071    0.0009    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0082    0.0136    0.0452 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0082    0.0009    0.0462 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0217    0.0063    0.0060    0.0521 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0066    0.0019    0.0540 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0298    0.0081    0.0050    0.0590 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0104    0.0028    0.0618 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0618


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0618
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0071    0.0009    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0082    0.0136    0.0452 r
  ctstcts_inv_7961049/I (DCCKND14BWP16P90CPDULVT)                    0.0082    0.0009    0.0462 r
  ctstcts_inv_7961049/ZN (DCCKND14BWP16P90CPDULVT)
                                                    3      0.0217    0.0063    0.0060    0.0521 f
  ctstcts_inv_7911044/I (DCCKND14BWP16P90CPDULVT)                    0.0066    0.0019    0.0540 f
  ctstcts_inv_7911044/ZN (DCCKND14BWP16P90CPDULVT)
                                                   30      0.0298    0.0081    0.0050    0.0590 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0104    0.0027    0.0618 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0618


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_16_/CP
Latency             : 0.0572
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0008    0.0316 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0092    0.0145    0.0461 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0092    0.0008    0.0469 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0109    0.0046    0.0047    0.0515 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0046    0.0004    0.0519 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0026    0.0057    0.0051    0.0570 r
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)     0.0057    0.0002    0.0572 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0572


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0082    0.0007    0.0178 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0070    0.0130    0.0308 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0070    0.0008    0.0316 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0094    0.0092    0.0145    0.0461 r
  ctstcts_inv_8131066/I (DCCKND14BWP16P90CPDULVT)                    0.0092    0.0008    0.0469 r
  ctstcts_inv_8131066/ZN (DCCKND14BWP16P90CPDULVT)
                                                    2      0.0109    0.0046    0.0047    0.0515 f
  ctstcts_inv_8091062/I (CKND2BWP16P90CPDULVT)                       0.0046    0.0004    0.0519 f
  ctstcts_inv_8091062/ZN (CKND2BWP16P90CPDULVT)     2      0.0026    0.0057    0.0051    0.0570 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)     0.0057    0.0002    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0583
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0082    0.0006    0.0178 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0052    0.0083    0.0123    0.0300 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0083    0.0007    0.0307 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0150    0.0233    0.0269    0.0576 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0234    0.0007    0.0583 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0583


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0583
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0082    0.0006    0.0178 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0052    0.0083    0.0123    0.0300 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0083    0.0007    0.0307 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0150    0.0233    0.0269    0.0576 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPDLVT)
                                                                     0.0234    0.0007    0.0583 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0583


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0583
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0636    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0080    0.0165    0.0171 r
  ctstcto_buf_1263/I (CKBD2BWP16P90CPDULVT)                          0.0082    0.0006    0.0178 r
  ctstcto_buf_1263/Z (CKBD2BWP16P90CPDULVT)         1      0.0052    0.0083    0.0123    0.0300 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0083    0.0007    0.0307 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0150    0.0233    0.0269    0.0576 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)      0.0234    0.0008    0.0583 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0583


1
