// All architectural lanes share one FP16 adder and shifter.
// Sigmoid/tanh preserve the original intermediate binary16 rounding steps.
module activation
    import tpu_pkg::*;
#(parameter int COMPUTE_WIDTH = 14)(
    input logic clk, rst,
    input fp16_type [COMPUTE_WIDTH-1:0] data_in,
    input logic data_in_valid,
    output logic data_in_ready,
    input activation_type activation_function,
    output fp16_type [COMPUTE_WIDTH-1:0] data_out,
    output logic data_out_valid,
    input logic data_out_ready
);
    localparam int LANE_AW = COMPUTE_WIDTH > 1 ? $clog2(COMPUTE_WIDTH) : 1;
    typedef enum logic [2:0] {IDLE, PREPARE, SCALE, BIAS, REFLECT, DOUBLE, FINISH} state_t;
    state_t state;
    activation_type function_cs;
    logic [LANE_AW-1:0] lane_cs;
    fp16_type [COMPUTE_WIDTH-1:0] input_cs, output_cs;
    fp16_type work_cs, bias_cs, current_input;
    logic bypass_cs, negative_cs, saturated_cs, output_valid_cs, lane_done;
    fp16_type shift_value, shift_result, add_a, add_b, add_result;
    logic signed [3:0] shift_amount;

    assign data_in_ready = state == IDLE && (!output_valid_cs || data_out_ready);
    assign data_out = output_cs;
    assign data_out_valid = output_valid_cs;
    assign current_input = input_cs[lane_cs];
    assign lane_done = (state == PREPARE && function_cs != sigmoid && function_cs != tanh)
                    || (state == REFLECT && function_cs == sigmoid) || state == FINISH;
    always_comb begin
        shift_value = work_cs;
        shift_amount = -4'sd1;
        add_a = work_cs;
        add_b = bias_cs;
        if (state == SCALE) begin
            shift_value = {1'b0,work_cs[14:0]};
            if (work_cs[14:0] < 15'h3c00) shift_amount = 4'sd2;
            else if (work_cs[14:0] < 15'h40c0) shift_amount = 4'sd3;
            else shift_amount = 4'sd5;
        end
        if (state == REFLECT) begin
            add_a = FP16_ONE;
            add_b = {~work_cs[15],work_cs[14:0]};
        end
        if (state == FINISH) add_b = FP16_NEG_ONE;
    end
    assign shift_result = fp16_shift_right(shift_value, int'(shift_amount));
    assign add_result = fp16_add(add_a,add_b);
    always_ff @(posedge clk) begin
        if (rst) begin
            state <= IDLE;
            lane_cs <= '0;
            output_valid_cs <= 0;
            output_cs <= '0;
            input_cs <= '0;
            work_cs <= '0;
            bias_cs <= '0;
            function_cs <= no_activation;
            bypass_cs <= 0;
            negative_cs <= 0;
            saturated_cs <= 0;
        end else begin
            if (output_valid_cs && data_out_ready) output_valid_cs <= 0;
            case (state)
                IDLE: if (data_in_valid && data_in_ready) begin
                    input_cs <= data_in;
                    work_cs <= data_in[0];
                    lane_cs <= '0;
                    function_cs <= activation_function;
                    state <= PREPARE;
                end
                PREPARE: begin
                    bypass_cs <= 1;
                    case (function_cs)
                        sigmoid, tanh: begin
                            if (current_input[14:10] == 31 && current_input[9:0] != 0)
                                output_cs[lane_cs] <= FP16_QNAN;
                            else if (current_input[14:0] >= ((function_cs == tanh) ? 15'h4200 : 15'h4500))
                                output_cs[lane_cs] <= current_input[15] ? ((function_cs == tanh) ? FP16_NEG_ONE : FP16_ZERO) : FP16_ONE;
                            else bypass_cs <= 0;
                            if (function_cs == tanh) work_cs <= shift_result;
                            state <= SCALE;
                        end
                        relu: output_cs[lane_cs] <= fp16_relu(current_input);
                        heaviside_step: output_cs[lane_cs] <= fp16_heaviside_step(current_input);
                        default: output_cs[lane_cs] <= current_input;
                    endcase
                end
                SCALE: begin
                    negative_cs <= work_cs[15];
                    saturated_cs <= work_cs[14:0] >= 15'h4500;
                    work_cs <= shift_result;
                    if (work_cs[14:0] < 15'h3c00) bias_cs <= FP16_HALF;
                    else if (work_cs[14:0] < 15'h40c0) bias_cs <= 16'h3900;
                    else bias_cs <= 16'h3ac0;
                    state <= BIAS;
                end
                BIAS: begin
                    work_cs <= saturated_cs ? FP16_ONE : add_result;
                    state <= REFLECT;
                end
                REFLECT: begin
                    if (negative_cs) work_cs <= add_result;
                    if (function_cs == sigmoid && !bypass_cs)
                        output_cs[lane_cs] <= negative_cs ? add_result : work_cs;
                    if (function_cs == tanh) state <= DOUBLE;
                end
                DOUBLE: begin
                    work_cs <= shift_result;
                    state <= FINISH;
                end
                FINISH: if (!bypass_cs) output_cs[lane_cs] <= add_result;
                default: state <= IDLE;
            endcase
            if (lane_done) begin
                if (lane_cs == LANE_AW'(COMPUTE_WIDTH-1)) begin
                    state <= IDLE;
                    output_valid_cs <= 1;
                end else begin
                    lane_cs <= lane_cs + 1'b1;
                    work_cs <= input_cs[lane_cs + 1'b1];
                    state <= PREPARE;
                end
            end
        end
    end
endmodule
