KVM: SVM: Advertise TSA CPUID bits to guests

jira KERNEL-101
cve CVE-2024-36350
cve CVE-2024-36357
Rebuild_History Non-Buildable kernel-5.14.0-611.5.1.el9_7
commit-author Borislav Petkov (AMD) <bp@alien8.de>
commit 31272abd5974b38ba312e9cf2ec2f09f9dd7dcba
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-5.14.0-611.5.1.el9_7/31272abd.failed

Synthesize the TSA CPUID feature bits for guests. Set TSA_{SQ,L1}_NO on
unaffected machines.

	Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
(cherry picked from commit 31272abd5974b38ba312e9cf2ec2f09f9dd7dcba)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/kvm_host.h
#	arch/x86/kvm/cpuid.c
diff --cc arch/x86/include/asm/kvm_host.h
index 35703c93c659,eb559f3564c6..000000000000
--- a/arch/x86/include/asm/kvm_host.h
+++ b/arch/x86/include/asm/kvm_host.h
@@@ -747,6 -752,24 +747,27 @@@ struct kvm_queued_exception 
  	bool has_payload;
  };
  
++<<<<<<< HEAD
++=======
+ /*
+  * Hardware-defined CPUID leafs that are either scattered by the kernel or are
+  * unknown to the kernel, but need to be directly used by KVM.  Note, these
+  * word values conflict with the kernel's "bug" caps, but KVM doesn't use those.
+  */
+ enum kvm_only_cpuid_leafs {
+ 	CPUID_12_EAX	 = NCAPINTS,
+ 	CPUID_7_1_EDX,
+ 	CPUID_8000_0007_EDX,
+ 	CPUID_8000_0022_EAX,
+ 	CPUID_7_2_EDX,
+ 	CPUID_24_0_EBX,
+ 	CPUID_8000_0021_ECX,
+ 	NR_KVM_CPU_CAPS,
+ 
+ 	NKVMCAPINTS = NR_KVM_CPU_CAPS - NCAPINTS,
+ };
+ 
++>>>>>>> 31272abd5974 (KVM: SVM: Advertise TSA CPUID bits to guests)
  struct kvm_vcpu_arch {
  	/*
  	 * rip and regs accesses must go through
diff --cc arch/x86/kvm/cpuid.c
index eb2633755891,f84bc0569c9c..000000000000
--- a/arch/x86/kvm/cpuid.c
+++ b/arch/x86/kvm/cpuid.c
@@@ -814,50 -1126,84 +814,99 @@@ void kvm_set_cpu_caps(void
  	    !boot_cpu_has(X86_FEATURE_AMD_SSBD))
  		kvm_cpu_cap_set(X86_FEATURE_VIRT_SSBD);
  
 -	/* All SVM features required additional vendor module enabling. */
 -	kvm_cpu_cap_init(CPUID_8000_000A_EDX,
 -		VENDOR_F(NPT),
 -		VENDOR_F(VMCBCLEAN),
 -		VENDOR_F(FLUSHBYASID),
 -		VENDOR_F(NRIPS),
 -		VENDOR_F(TSCRATEMSR),
 -		VENDOR_F(V_VMSAVE_VMLOAD),
 -		VENDOR_F(LBRV),
 -		VENDOR_F(PAUSEFILTER),
 -		VENDOR_F(PFTHRESHOLD),
 -		VENDOR_F(VGIF),
 -		VENDOR_F(VNMI),
 -		VENDOR_F(SVME_ADDR_CHK),
 +	/*
 +	 * Hide all SVM features by default, SVM will set the cap bits for
 +	 * features it emulates and/or exposes for L1.
 +	 */
 +	kvm_cpu_cap_mask(CPUID_8000_000A_EDX, 0);
 +
 +	kvm_cpu_cap_mask(CPUID_8000_001F_EAX,
 +		0 /* SME */ | 0 /* SEV */ | 0 /* VM_PAGE_FLUSH */ | 0 /* SEV_ES */ |
 +		F(SME_COHERENT));
 +
 +	kvm_cpu_cap_mask(CPUID_8000_0021_EAX,
 +		F(NO_NESTED_DATA_BP) | F(LFENCE_RDTSC) | 0 /* SmmPgCfgLock */ |
 +		F(NULL_SEL_CLR_BASE) | F(AUTOIBRS) | 0 /* PrefetchCtlMsr */ |
 +		F(WRMSR_XX_BASE_NS) | F(SRSO_USER_KERNEL_NO)
  	);
  
++<<<<<<< HEAD
 +	kvm_cpu_cap_check_and_set(X86_FEATURE_SBPB);
 +	kvm_cpu_cap_check_and_set(X86_FEATURE_IBPB_BRTYPE);
 +	kvm_cpu_cap_check_and_set(X86_FEATURE_SRSO_NO);
 +
 +	kvm_cpu_cap_init_kvm_defined(CPUID_8000_0022_EAX,
 +		F(PERFMON_V2)
++=======
+ 	kvm_cpu_cap_init(CPUID_8000_001F_EAX,
+ 		VENDOR_F(SME),
+ 		VENDOR_F(SEV),
+ 		/* VM_PAGE_FLUSH */
+ 		VENDOR_F(SEV_ES),
+ 		F(SME_COHERENT),
+ 	);
+ 
+ 	kvm_cpu_cap_init(CPUID_8000_0021_EAX,
+ 		F(NO_NESTED_DATA_BP),
+ 		F(WRMSR_XX_BASE_NS),
+ 		/*
+ 		 * Synthesize "LFENCE is serializing" into the AMD-defined entry
+ 		 * in KVM's supported CPUID, i.e. if the feature is reported as
+ 		 * supported by the kernel.  LFENCE_RDTSC was a Linux-defined
+ 		 * synthetic feature long before AMD joined the bandwagon, e.g.
+ 		 * LFENCE is serializing on most CPUs that support SSE2.  On
+ 		 * CPUs that don't support AMD's leaf, ANDing with the raw host
+ 		 * CPUID will drop the flags, and reporting support in AMD's
+ 		 * leaf can make it easier for userspace to detect the feature.
+ 		 */
+ 		SYNTHESIZED_F(LFENCE_RDTSC),
+ 		/* SmmPgCfgLock */
+ 		/* 4: Resv */
+ 		SYNTHESIZED_F(VERW_CLEAR),
+ 		F(NULL_SEL_CLR_BASE),
+ 		/* UpperAddressIgnore */
+ 		F(AUTOIBRS),
+ 		F(PREFETCHI),
+ 		EMULATED_F(NO_SMM_CTL_MSR),
+ 		/* PrefetchCtlMsr */
+ 		/* GpOnUserCpuid */
+ 		/* EPSF */
+ 		SYNTHESIZED_F(SBPB),
+ 		SYNTHESIZED_F(IBPB_BRTYPE),
+ 		SYNTHESIZED_F(SRSO_NO),
+ 		F(SRSO_USER_KERNEL_NO),
+ 	);
+ 
+ 	kvm_cpu_cap_init(CPUID_8000_0021_ECX,
+ 		SYNTHESIZED_F(TSA_SQ_NO),
+ 		SYNTHESIZED_F(TSA_L1_NO),
+ 	);
+ 
+ 	kvm_cpu_cap_init(CPUID_8000_0022_EAX,
+ 		F(PERFMON_V2),
++>>>>>>> 31272abd5974 (KVM: SVM: Advertise TSA CPUID bits to guests)
  	);
  
 +	/*
 +	 * Synthesize "LFENCE is serializing" into the AMD-defined entry in
 +	 * KVM's supported CPUID if the feature is reported as supported by the
 +	 * kernel.  LFENCE_RDTSC was a Linux-defined synthetic feature long
 +	 * before AMD joined the bandwagon, e.g. LFENCE is serializing on most
 +	 * CPUs that support SSE2.  On CPUs that don't support AMD's leaf,
 +	 * kvm_cpu_cap_mask() will unfortunately drop the flag due to ANDing
 +	 * the mask with the raw host CPUID, and reporting support in AMD's
 +	 * leaf can make it easier for userspace to detect the feature.
 +	 */
 +	if (cpu_feature_enabled(X86_FEATURE_LFENCE_RDTSC))
 +		kvm_cpu_cap_set(X86_FEATURE_LFENCE_RDTSC);
  	if (!static_cpu_has_bug(X86_BUG_NULL_SEG))
  		kvm_cpu_cap_set(X86_FEATURE_NULL_SEL_CLR_BASE);
 +	kvm_cpu_cap_set(X86_FEATURE_NO_SMM_CTL_MSR);
  
 -	kvm_cpu_cap_init(CPUID_C000_0001_EDX,
 -		F(XSTORE),
 -		F(XSTORE_EN),
 -		F(XCRYPT),
 -		F(XCRYPT_EN),
 -		F(ACE2),
 -		F(ACE2_EN),
 -		F(PHE),
 -		F(PHE_EN),
 -		F(PMM),
 -		F(PMM_EN),
 +	kvm_cpu_cap_mask(CPUID_C000_0001_EDX,
 +		F(XSTORE) | F(XSTORE_EN) | F(XCRYPT) | F(XCRYPT_EN) |
 +		F(ACE2) | F(ACE2_EN) | F(PHE) | F(PHE_EN) |
 +		F(PMM) | F(PMM_EN)
  	);
  
  	/*
* Unmerged path arch/x86/include/asm/kvm_host.h
* Unmerged path arch/x86/kvm/cpuid.c
diff --git a/arch/x86/kvm/reverse_cpuid.h b/arch/x86/kvm/reverse_cpuid.h
index c6a04a01d86b..605351c9c9c6 100644
--- a/arch/x86/kvm/reverse_cpuid.h
+++ b/arch/x86/kvm/reverse_cpuid.h
@@ -69,6 +69,10 @@ enum kvm_only_cpuid_leafs {
 /* CPUID level 0x80000022 (EAX) */
 #define KVM_X86_FEATURE_PERFMON_V2	KVM_X86_FEATURE(CPUID_8000_0022_EAX, 0)
 
+/* CPUID level 0x80000021 (ECX) */
+#define KVM_X86_FEATURE_TSA_SQ_NO	KVM_X86_FEATURE(CPUID_8000_0021_ECX, 1)
+#define KVM_X86_FEATURE_TSA_L1_NO	KVM_X86_FEATURE(CPUID_8000_0021_ECX, 2)
+
 struct cpuid_reg {
 	u32 function;
 	u32 index;
@@ -99,6 +103,7 @@ static const struct cpuid_reg reverse_cpuid[] = {
 	[CPUID_8000_0022_EAX] = {0x80000022, 0, CPUID_EAX},
 	[CPUID_7_2_EDX]       = {         7, 2, CPUID_EDX},
 	[CPUID_24_0_EBX]      = {      0x24, 0, CPUID_EBX},
+	[CPUID_8000_0021_ECX] = {0x80000021, 0, CPUID_ECX},
 };
 
 /*
@@ -136,6 +141,8 @@ static __always_inline u32 __feature_translate(int x86_feature)
 	KVM_X86_TRANSLATE_FEATURE(PERFMON_V2);
 	KVM_X86_TRANSLATE_FEATURE(RRSBA_CTRL);
 	KVM_X86_TRANSLATE_FEATURE(BHI_CTRL);
+	KVM_X86_TRANSLATE_FEATURE(TSA_SQ_NO);
+	KVM_X86_TRANSLATE_FEATURE(TSA_L1_NO);
 	default:
 		return x86_feature;
 	}
