$date
	Thu Aug 13 19:26:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! tick $end
$var wire 8 " out [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module inst1 $end
$var wire 1 # clk $end
$var wire 8 % out [7:0] $end
$var wire 1 $ reset $end
$var wire 1 ! tick $end
$var wire 8 & r_next [7:0] $end
$var reg 8 ' r_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
0#
bx "
x!
$end
#1
1#
#2
0!
b1 &
b0 "
b0 %
b0 '
0#
1$
#3
1#
#4
0#
0$
#5
b10 &
b1 "
b1 %
b1 '
1#
#6
0#
#7
b11 &
b10 "
b10 %
b10 '
1#
#8
0#
#9
b100 &
b11 "
b11 %
b11 '
1#
#10
0#
#11
1!
b0 &
b100 "
b100 %
b100 '
1#
#12
0#
#13
0!
b1 &
b0 "
b0 %
b0 '
1#
#14
0#
#15
b10 &
b1 "
b1 %
b1 '
1#
#16
0#
#17
b11 &
b10 "
b10 %
b10 '
1#
#18
0#
#19
b100 &
b11 "
b11 %
b11 '
1#
#20
0#
#21
1!
b0 &
b100 "
b100 %
b100 '
1#
#22
0#
#23
0!
b1 &
b0 "
b0 %
b0 '
1#
#24
0#
#25
b10 &
b1 "
b1 %
b1 '
1#
#26
0#
#27
b11 &
b10 "
b10 %
b10 '
1#
#28
0#
#29
b100 &
b11 "
b11 %
b11 '
1#
#30
0#
#31
1!
b0 &
b100 "
b100 %
b100 '
1#
#32
0#
#33
0!
b1 &
b0 "
b0 %
b0 '
1#
#34
0#
