================================================================================ 
Commit: eed50556072d0a0a8a2f85b9b0f251c9380f134c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:20:03 2023 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License files.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 8684d68a1953e5e561b6802acb238a23aafafe30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:07:29 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3473_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 22 21:21:42 2023 +0000
Original commit hash: 453c2a940efc33e8c0be3d381caf12cc83352b2a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e19dbbcd6ebf4a946d809b49ab7840cb65279da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:07:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Nov 22 12:29:21 2023 -0800
Change-Id: I2efdc5e70b5fd176111f856f6cb858b1cad5cbfd
Original commit hash: 0bf02f9db5d0f65ca88a8b5814003a70369e7939

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cebbcb958a9059811b1f3aa88f3f466369fb10d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:07:14 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3473_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 22 11:44:42 2023 -0800
Original commit hash: cfaf1ad1e5598896a8133764b7c84282b09452c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0f3ae9c4ac9d4bce9936daf141713c67105bfa32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:07:07 2023 +0530 
-------------------------------------------------------------------------------- 
[BR] Observed YB on UCM-UCSI ACPI Device

[Issue Description]
Observed UCM-UCSI with Yellow-Bang when enabling UCSI BIOS knob.
In addition, USB-C on Barlow Ridge also supports UCSI.

[Resolution]
USB-C ports mapping modified dynamically depends on
Barlow Ridge enabling.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL Hx, S

Hsd-es-id: 15014357375
Original commit date: Mon Oct 30 10:33:18 2023 +0800
Change-Id: I064cc3bead4c3993e4d337d2f63dd0343792dd18
Original commit hash: 156d4120597436f3902a21bba43252de40ab9ca4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 7ea95ebb143056ded413568b7eb229db3b2fc542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:57 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-S] BIOS to enable SoC PME_EN bit

[Feature Description]
PME_EN is set on S3, S4 and S5 entry to support CSME remote wake

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18033078005
Original commit date: Thu Aug 31 14:57:37 2023 +0200
Change-Id: Ida07f9a162bdcc3bacaceb5a39e12be7ff0e4b7f
Original commit hash: fd5d0addbd1b9a0f39cc85484230e63bef1d7de3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: cd3d41c0e0bef57bcd7f1ea5b6dc4890737a41eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:49 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3472_01

Hsd-es-id: N/A"
Original commit date: Tue Nov 21 20:32:26 2023 -0800
Original commit hash: 9ae1c4815c6f7d42f441394e182dc4dc869c3e73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d9f2a8d014ca9d7577fdb6a6c11ac22ce3aa770e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:41 2023 +0530 
-------------------------------------------------------------------------------- 
Fix csme backup in NVMe Resiliency

[Issue Description]
CSME Backup is not getting success with Recovery enabled Debug BIOS

[Resolution]
Heci1 bus number changed, change it from hardcode to function value.

Package/Module:Features/FirmwareGuard/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 16022505062
Original commit date: Thu Nov 16 22:22:58 2023 +0800
Change-Id: Ie0725c7a6da677f0934d5570ea49bf9d5d9fd5c8
Original commit hash: 3263f314100dbe9206013cc4b59b6a785dcffceb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 31fa4b94ec0c885d9124d9cfeffd926c85c76881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:33 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] [TCSS] : TBT PCIe RP TC/VC mapping is incorrect

[Issue Description]
TVM value in V0CTL doesn't follow BWG

[Resolution]
Set V0CTL.TVM = 0x7F only for MTL-P
For ARL-S, MTL-S leave V0CTL.TVM = 0

Package/Module: TCSS

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022074346
Original commit date: Tue Nov 7 14:42:29 2023 +0100
Change-Id: Ieed4f9dddb30f0a3395ac793784d55a5db9abe35
Original commit hash: 0872de5e494cf97173a2b01f10604d78ad5bee44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 27118a3ceeda86864d0547da0a7913c589d6838a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:24 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H T4] NVME Disk and PCIE port is not entering to D3Hot/Cold

[Issue Description]
PCIE port is not entering to D3hot/Cold state when system put to sleep

[Resolution]
Corrected RTD3 ACPI table signature.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit

[Impacted Platform]
H

Hsd-es-id: 22019122386
Original commit date: Tue Nov 21 01:25:16 2023 +0530
Change-Id: I8541876ac130220cf07fd1bf61a72e5a1e95a09c
Original commit hash: f762ec348037e74450560906d474d2e9ce521fab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc

================================================================================ 
Commit: 2695b65ead0a8347393e88ea317554ec6979e748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:16 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/PcieRp: Check for invalid parameters in PciIoLib

[Issue Description]
API functions in PciIoLib do not check for invalid input.

[Resolution]
Check for invalid input parameters in API functions of PciIoLib

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16021702364
Original commit date: Thu Nov 16 15:19:34 2023 +0530
Change-Id: Ia56e3cf33e2b899585df92201cf60984dc5fdba4
Original commit hash: 292d513f9257ef49e8a9798d282de4dfd26d5d16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoHiddenDevice.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c

================================================================================ 
Commit: 7c12c21e4dcfec8592e1e16910d24fa34165d3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:06:07 2023 +0530 
-------------------------------------------------------------------------------- 
External display hot-plug detection on iGfx (Hybrid config) while D3

[Feature Description]
BIOS enabled VpdPcdTcNotifyIgdSupport to support iGPU wake from D3
on dGPU based systems.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15014719471
Original commit date: Mon Nov 20 18:15:45 2023 +0800
Change-Id: I0f38e666d6de1a2a01ddc669c66330e20fd94809
Original commit hash: 6cdef8655c5368a4462783de976c58054d66dca1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: f3d8ac1cdfedb5b9758a71cb7f8db95791a7bbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:05:56 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3472_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 21 04:33:47 2023 +0000
Change-Id: If098a27456645613b5a6c8e38f8d17446209b42e
Original commit hash: f960db9485e5d4bf80f317b99e0f38992d866927

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e300a876c87f6b1a3463063843d515661ce78ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:05:43 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] MTL/ARL-H LPDDR5 CAMM ERB

[Feature Description]
Added CAMM RVP board ID to 0x3F,
CRD_PRIVACY_LED (GPP_F20) default state changed to LOW.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 16022558747
Original commit date: Mon Nov 20 12:02:19 2023 +0530
Change-Id: Ieb6ebd1dca1aa7bed7f1528ba9a776ae21595c88
Original commit hash: 13b835f33bf5e809f776c7d81b47ad45c5748ef2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 8922890f7c8e5c2c76b0319b12ee51d5ceecd0cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:05:29 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_80

Hsd-es-id: N/A"
Original commit date: Tue Nov 21 06:07:09 2023 +0000
Original commit hash: 98dbd21c21ea054dffa28fbdeece255f9c9ee141

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 24246c1c49ddd605dfec874475a3db016845e441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:05:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Mon Nov 20 20:42:29 2023 -0800
Change-Id: Ic876500cacd8e49147053e661fa3f74f23544dfd
Original commit hash: 2d6c0abaa75b2cf09d45126b9287724d499818e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c3064bf55fd63ed39f9ad5c5f761cc80fa8694b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:57 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3471_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 20 09:58:42 2023 +0000
Original commit hash: d0033ce8b59d8e154b81ade24ba2ae08eeeaec58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 90aa170df06de3c5d961d4dd47d1cb539f5fd3da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:46 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][CNVd][WiFi/Bt] GaP PRR - BIOS support.

[Feature Description]
BIOS shall use PCIE_CAP_INITIATE_FLR is bit15 instead of bit28
of Device Control & Status register.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15014545960
Original commit date: Thu Nov 9 16:08:13 2023 +0800
Change-Id: Ieb45283c8289882700e251eb000c18a19cf59351
Original commit hash: 31fe9496259da1dc75e37d8eba2c0bb8285eff02

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a926767a96f94f133fbcdc10e784a75195d99813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:37 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3470_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 19 20:31:16 2023 -0800
Original commit hash: e9b772d854a07d2fc83480d5bc56d79b4b1541b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a4dfd6311ea0151c9f3d3e4ca9f0efe1c2c642e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:29 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3466_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 18 20:31:10 2023 -0800
Original commit hash: 4980ed953a2c00e32e8fdb95a29548d0fce453ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 716e41647e378b816f90c9a068fdee9010d62b71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:21 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3465_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 17 20:31:07 2023 -0800
Original commit hash: d23484400018fb4dca7c495876e42d54f9f1c2ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fc51d39be8b9a8db8c1af8d1802c2e92c6328457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 17 10:06:21 2023 -0800
Original commit hash: 6ac4cd99a5ce6b3a7071e0227ca1dc802ed169e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 457ff7ef1c78a03882ef7b27e49c07a72163989d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:04:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | LP5 DDR5] Set WAKE_ON_WR_RETRAINING to 0

[Feature Description]
A memory corruption issue was causing display underrun in GFX.
A similar issue was noted in MTL-S. The fix
for now is to include MTL-M/P into the current MTL-S fix.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H

Hsd-es-id: 22019100409
Original commit date: Tue Nov 14 11:51:23 2023 -0800
Change-Id: I09cd6fd00d1b61e8f31c6caf54b773a5a083db81
Original commit hash: 9e2df21a18f83666e5b15f94d88707a11a1e9eb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: 9d03fe278ca270776c019e3bcffcf68eaf0ba48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:03:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 15 11:15:56 2023 +0800
Change-Id: I2a0f805a8f999d9e76336fa9d6ca1b297097c437
Original commit hash: 4d9c5fb5f3b410af0d3e75d2e7db8896dca8dcf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b97a77fa40e78844fd414d479392aad8374b749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:03:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 15 11:15:47 2023 +0800
Change-Id: Ic13cf5ce875f383f89b1ccecc9b84df99018d253
Original commit hash: edd926c37b700f670d49c8c45ac8dfa2a761df42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 354c2ae08772f4b8fb07586b3311c4076f450505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:03:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Add IsSodimm knob for CSODIMM

[Feature Description]
Add IsSodimm = TRUE for CSODIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 15014673241
Original commit date: Mon Nov 13 15:23:55 2023 +0800
Change-Id: I44b4e3dbc28861f99b4c95f594d9d717a2f8f125
Original commit hash: 63505ee22a04b1b0beb271f4108ab8f7e1c3462e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b490eaec940b840a9211ee606a9c13e7b892ad3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:03:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:39:27 2023 +0800
Change-Id: I22ad830c9ed1b75adf2239ebeb871393e50c6866
Original commit hash: f03ec28c0c9aeb61789bb1f09ac3deb1cfdfa296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df389bd510b74558c433a1147ffa4ea53d676cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:03:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2dpc enhanced platform configuration inputs for MRC

[Feature Description]
if BoardStackUp is set to Freq Limited, set Max Speed according to:
- Memory topology (Daisy Chain/Tee)
- Memory slots per channel (1SPC/2SPC)
- Ranks per dimm
- LGA or BGA
- For others, set to 3200
Add BoardTopology to pass in memory topology to MRC
Move memory slots/ranks detection into new function - MrcGetDimmConfig

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcDccRiseFall

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014602988
Original commit date: Wed Nov 1 16:07:05 2023 +0800
Change-Id: Ic787f3092d2e3028042cedb23d577407ba3819db
Original commit hash: bb0e9d833f2057b58a38d7a2ce3d392e4c5d90a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 919c091e62d484ac0773f9f1ef21a8fb24d748b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:02:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:39:11 2023 +0800
Change-Id: I0453a1a5f4225bda2bc1900a6b575c0b09de5373
Original commit hash: 146478f2a1f756b85aab166a8dddfc0d0510e2b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1729dd382ed6133ee0989f62bca628b0c641b552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:02:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Allow large legal values based on new JEDEC

[Feature Description]
Based on JESD79-5C-v1.30, tRTP max value is 33,
tWR max value is 132, tCCD_L max value is 22,
tCCD_L_WR max value is 88.
tCL is 90.

Such timing parameters usually configure 2 sides.
The one is MC and phy. The other is DIMM side by MR
registers.

It was trying to solve issues that
old DDR5 modules don't support the new JEDEC spec.
However, it also causes new module not well-supported.

Change to use another way
to support both old and new DDR5 modules.

Change OCSafeMode to a bitmap. Bit 0 means OC_SAFE_tCL.
Bit 1 means OC_SAFE_OLD_TIMING_SPEC. Limit tWR, tRTP,
tCCD_L, tCCD_L_WR, tCL to freq 6400 only when
OC_SAFE_OLD_TIMING_SPEC is set.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S.

Hsd-es-id: 15014517926
Original commit date: Mon Oct 16 15:34:44 2023 +0800
Change-Id: I46945ac7f85105e1e4d88d225f2221e3cb52a89c
Original commit hash: 0cec151c46d95cbdaec879fc48735dfa41657f35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b76724c9e432663e51f81749632e2afdac8919b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:02:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:38:46 2023 +0800
Change-Id: I576af2a01778b1f8952113f5b2b4b528dd00d218
Original commit hash: 48ca5732a48e6984f9480b80b5c54d2f86e751fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fb8c02e962a4bf647dad1bc7d3607b3b4b61332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:02:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Use new max values for tRTP tWR

[Feature Description]
Based on JESD79-5C-v1.30, tRTP max value is 33,
and tWR max value is 132.

Change codes to match with the latest spec.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 15014485278
Original commit date: Mon Oct 16 15:20:58 2023 +0800
Change-Id: If40ac08b64460956402da9d509476b7d74311b02
Original commit hash: c01afd69108ccb4f48c2e8f776650de971ba3d5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c

================================================================================ 
Commit: 146b50376d8900e0c4a67033fc9050b6e6fad06e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:38:25 2023 +0800
Change-Id: Icfec6e6a6e8f794e82e1260aedbcd492adabc947
Original commit hash: b504783e597d3075d991798ecbf2eb02024ff0bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc2958364e4e3ed147247caa73a477cbb96fa117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update Left/Right Edges RefPI and RefPI4xover

[Feature Description]
MRC must implement new formulas for RefPi and RefPi4Xover
Left/Right Offsets at Vmin/Vmax respectively as follows,

RefPi:
LeftEdge@Vmin:(G4 ? 8 + 3.2*DataRateInGTs : 16)
LeftEdge@Vmax:(G4 ? 5 + 1.9*DataRateInGTs : 11)
RightEdge@Vmin:(G4 ? 200 : 120)
RightEdge@Vmax:(G4 ? 190 : 115)

RefPi4XOver:
LeftEdge@Vmin:(G4 ? 11 + 0.5*DataRateInGTs : 10)
LeftEdge@Vmax:(G4 ? 8 - 2*DataRateInGTs : 0)
RightEdge@Vmin:(66 + 2.4*DataRateInGTs)
RightEdge@Vmax:(G4 ? 62 - 0.6*DataRateInGTs : 62)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019081589
Original commit date: Wed Nov 8 18:37:30 2023 -0800
Change-Id: I81a8b2244f72c712a87731645ffc0f23758e4995
Original commit hash: c77e13e32bfe865e6b65d2280034b20cdcb5b5e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e587701550100d5f126398624814d353688ecf8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:37:28 2023 +0800
Change-Id: I20696fc97ee0cae20463031e21d2fa985bb0b815
Original commit hash: df658e8edf31eec4d2076c52b9c7554e737e2945

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 028df44bff90b976e4f45d32217b7a492bd0e70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV parts failed on memory data...

[Feature Description]
MRC must change PMBiasAdj from 0 to 1 in PHY VccClkControl,
VccIogControl, VccDdqControl as WA for resolving PPV failures at cool
temperature (10C)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019080984
Original commit date: Wed Nov 8 13:55:42 2023 -0800
Change-Id: Ia3a27bbc075eda95306514e75827d1d13ccfcd4b
Original commit hash: fdfa537d9235a5b90c173072ddd389f8afa5b94c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 83b5e68b61a5d3e5249c1f242265f36fc7062bd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:37:14 2023 +0800
Change-Id: Id82832bcb49745100471ab7b2b2810eab6dd106d
Original commit hash: 247c92658ed7b1a1c7ec1194c493f45a42fa1296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2fa227ce70865b5a179f737b48eb1de8670fbde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:01:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Limit Frequency for 1anm Dimms

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019052691, 22019057564
Original commit date: Wed Nov 1 13:51:42 2023 -0700
Change-Id: I1b4927b0eba45bd6e12f917c388232f9b1a1e392
Original commit hash: aaf645c5b1ff12414ea4974774d06dde9203e2d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3f5416cec1d6efb17aae04d9271ffa263ae95882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:00:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:36:58 2023 +0800
Change-Id: I0a8ba2d0020168c34054e90c93f3a905a0c8a66e
Original commit hash: a95969b188428cbac8e6af61aa67a3760ae13daf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 176de77ce12d7701b2212d3bb9d8c1b0eedb1ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:00:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPI training enhancement

[Feature Description]
1) MRC must implement look up table of temperature coefficients based on
Silicon data from 4 data rates on per partition group basis.

2) Temperature coefficients for intermediate data rates should be
interpolated based on Qclk frequency of adjacent look up table points
i.e.
for x1<Qclk<x2, temp Co y= y1 + (x-x1)*(y2-y1)/(x2-x1) at Qclk=x

3) For Qclk <800MHz, use temperature coefficients of 800MHz
For Qclk >2800MHz, use temperature coefficients of 2800MHz

4) MRC must run RefPI/RefPI4xover FSMs 10 times at Vmin and Vmax
and use average of these results for RefPI/RefPI4xover values
and offset calculation, additions for average calculation need to be
done as reference to the 1st data point (not absolute value)
to take care of wrap around issue.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019065973
Original commit date: Tue Oct 24 01:35:00 2023 -0700
Change-Id: I2dbf80cc9a467f0f7143d2085f945053f5c3eedc
Original commit hash: ab1838a895b2c6fe7e666dfe1ac0528731a4d1bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 6f6a4fa7e957ef3bbf4958cd4f438845db8b4ff8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:00:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:36:12 2023 +0800
Change-Id: I32725a0c4aa05ff5dcfbf4c150828d42ffd874d6
Original commit hash: c0f0bb7bcf78b3999ab15400df4520e95609a507

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67ff0b4b3a24d6a086b791ab87c927dedabdc7a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 13:00:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC 1.1.10.0 dropped OSPID/ISPID=2...

[Issue Description]
MRC 1.1.10.0 Release dropped OSPID/ISPID=2 pointer separation

[Resolution]
Reinstate the OSPID=2 and ISPID=2 for all cases to increase
the MC/DDR SPID FIFO pointer separation by 1 additional QCLK.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019069607
Original commit date: Mon Nov 6 12:06:23 2023 -0800
Change-Id: I92b81a2b38b248dc7810d52680f51ce0e8d25d81
Original commit hash: 6601ecab2919520e5bd023af08e67b0d6295a1de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: a68519ce337f17d1441af9888fcca1284e4104d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:59:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 17:35:01 2023 +0800
Change-Id: I0f1f6881b0db92103037037f867566344fea2ee3
Original commit hash: 75f823d9dbdadd062a0dfb6ed07f3ace7556d9b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65e71df032045a7fb15f632b804f885969eb5a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:59:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3464_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 16 20:33:26 2023 -0800
Original commit hash: 45bf078822d269ad204b9fd7ebb1ef128aa77849

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 59219c99d7b614879a4611aab5182d12d14d6a1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:59:26 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Add ARL-SoC-M GPIO HID handling

[Feature Description]
This commit adds ARL-SoC-M GPIO HID handling to the ASL code.

Package/Module: ClientOneSiliconPkg/Dsdt

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034911859
Original commit date: Mon Nov 13 08:32:50 2023 +0100
Change-Id: I37a9862468abf415a99148fea9eb09f5556b0058
Original commit hash: ab603ada951a4eb673cde7150206342867df4f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: ffc6887360b4a0189f212398d39606bf9795648f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:59:17 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3464_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 16 04:31:35 2023 +0000
Change-Id: I7b5e33c17efcbb4d3b3c088e9ec60c3d5b11e396
Original commit hash: 396a79cb60cb677bae6868b144fe5cd3e9a2337d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f222cf188a258856ec40546a342125625bf269ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:59:09 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3463_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 14:01:36 2023 -0800
Original commit hash: 3b2da6c79920c9dc442e7f5f641603b808ada3c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20c768505c44fcdf56a41b157b6894b89d536096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Nov 15 11:19:24 2023 -0800
Change-Id: I1c2806367f6fa8d231d25a2b1c21b904a49f676b
Original commit hash: 749e6c3fbab72050ecf7a666afefd061ed028843

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b0257f61aa73d0fc14d024adbde56cf1f8339a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:48 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3463_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 10:47:15 2023 -0800
Original commit hash: 20251ec8a17c9a2572d8cf69bbf4e06ac507920c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d7395ee3a0fbef797fb722ca13fe24ea4bf928de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:39 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Fix csme backup in NVMe Resiliency

[Issue Description]
CSME Backup is not getting success with Recovery enabled Debug BIOS

[Resolution]
Heci1 bus number changed, change it from hardcode to function value.

Package/Module:Features/FirmwareGuard/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 16022505062
Original commit date: Tue Nov 14 15:00:36 2023 +0800
Change-Id: I4256d9a72634946dc2ed9c0d36d5fef247667eb7
Original commit hash: 50ad7909255858a97dc34e300fc797955bef719f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 3ee347ba4223fa3b08c72ec286917470280dcd91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:31 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up

[Issue Description]
Code clean up

[Resolution]
Code clean up

Package/Module: MeteorLakeBoards

[Impacted Platform]
S, Hx

Hsd-es-id: 16021223305
Original commit date: Mon Nov 13 10:03:10 2023 -0800
Change-Id: Ie1d68582789a6d758bad03909c6fb5727f3746ff
Original commit hash: a208ea750d29b6d870dc0d4d181c5fd4c7164b62

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ea10eb3d3d5a45e9bedf5255d5e2d2b35e280661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][Regression]Method Test Failure is observed with FWTS

[Issue Description]
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM0._PS0'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM1._PS0'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM0._PS3'.
Detected error 'Not found' when evaluating '\_SB_.PC00.TDM1._PS3'.

[Resolution]
Reverted name obj value to zero by default.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16022507918
Original commit date: Wed Nov 15 13:02:49 2023 +0800
Change-Id: I79ac50f74913ac79e615a86b19ea0fec49fdcd25
Original commit hash: 8b58ce7afac4a88b1911365bd5b31e28aa5dffab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 62118fbf31a6a98d70fed0213b6730c995647ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:12 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCH DMI PG Enable as default

[Feature Description]

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14020857727
Original commit date: Mon Nov 13 11:13:27 2023 -0800
Change-Id: I0ec769268c139ca2d480004e6c256bf4a4141cbb
Original commit hash: 644c66d4c3037f34bb87796eece685fdd62207b6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4fa1e25bf95417999e12e5358d58fb31ce77ad48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:58:04 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SoC shows as Undefined

[Issue Description]
SoC shows as Undefined in Debug logs

[Resolution]
Add SoC description string.

Package/Module: MtlSocInfoLib

[Impacted Platform]
S

Hsd-es-id: 16022492085
Original commit date: Tue Nov 14 17:58:18 2023 -0800
Change-Id: I28302dbf516ea58a2945ba8f1249161c924daaa1
Original commit hash: 53e237deca91276dc82bb6350d2ef974a91d4d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: 2bf0ba6026fb31203063515f34c33ea7a4df91bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:55 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Disable CEPs and FVM for ARL

[Feature Description]
Disable CEPs and FVM for ARL

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
ARL

Hsd-es-id: 15014469041
Original commit date: Fri Oct 13 13:38:20 2023 +0800
Change-Id: I6fe63774d046df966fecf261a53d2709d7887df4
Original commit hash: dc0bb98ca7fb5f45310f68b0be68cf72800d589f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 301096f30b13ad6d38851553bc9b11bd9481e5ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:45 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for VR spec update in WW39_3'23

[Feature Description]
BIOS code update for VR spec update in WW39_3'23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15014680947
Original commit date: Tue Nov 14 17:52:02 2023 +0800
Change-Id: If4649c321f5118bdf3618a348cc70857a7e09a50
Original commit hash: 16dfe42119d295e660b6a3801b16d2ae415e3f47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4173881ed7b7ec9a581e296602abed079bb25d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:36 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update comments for ARL SKUs

[Feature Description]
Update comments for ARL SKUs

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15014444797
Original commit date: Thu Oct 12 14:44:53 2023 +0800
Change-Id: Ie7f34ee4e678e2b43d0b79730981c3ca8ac335fc
Original commit hash: 51fde636040d8be4f37ef48d61bc4983c57d4c07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5c1d67d34770fea7abf3473d007311f3f18c7418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:28 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3462_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 14 20:31:18 2023 -0800
Original commit hash: b53af85e491ae58e5ab4924d9b5bfceb2eb5e6bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ca3a9f41389cc68814255a2dae5dd845625a84b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:19 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3461_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 20:31:18 2023 -0800
Original commit hash: e21adb685ed7682d24b69fa175b6571143db924e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2805f6bdbb99879530fcc7050996dcbd09195923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:57:09 2023 +0530 
-------------------------------------------------------------------------------- 
Not to install CNV FV in the first boot if EfiNetwork is disabled

[Issue Description]
After First flash IFWI PXEv6 & PXEv4 enumerating in Boot manager
menu when knobs disabled in BIOS page by default

[Resolution]
Not to install CNV FV in the first boot if EfiNetwork is disabled.
Unload discrete UNDI driver if not needed.

Package/Module: MeteorLakePlatSamplePkg/BdsPlatform

[Impacted Platform]
MTL all

Hsd-es-id: 16021128424
Original commit date: Wed Oct 25 16:32:14 2023 +0800
Change-Id: I8ca6747cd61733a45a8b51c477c55dafda4acbb0
Original commit hash: 67436ecaeb03c25a6335919cc91284cf824e5e8d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 1bbaf9feb159a84e41a8c52d1fb4b9b68fb29329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:59 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS] UCSI 1.2 - 2.0 switch to support both Win10 and Win11

[Feature Description]
For the UCM driver to not Yellow Bang during the boot on Win 10,
one of the platform ingredient/s shall limit the sizes of the two
commands to remove the new fields to imitate UCSI 1.2, and on Win11
the same ingredient/s shall not restrict those commands to work per
UCSI 2.0 specification. On Win11 it was requested to
implement the _DSM function 5 to differentiate if platform does support
UCSI 2.0 truly. However, OS does not call _DSM when resume from
hibernate shutdown. In that case, user may remove power after
hibernate shutdown, then it is G3 for next boot. EC can not save data
in G3 case. To achieve that the platform ingredients have to be
enlighten on the operating systems running by user selection,
UCSI 1.2 for Win 10 or UCSI 2.0 for Win11; which meant a BIOS boot time
switch to share the platform preference to EC.

Package/Module:MeteorLakePlatSamplePkg, EcFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 14020675649
Original commit date: Tue Oct 24 14:59:20 2023 -0700
Change-Id: I3005d8351824c61e345ac18c3588630779446e04
Original commit hash: 31ff46783149e3dc36b54530ece800cb58297f4a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 3b65dfee859adbba8ef0f067fcae99d2bcf1d4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:49 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Report USB3 OC mapping by lane

[Feature Description]
Report USB3 OC mapping by lane on ARLHx RVP1 CRB

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARLHx RVP1

Hsd-es-id: 15014645228
Original commit date: Wed Sep 20 14:59:21 2023 +0800
Change-Id: Ib6daa64c2b481b089924cac6de6a5070d0f31212
Original commit hash: 57d418e1eec837a962b0e30664edb45786fc6425

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc

================================================================================ 
Commit: 51dc84e1c7269e55b4b52dd16a16a6badad58b80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:41 2023 +0530 
-------------------------------------------------------------------------------- 
[DTBT][ARL] Add _RMV for the XHCI and NHI of Barlow Ridge

[Feature Description]
The XHCI and TBT controllers are unremovable of BR.
Add _RMV for XHCI and NHI to avoid showing removable
capability.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15014665795
Original commit date: Fri Nov 10 15:37:16 2023 +0800
Change-Id: Ib435d86f1f8fc7158f91342e586a1967560c40f5
Original commit hash: 21ad50dbe7605fd5db3404bd75b0391bb06b807c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: d70a84e136b3a1e5054d748678251fdab16c4e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:32 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3460_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 12 20:31:38 2023 -0800
Original commit hash: 0b53bc1853a1d333f52ae4b8ba2cbb237367511b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7cf6d626e22ac62aca4c676eca58d736ea02f640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:22 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3456_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 11 20:31:07 2023 -0800
Original commit hash: e5b6d96da960b387d9862adb47e8a47f31fb9883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c80261cff25e32eef70eb01c126472a459be6efe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:12 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3455_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 10 20:31:08 2023 -0800
Original commit hash: afba3b621086a0e9ef259fe774dc4e69451b88d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a64dff6c7c36b1e48b24fffec5218200b291fd85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:56:01 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3454_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 9 20:31:38 2023 -0800
Original commit hash: fbfa97a85346b1377e92e6f43cbcdf5f803dccad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 49c3a7b07cd70f55dd02908d95d880c76e273ff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:55:51 2023 +0530 
-------------------------------------------------------------------------------- 
MTL DTBT SPD address change

[Feature Description]
Adding 1DPC 4 channel SPD address as 0xA8.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 16022363524
Original commit date: Fri Nov 3 15:29:58 2023 +0530
Change-Id: I3d5764758c369f40d4061261c22ed353c4a3db02
Original commit hash: 65d231520ef788eef808ae91db01d0a6321e4959

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc

================================================================================ 
Commit: 079c6354840f4f4606f841cef7882b64d9bef14f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:55:42 2023 +0530 
-------------------------------------------------------------------------------- 
Fix wrong logic of TDM check

[Issue Description]
LP5_T3 RVP has TDM0 disabled. It can't give indication
to IOM that all the display is OFF. It make TDM1 always
in D0 during SLP_S0.

[Resolution]
Correct the logic. If TDM0 is disabled, then check the
TDM1 status and set DPOF.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22019073331
Original commit date: Thu Nov 9 14:41:41 2023 +0800
Change-Id: Ia4585dd60eacb6240327118217b8d29751dfef22
Original commit hash: 4eed7a30a6241372cdf82b2223185f41b8c78a8f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 967e984cb4f06d01f8d79ddcfe75c1623cd986ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:55:25 2023 +0530 
-------------------------------------------------------------------------------- 
IO space rebalancing on MTL-S

[Feature Description]
This commit adds IO space rebalancing capability to
existing PEI resource balancing flow.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 18030896513
Original commit date: Wed Aug 2 15:28:24 2023 +0200
Change-Id: I9d60cde9be1da11a1edc4da9c9abbab1172ee46c
Original commit hash: 11eef24cbdb217d6f4c55288a3a38d2fa382b5dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: dacdb59a51decd6df170f6f72fc3dad5920cc389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:55:14 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3453_01

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 20:31:16 2023 -0800
Change-Id: I1aae4b517f44be478e5b2b367732acd8c9457409
Original commit hash: f20f965ca27179e8a62fce631e5bfc01d2e8f72e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 94a8093ce3e4223a0a26be3058ad3be68a4c2e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:55:05 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3453_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 10:13:21 2023 -0800
Original commit hash: 7c1d961650bcc5d5c1db37bbeebfb576fdd21ff5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b4e9d85275e616633ccad1db6719a3f30432248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:54:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Nov 8 09:17:26 2023 -0800
Change-Id: Ia135bb183225ee61b1d7b84bb331bd0e907a7050
Original commit hash: 408bf6737618f9956b3c1d439e7b868cb63bc213

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f61d13165d1e069b766cf744104023347cf7c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:54:41 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3453_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 08:31:48 2023 -0800
Original commit hash: b275c492b81ca0203f9ec3be0993d91377a28002

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 81e0685c460403a448c97e3701f6b9bf23815931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:54:32 2023 +0530 
-------------------------------------------------------------------------------- 
Refactor CreateBootguardEventLogEntriesCallback error handlers

[Issue Description]
Some error paths are hitting assertions when the TPM device
stops responding.

[Resolution]
Refactored code to have exit paths for each of the expected
error paths.

TPM errors should be treated as soft errors, allowing the
platform to continue booting.

Package/Module:
PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022379528
Original commit date: Tue Nov 7 17:26:07 2023 +0800
Change-Id: Ida0ec65fefb7578f8735f5d063b5490315a56765
Original commit hash: 4be39622cfe94a45c35de49b3292d2cf8ac8a581

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 77e8641dbb15a76b91ce08ae9759a77a2d5f07ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:54:21 2023 +0530 
-------------------------------------------------------------------------------- 
Refactor CreatePolicyDataMeasurementEvent error handler

[Issue Description]
It hits assert when measure to TPM PCR[0] with event EV_POST_CODE.

[Resolution]
Refactored code to have exit path.

Package/Module: PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022379528
Original commit date: Tue Nov 7 14:45:14 2023 +0800
Change-Id: Ic4084cd36b5a32573df6bbef2e1e757242360fe9
Original commit hash: 30e320e8ff590bbe160d0d34eca9419f9c0d2c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 830303a9ae59acda23214ffefbd2fe483d66bab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:54:12 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H][PO]PseudoG3 option is missing in Bios options

[Issue Description]
PseudoG3 option is missing in Bios options

[Resolution]
Add BoardIdArlHDdr5SODimmRvp to InternalUpdateRvpBoardConfig
switch statement.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 22019075545
Original commit date: Tue Nov 7 14:57:51 2023 -0800
Change-Id: I053e39c12be905f431582a9025bb8f36a3f50278
Original commit hash: 4187b9b6b7f9e289fb24a37812984e4e7795491c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: c6477f29191bc86e8603a29d13f50e35e7de664d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:55 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Display GPIOs to choose between GPP_SA/GPP_SD Group

[Feature Description]
Provide option to Bootloader to choose the Display GPIOs
between GPP_SA/GPP_SD Group

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022425835
Original commit date: Thu Oct 19 13:54:59 2023 +0530
Change-Id: Ia21cff42117a05f1837d6954feba85aba467ee69
Original commit hash: 66d186d36f2540bf437ce4e99038e4a18b7c1b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 8c55b263e690a5a2af556239e0e6f0fd119ff2fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:45 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3452_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 7 20:31:47 2023 -0800
Original commit hash: 97b5205def0f14591d9ea761fbe9960f26b47ebe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 75fe8d67a4d99d79544b9cce5926d356306515b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:37 2023 +0530 
-------------------------------------------------------------------------------- 
[BR] PCIe RP YB observed when dTBT controller is enabled.

[Issue Description]
PCIe RP YB observed when BIOS knob settings are done
for dTBT controller to enumerate.

[Resolution]
PcdDTbtControllerNumber does not be updated when it's referred.
Reverted the change to instead of macro.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL/ARL ALL

Hsd-es-id: 16022467286
Original commit date: Tue Nov 7 00:29:15 2023 +0800
Change-Id: I77e1b31eadc066e46b2c4461f12e06ec87357aac
Original commit hash: c04fbaa58c5afea36797949e77a170a67392facc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf

================================================================================ 
Commit: 8477af51b0522b873ae108f2f28c3dbd46cf6713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.2.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 19:00:58 2023 -0800
Original commit hash: 2239bd2e083b55ade6ed917af7050f4d8ba2a4cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2748f22e4b57f966763fe6d36d5243f89d0acd89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:21 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5 ] Flickering screen observed with Bios_v3444_00

[Feature Description]
Flickering observed after setting WAKE_ON_WR_RETRAINING.
Disable WAKE_ON_WR_RETRAINING for desktop

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019072258
Original commit date: Tue Nov 7 11:19:06 2023 +0800
Change-Id: Id88ba3e0b984dabb9daadf1092bd801a6197e891
Original commit hash: 920de5c8770c56119ed6ed3a4bcd511f125d8fd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: 522253b1987afabd4699083a4f41bc46adac9cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:13 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3451_01

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 21:03:51 2023 -0800
Original commit hash: 64a4d118d6744fdd45f1fb0dc66e2d6d249e3733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 169104627834b94ec9adaefe6ebb38ed10f22eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:53:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S02] Correct RTD3 PCIE IOE clock number

[Issue Description]
System exits PS_ON/S0ix after few seconds when
D3cold is set for storage.

[Resolution]
Correct SCLK number of PXPD and PXPF so the clock
can be disabled in D3 cold.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16021314757
Original commit date: Thu Oct 19 13:16:44 2023 +0800
Change-Id: I8354df608838810e1a964e8ab9ada6942c99a91e
Original commit hash: 9500569ef9495daabac0ed0a6113688b7e0b4160

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl

================================================================================ 
Commit: 8011a10e94d0f4115e6722ed028a7d796dab6f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:56 2023 +0800
Change-Id: I376a19fbd18b28b226642c862d842f46994c6f29
Original commit hash: 50e6e852aabae0a0da2c5b3c348af27b27e3b621

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b134a1eedeffd7d44c6d235bca220e35f061ebe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:31 2023 +0800
Change-Id: Iccd77fcf466d109c4529318361ffb0298df0bf4f
Original commit hash: 52d341fc12dcac156dcce97c04e103b3d7f1998f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0acb81ad9b2c58fa41836332e332f2d24a77dd9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2R 6400 CKD DIMMs Failed with DCC Downstream

[Feature Description]
When CKD is enabled, CLK feedback is showing extremely low value
on disabled clks, which the CLK feedback is invalid.
This causes DCC StepSize calculation to fail.
To resolve this, ignore CLK feedback from disabled clocks.
Add function MrcGetDdr5ClkIndex to get CKD input clks

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018989368
Original commit date: Thu Nov 2 12:52:52 2023 +0800
Change-Id: I1599c37b8e6ad5f34af49693a500b3185fd5c8b1
Original commit hash: c5a1a5bed338df7ebc32cbf2cd8bfed62b33e205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a385671abaab224a931cc56f625c22dac52baf07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:19:06 2023 +0800
Change-Id: I6e44ef630cf8fda10c5e601b6ff82c47ff8667f8
Original commit hash: 79cf66c6ceef5783ba6abf9f7d5ccbe8c902dff4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 608b4be4a03c0f61eba80999a59ff8269c87fd0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update RdDfe/Rtt/RdOdt UDIMM 2DPC 1R1R

[Feature Description]
1, RdDfe: {30, 0, -7, -5} //1R1R
2, Rtt: {60, 34, 40, 60, 48} // 2DPC 1R1R
3, RdOdt = 70

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
MTL-S DDR5 UDimm 2DPC 1R1R

Hsd-es-id: 15014585637
Original commit date: Mon Oct 30 14:28:08 2023 +0800
Change-Id: If227972faa269386f707e89b43bea34bdad3eb2b
Original commit hash: f91022d04777feabb56e13d5a293342dffb39da6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 11d542416b105f6d0a90cb72d4f1498856695d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:18:46 2023 +0800
Change-Id: I1747205f81a873d71af00ae2664e424ee7587dbb
Original commit hash: 209f8ff242e57c26384cd8bcfcb3467e2dc2a5b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d108e74ae78b49d2c6b40b3a563d06e36c284740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:52:02 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] Memory SAGV WP0 Frequency change from 4000G4 to 3200G4

[Feature Description]
In order to improve battery life of the ARL Hx system during video
playback KPI, need to enable QCLK / NCLK from 1000 Mhz to 800 Mhz
- Update MrcGetSkuType to differentiate HX (EnumCpuHalo) from S

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
HX

Hsd-es-id: 22019026616
Original commit date: Thu Oct 26 14:46:33 2023 +0800
Change-Id: I151927059086d3f0bf2625f2215ddf1b65bf72ff
Original commit hash: 4d97f71416c52d8a21dd285fec4eab51d70338e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 5c3e936a55a39a43243d57caa6406ccda411fbd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:18:31 2023 +0800
Change-Id: I49c8a7a554c0d65b568d9885a549dee172f5380e
Original commit hash: e37ad21f8e9bb2baf2a109145cf90aaab856dd7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2fd3dc9e02db22f46cc556725f35fe2d109dd840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5] force enable Pmic before Ckd config

[Feature Description]
Ckd config word is not accessible when Pmic is not enabled.
Pmic can be enabled by pull up VR_EN pin or
set Pmic Reg32.Vr_en bit to 1.

some boards don't have pull up VR_EN pin, thus need MRC to
set Pmic Reg32.Vr_en bit to 1.

But MRC doesn't know board ability,
thus force set Pmic Reg32.Vr_en bit to 1.

Package/Module: C1S/Ipblock/MemoryInit/Mtl.

[Impacted Platform]
DDR5 CKD

Hsd-es-id: 15014561011
Original commit date: Wed Oct 18 15:41:24 2023 +0800
Change-Id: I60ea67eaabff2159046be31deb2dfd6074667111
Original commit hash: 5edf02828fa2364d8a3cbf22e4097b6ad16b4475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8c541e92ac85dd288b683442c3429c6b8779939f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:16:54 2023 +0800
Change-Id: I36de4d0f9ebf0fa77e15c5ac8845dfbb79ed9528
Original commit hash: c32531f925842079dc3d2c41302bcc3d150eb81b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdfd192b8b830ae5de8d599ef0e74f55e2a831cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 11:16:19 2023 +0800
Change-Id: Id3397aad6a0a1ce8137c1e8066b3c364c548e228
Original commit hash: bba994ca0de7e6bc91cad2c333c20f8c885357a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86936a220f15dadb7cfa2d121be5533628f0ef06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:16 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3451_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 20:31:33 2023 -0800
Original commit hash: 68f577ff0cc9c9cf24731853395236723ab3cfbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 185862e0b80c9176497e59f7ce8be74460d02b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:51:05 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL H][T3 Board] Display is not working on HDMI port

[Issue Description]
HDMI Display is not working on DDI B port.

[Resolution]
DDC is enabled on DDI Port B.
Device type is configured to DisplayPort with HDMI/DVI Compatible.
For ARL H T3 board.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
H

Hsd-es-id: 16022460404
Original commit date: Sat Nov 4 00:14:52 2023 +0530
Change-Id: Ib9c53404552656b357b2d962de551a2c5202fd62
Original commit hash: 018bb45205a3be9b9e87c7e2de61322425fe89bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc

================================================================================ 
Commit: a6f94cc57f9dc94aed7afd76bf093794090a9566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:50:55 2023 +0530 
-------------------------------------------------------------------------------- 
[HLK] USB Exposed Port System Test is failing

[Issue Description]
The test case is failing with in-appropriate port mapping

[Resolution]
Correct USB port mapping.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL Hx

Hsd-es-id: 16022443913
Original commit date: Fri Nov 3 21:18:08 2023 +0800
Change-Id: I148fe3a92f0057d97faf4f932b5aa27d204a6a88
Original commit hash: 928b88cfaee0754695b6c4fbdbaff290b5f9c573

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl

================================================================================ 
Commit: 01b90e5085d2bf2fb65beba96bfbc8123439589b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:50:44 2023 +0530 
-------------------------------------------------------------------------------- 
Enhance Gfx dynamic DID to take into account memory capacity

[Feature Description]
Enhance Gfx dynamic DID to take into account memory capacity

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022440068
Original commit date: Mon Oct 23 16:50:03 2023 +0530
Change-Id: I4aa9d15a240ddb05b604d989266a2953d412f5dc
Original commit hash: e8ebc7439baa64d67e207dd88dab8e4136f5d633

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 0398ab66e38c817c8a5401c4fe336eb269811c85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:50:35 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3450_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 5 20:31:11 2023 -0800
Original commit hash: 532471efe008817514e19bc9aae45d3bffa2f6ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1b9cadb88884e5c893e67b153d5df3d0a98daa06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:50:25 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3446_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 4 21:31:09 2023 -0700
Original commit hash: edf3b8799e3c68d11a0334f2b97b7bbd40e360f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cdb1c6ee95932af43af0c36bbb39aee7838f7983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:50:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:08:02 2023 -0700
Change-Id: I6e3fe74ba142a64110cc270bd26f39f9be3751d8
Original commit hash: 284e10fa9040f69a2fe736cf5125fadeb1780077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ecc6a90964701a4ba3d67d39260119a367ab399f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:20 2023 -0700
Change-Id: I5228ab5c1b9cdfd3a5e522f3ac4be46b95113657
Original commit hash: 43d2eacd99e36c24e02d46d219acbab04465672f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a84607e0f61680ce23ce9b09a5715a3e391357c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5] Add to approve 5600 dimm ID

[Feature Description]
Add an Vendor ID to approve 5600 list

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019028146
Original commit date: Fri Oct 27 07:28:37 2023 -0700
Change-Id: Id451db911c8865d521697ceccc546d48638a0000
Original commit hash: 73f457de9ef8378a67784fecb64e1e6b34a7bf9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: ff5944fcc9cf702e55205c3b4f27eed183b1be83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:08 2023 -0700
Change-Id: I720cdd6d1a35530225eda10135d391f2d652d68f
Original commit hash: b4be7aec1f204f5f5519b0dae74736ba29c12dee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcaf3b8fb62c0acdc7c1d9936fe7a8574520a91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coeff VccSa Busy Edge Case

[Feature Description]
While applying our RxVref temperature offset, we need to set VccSa
to Vboot for our temperature readout. In the case that the Pcode doesn't
support this temperature polling, we must exit the function. Otherwise,
our temperature readout will default to the SSKPD fields default value
of 0 and our offset will be inaccurate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019052719
Original commit date: Wed Nov 1 09:01:14 2023 -0700
Change-Id: Iec89be40ef632f5fe4bb4e3cafff6cffe3b2a3d1
Original commit hash: f160173c87bb7892219d9444cbae39d6a590823e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1a097703a8f4d741afb4cbd8b2ccf8298c45c318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:16 2023 -0700
Change-Id: Id931757fd345c922f737c4f824d0979b1d2fcac8
Original commit hash: 65521d249fb0f224d767fb24562bb7ce062af051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c11794425fd89e646216f0ac2458fd0764d8dba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:49:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable Gear 2 for DDR5 2R configs

[Feature Description]
Remove forcing DDR5-G4 2R in MRC conditional check, so that Gear2
for DDR5 2R configs are allowed when SAGV is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048759
Original commit date: Tue Oct 31 14:03:34 2023 -0700
Change-Id: I7ab4224bcc1be93e960930a2aedc9cb00f557cf8
Original commit hash: 3a751091208564295b164628c616cec8d9b64bfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: bd492811ff4a8c63ec561a3867f280bf7c10e42f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:05 2023 -0700
Change-Id: I33c7ae9047c0a4b77efceea63d3dbf6198b97473
Original commit hash: 20c68e91187c979ebeee931f07b427a6032c8182

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d658f6bc0d1a4a54e72c440188d4f2f6df61d42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] Mix Rank Config during TrainOpt

[Issue Description]
The Channel Bit Mask was getting altered during CAC training and
cause terrible margins for mix config setups.

[Resolution]
Save the Channel Bit mask and restore it at a later point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019042927
Original commit date: Tue Oct 31 09:21:23 2023 -0700
Change-Id: Id06e3139b65c73c4425c958e95b7aaeab3f4b1e6
Original commit hash: 6f8476b3b47a5ad15d454d061227370ac6e7fe2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 68dc83053a74549126603602f094f0f658af95b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:55 2023 -0700
Change-Id: Id3226f00187f1e5378655539a50d11a86370ea95
Original commit hash: 68f087650321054a08ddf5c33ac1b21585e55368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96e128952cc56ab966a0efa12b89279483b2701a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coefficient Offset

[Feature Description]
In order to fix low margins on DDR5 systems, MRC must
offset RxVref based on a linear interpolation of 0:RxVrefTempCoeff
of the current temperature between 0:105c. Temperature read will
leverage the implementation used in the new refpi flow. The current
equation uses 50% rounding to round up since we have increments of 1
tick for rxvref margins.

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcLateCommandTraining, MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048883
Original commit date: Tue Oct 31 09:55:09 2023 -0700
Change-Id: I50610eec2b90f7f7f4dad6db1a17f934aa399e18
Original commit hash: 0bfff4b2546f103b17cc5b55e6f6a2f3af6b49c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a20de5e00712a543d478c5a8e67fdff41cb1b3c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:44 2023 -0700
Change-Id: I91ad268ac64d1076535612145c44590cb13d3ec9
Original commit hash: 4ca55a3a323cdf35eae6052a9f8f91a555e4df9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed1be5e91905ffbf2c4ddc4c07f2561e133f42fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:48:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LPDDR5 DDR5] Move REPORT_STATUS_CODE

[Issue Description]
OEM are not able to properly convey memory failures

[Resolution]
Add REPORT_STATUS_CODE after MRC failure to allow vendors to
notify end-users any memory failure.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019017579
Original commit date: Wed Oct 25 10:38:34 2023 -0700
Change-Id: Ibce525d17e116650a0a9229a2d726957bc0bfbb9
Original commit hash: b737f277c86b77619625bb30c308664d55a59283

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: b6b44cb6cedb46efa0418432ed17ad13faa35588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:34 2023 -0700
Change-Id: I2a789e32a07672253368a392d48c62ca43296134
Original commit hash: 7a5ea7e8661a9ec3e2c666483d2ca74aa1421b27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e864f6da1f492a44af9ce3c015974addee1aa73f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:47 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: ccbc7763b8547e4476d9f7462cdd40349a25920f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5cd04ef88165da33442f7b117c05d70c4b8cdb32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:23 2023 -0700
Change-Id: Ie7738b58dd9754922132f08e9b642d87ab4f6513
Original commit hash: acd163e36d8efaa271b704f53843e8f98d2d6bb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8402249ea55466d1a1c786b84a3b5a63996a79bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 4e0115a416e4c7dc88aee2f8a3f3b79bfe9bb090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 3a0ce07d51867f169a758b989bf7753cc36b8ce3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:13 2023 -0700
Change-Id: I48803cb8465f7980bef055e88fbd955ad4362e73
Original commit hash: 68514ede952d20f32092cbbfa5f8c4aa5f862658

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e75913a70d96ee44fa2029333e48571cafb4f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:13 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: f3f3b30e6cf677315e79e6c5ba6fcbcfa1c30be6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 4453308244ba7d39c610285b7fccd711db682365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:47:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:55 2023 -0700
Change-Id: Ia02fb27ab849a12cf7d1bc03867c7c64753860ea
Original commit hash: fe54733ac1cf8a6475427c61acbf0c5407a66ce7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 196aee879feffaed5355494a516c4b3a5533cd4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disabling 5600 G4 and enabling 5200 G2 as GV2 point

[Feature Description]
DDR5 SAGV tuning is needed to meet performance requirements. GV2 point
will be changed from 5600 G4 to 5200 G2.

1. Added SAGV settings entry.
2. Updated unit tests.
3. Updated MrcGetNextSupportedFreq to handle receiving a frequency value
less than the last supported frequency bin value.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14020350654
Original commit date: Mon Sep 18 08:10:57 2023 -0700
Change-Id: I70328b826b234f49830624ddf3537533c3c150ce
Original commit hash: b6211bee563e7f951c727b89535ea4aafc593f61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e26c3ce6cd60e870d64de599b4498a0e4c8dc408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:45 2023 -0700
Change-Id: I7961d9004e1ed33627b587a85e4bf974f8732ac8
Original commit hash: f33522806c4ed92809bbcdf3b1dfbcb583b9c5cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aaa508a5b46e69cbf7c87a93140785362b244e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Remove DR TAT Safe Bit

[Feature Description]
McSafeMode[5] (Different Rank TAT Safe Mode) needs to set to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018817396
Original commit date: Thu Sep 7 14:21:42 2023 -0700
Change-Id: I28b80ef540c1de72fb80f7c8b713eaf065f2e46f
Original commit hash: 036751095f41453f23899a8c65e0d235f3af8ff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f18c26b323bf36df7639c3096ad88871d18c201c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:06 2023 -0700
Change-Id: I8e9f131498639bdbfa34d055d7f2752962ae42b4
Original commit hash: 83db0cb5c9109234af66a94c0521bc2219c297cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0c9dc6e0fd51d426f446c54fa45b1f7fec48bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:20 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3445_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 3 21:31:13 2023 -0700
Original commit hash: be0821af9f0c65ce33433e613aaecb37b1121892

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7aa4f0df968121cff11202aa90777b2544a3d19a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:46:09 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Assign correct GPIO pin to SATA Led blink.

[Issue Description]
SATA Led blink is assigned to wrong GPIO pin.

[Resolution]
Assigned proper GPIO pin to SATA Led blink.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15014615981
Original commit date: Fri Nov 3 03:18:04 2023 -0700
Change-Id: If27718700026f627d02cdcc171678f2a7a4b9274
Original commit hash: ecaf7d2ac7683ecef395d8510e1bf6d07fdcdf51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 3df6e284f22fc406ab6409dc26cb7d8e37eb681a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:58 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3444_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 21:31:26 2023 -0700
Original commit hash: eb61e30ffbfdf2649d7b28b5012e670c83957aa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c547a5c4c1216ea29dbe9cd06aad84e9fbf1f3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:45 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3444_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 04:31:43 2023 +0000
Original commit hash: dea2dae8dc66e43b946eb7d10f6710fbe6fbfc3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 52662345261166bddb77c136aab644ef93ba6b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:36 2023 +0530 
-------------------------------------------------------------------------------- 
DTBT FW Capsule Update fail on scanning DTBT PCIE base address

[Issue Description]
BIOS fail to update BR FW due to it cannot correctly identify whether
there's a USB4 device on the RP number which provided by the capsule
file.

[Resolution]
1. Change the method of identifying whether it is USB4 Devices to
compare with the data in DtbtConfig
2. Remove TbtNvmDrvWaitForTxResponse in TbtNvmDrvInitiateTx, it causes
the failure of sending AUTH command.

Package/Module:
TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib

[Impacted Platform]
ALL.

Hsd-es-id: 15014581341
Original commit date: Mon Sep 4 12:12:07 2023 +0800
Change-Id: If8574a86401a07ae5a5b92734890c9fac7d581ad
Original commit hash: ee16b2c733d069b59c8eabb8b0e2f717d67222f1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c9f778824f4639f9e3d917adc42c431792003fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update bus number and segment number of XHCI controller

[Issue Description]
BusNumber of XHCI controller in MTLS is different from MTLP. Hence
XHCI controller is not coming as secure device in SDEV ACPI table

[Resolution]
Updated BusNumber and SegmentNumber for MTLS

Package/Module: VtioFeaturePkg

[Impacted Platform]
S

Hsd-es-id: 15014563919
Original commit date: Tue Oct 24 16:08:57 2023 -0700
Change-Id: Id54e50d3f43612d4c7801b9d1df3e1f800338485
Original commit hash: 0544b60a38dec5aa71bb2cab3ca7dc4c9ab594f9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.c
Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.inf

================================================================================ 
Commit: 7d7740e5d05862d0fce8bac75effb42df071dd67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add MarginLimitCheck UPD into Partial HeaderList

[Issue Description]
RMC and MarginLimitCheck UPDs are enabled by default to
enable fast and cold reboot trainings which results in
increase of boot time on chrome platforms(~60ms)

[Resolution]
Add MarginLimitCheck to PartialHeader list to disable
it from Coreboot.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022154520
Original commit date: Mon Oct 9 11:34:14 2023 +0530
Change-Id: Ia9dcf1cd8e644aea7473a1f009599856327f8596
Original commit hash: fa5bfdc8dcfd66cc3ed3be8e955f45d3a47c63a5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 3e3baf32586e3e15fe3a3bbd39bf1eb99abe91ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3442_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 21:31:34 2023 -0700
Original commit hash: 32f898ded34fcede77f10b24944d925ae27a0e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 14a9ed014c8332d2b17570dae29f450f35efda21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:54 2023 +0530 
-------------------------------------------------------------------------------- 
TPM GPIO IRQ not assigned

[Issue Description]
IRQ of TPM from device manager and "TPM Interrupt Number: xxx"
string is not printing in debug log before/after dTPM clear

[Resolution]
Set VpdPcdTpm2IntGpio

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 16022033108
Original commit date: Thu Oct 26 16:30:18 2023 -0700
Change-Id: Id1f74eb7fef63ce9d89ad398311dde461c49f716
Original commit hash: 7adf9b3b66698b27d1f245f8b217ad6347757679

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: a6282ced77283ac7fffd1656be4fde4e77ffee12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:46 2023 +0530 
-------------------------------------------------------------------------------- 
TBT3 BP getting lost in file explorer if left idle for sometime in S0

[Issue Description]
TBT3 BP device is getting lost in file explorer,
but controller is present in device manager
after around 2mins of hotplug in S0.

[Resolution]
When iTBT and dTBT both are enabled, iTBT will disable switch CM mode.
It cause CM mode for iTBT always running default CM mode.
Correct to current CM mode for iTBT.

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL ALL

Hsd-es-id: 16022141774 16022140432
Original commit date: Fri Oct 27 17:56:56 2023 +0800
Change-Id: Ib55d71b518e6b65499b6bbf88320e555844e2fa8
Original commit hash: 16b6fe5ca5b7568291800e73b514e975d336722a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 223178f30604d8cefe8f9d7fa8e6b5a040dc7004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:37 2023 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Return 0 from _S0W for integrated PCIe root ports

[Feature Description]
Return 0 from _S0W for integrated PCIe root ports, when we expect end
point device to enter into D3Hot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 16022393840
Original commit date: Fri Oct 27 15:19:01 2023 +0530
Change-Id: I37118971fc8ba0bba2dc2c9cb58d0dc1882694fe
Original commit hash: 2a5ccbbe6c1ec076178c82fdd9a2eaa0bdca4dd4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl

================================================================================ 
Commit: b2e391dffdc67d253ead162c977dc4268305ade9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:30 2023 +0530 
-------------------------------------------------------------------------------- 
Invalid TCSS xHCI programming

[Issue Description]
There's an invalid programming of PWRSCH_IT_IN_LTR in TCSS xHCI
controller which results in being unable to read NDE value.
BWG confirms this bit shouldn't be set for TCSS xHCI.

[Resolution]
Add condition to not program this bit for TCSS xHCI

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034597790
Original commit date: Thu Oct 26 18:25:58 2023 +0200
Change-Id: I4a70b7f403ca71fd1c6d50e9233cbc80f0bad399
Original commit hash: bf8cbea534ab91dd855d5466b2c8fbf8804a02ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 90501515f89bfd0c436945622ee1806f12dc37c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:52:40 2023 -0700
Change-Id: I143678d56dbc75b506639ef6fda76928bc5c17f0
Original commit hash: c1918784adbb2f8f461607377254d7770e9ad32e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdc77a9758931ac4c59131d25677f238732ed760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:54 2023 -0700
Change-Id: I59047a848ddbc554c7d2bb69007716fd640eb423
Original commit hash: d1f53e6a6debcf782b925197abec4d42f4943806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5307e9fda5c3cd86960500c7c249bf016c24a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:44:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] - Limit DIMMOdt DQS park range to 48 ohms for 2R DDR5

[Feature Description]
In DIMM ODT Power Training limit range to 48ohms in ODT Park values
for DDR5 2R.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019003340
Original commit date: Fri Oct 20 19:33:22 2023 -0700
Change-Id: Ibc92c128c4919e4e357ea24fe020fb1264f7641b
Original commit hash: caf9036eead0704f3716199db5830363b9449da9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: da68caeab9cda95459e216a83ac7817de64e6959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:36 2023 -0700
Change-Id: I2a3ce502a5bbfc865eb928db5d5d4a68df7bfeb0
Original commit hash: 68c3d448919e99b16514551cc66048472c8bdadb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46c82aeb26f21676e29f429f52f86740334a8b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:52 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CR Access Boot Time Optimizations"

This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.

Fri Oct 27 12:15:26 2023 -0700
Original commit date: Fri Oct 27 12:15:26 2023 -0700
Original commit hash: 3113d699b521f5358da7365fbf08a34264aa60c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 9a5a237c4a9e79f8b19ca5a96548a58e0f84eb15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:33 2023 -0700
Change-Id: Ib646647f79702bc027aaf1c399dd4df98cf48bb4
Original commit hash: 01a7eadb592e20dd6d48d4df04e57de56b2b95e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93f8f426f4d94fb54a5df440502a483e9cbdb692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:35 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"

This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.

Fri Oct 27 12:14:45 2023 -0700
Original commit date: Fri Oct 27 12:14:45 2023 -0700
Original commit hash: 81a4805664fa35e837a4574879298288f347f038

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5200fb33fb152d64f63db45874d59daa579671f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:00 2023 -0700
Change-Id: I38c4cb8530bb8a7891fdfc4226fbf016816bb028
Original commit hash: 22f10bf1244270f657a4bb5e4e9ebde0228c6a78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eae49fb4bbf88e14f873c97861e9c24257098f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:14 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"

This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.

Fri Oct 27 12:14:07 2023 -0700
Original commit date: Fri Oct 27 12:14:07 2023 -0700
Original commit hash: ce7b16445c26887609b544bc758e5e1c497b427e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: bb30e4d1157d5c8cbd50add3f254eef0d61b9e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:43:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:49:17 2023 -0700
Change-Id: Id5618934ade7e39505d9db06e75f24f05abb4d02
Original commit hash: 1419ee8a2500c44689a6d6b51607056013e9b61f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 054c258bc6890619ffc224f5f786aaa45f528e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:42:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:53 2023 +0800
Change-Id: I8f43c06308a61da39e06af2677da8a222ff9e37f
Original commit hash: 42287247f5b66983f0b7b1598b2407f34158a475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 658167447a643ea87c34302b7994015d15bee7cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:42:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:22 2023 +0800
Change-Id: I9335fe3f18112b4307031e79731f0171221ab4de
Original commit hash: 3365ae81bf117bd5396cf595aa9002410ed5b566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99c62f1b30e4b69d92587ef786d8f50f62382661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:42:30 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: e07614749c3b1515831d9c136292722401a70b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7ad34244074f571f26e929f16ee6b4586794db82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:42:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:00:58 2023 +0800
Change-Id: I4268daa2fbc6fc0837553b558c8170180160cd8e
Original commit hash: fce07dd79250e4b5113680332c0e810765874a96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3368e79f67eab840a76629e1e3f4b88b3befc013 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:42:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: a15b1b325e5ba6c508149f7b96b27627c01e6bc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: cc47c8ea97a400a60a68bbc927bb536f5bdd85b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:01:02 2023 +0800
Change-Id: Ie83f8d5b08488fa1c7392029b8fc490b1c286b54
Original commit hash: cfe0737c8b6d36acf30cce8ab07f4746d168d5cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d9990ce7beaee9149abd5a00cc09e0b827cce00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix High Deviation on RMT B2B

[Feature Description]
1, Changed VrefDqCalibrationValue(MR10) for 2SPC 0R1R and 0R2R config
2, DIMM Rtt Value changed:
Data:
{ 60, 0, 40, 40, 80 } // 2DPC 0R1R
{ 120, 0, 0, 80, 60 } // 2DPC 0R2R
CCC:
{{ 0, 0, 480 },{ 40, 40, 40 }} // 2DPC 0R1R
{{ 0, 0, 0 },{ 80, 40, 40 }} // 2DPC 0R2R
3, Rx DFE Initial Value changed
{ 50, 9, -2, 0} // 2DPC 0R1R
{ 50, 9, -2, 0} // 2DPC 0R2R
{ 0, 3, 0, 0} // 2DPC 2R2R
4, ARL-HX 1DPC RVP default rank is mapped to R2 and R3.
Since DFE for 2SPC 0R1R and 0R2R is changed,
therefore MRC is fixed to pick the correct DFE value for 1DPC RVP.
5, ODT Matrix is disabled for 2SPC 0R2R for all the vendors.
6, RComp Value for CA Ron and CS Ron Changed for 2SPC 0R1R and 0R2R.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22018956756
Original commit date: Wed Oct 11 12:41:18 2023 +0800
Change-Id: Id3315f0aa77fe3da8e28b30718e06903f257a67b
Original commit hash: fcc092a5e570bc193b9af0fa9dfaac10b3dcbd6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 86461151314000a2a15fa74a29a86a0e949a2459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:46 2023 +0800
Change-Id: Icd81c83ab1a5aeff1a4585dfba8e00dfd4ff523d
Original commit hash: 6d5dc6e258a8c2304162ae9fabbb4b5dd5619270

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ebf8498b6ca74d2fac82ee56bf97b77f7e7c4329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enhance freq 8400

[Feature Description]
Need stablish freq 8400 with Minibios.
Change RcompTagret a little to remove saturation.
Enable CMDVC for OC.
Fix a DEBUG output for CMDVC.
Change StepSize to 1 for CmdT and CmdV.
Change initial Odt DqDelay and DqsDelay using old formula
as new formula doesn't work for Gear2 at high freq. This
change will be reverted after designers give a workable
formula.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373926
Original commit date: Thu Sep 28 14:54:51 2023 +0800
Change-Id: I73835df79501597da677b4678ee4fe0f84416474
Original commit hash: 27f3eb8183e00ff1ac29c71a76dd9e413d6a8890

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 672553efea4d68487a09377b6821f4a4b727e87f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:25 2023 +0800
Change-Id: I3e6b66b2584f9995909e926c30d140f31dc63a45
Original commit hash: 6b8de2733165a0b26f7e85adefccacd8f0f29e01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7848cbfcc90ccf54ac8b4c5870067912556dc152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:41:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DMB RMF use the same DIMM voltages for 2 points

[Feature Description]
On MTL-S OC, phy and dimm need use the same level of voltage.
At phy side, due to vccvdd2 config limitation, mrc need
use the same voltage for 2 sagv points when DMB or RMF is enabled.
Otherwise, sagv 0 might hit training failure.

When DMB or RMF is enabled, call MrcGetSagvConfig to get FreqMax
for STD_PROFILE.

When DMB failover happens, set FreqMax to 4000.

This change applied to both DMB and RMF features.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373815
Original commit date: Mon Sep 25 16:44:49 2023 +0800
Change-Id: I262a6662539b6814acf7af381bfda237cf08e43f
Original commit hash: b4d15b0c89707ba336de93dd21751637683b334d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 3bdd53b14fe9296a49fd2efe998a3721495097f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:40:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:05 2023 +0800
Change-Id: Ib42142b271a74c6b839a2010695a6ce8783aba43
Original commit hash: 89bcd6a7560eaa29575571de010eb5ffc87d6c8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7adb7c1a78cc4e4d86f8fab86cad1338211e243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:40:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:59:50 2023 +0800
Change-Id: Ib382ca093d41781247af361e3e7c4dad94239e8e
Original commit hash: 2ad7217843479d3d567a6cbf87d67c4812320b51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc59e9f1dd4f34f67616ca2642f7bb126f67ea72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:40:24 2023 +0530 
-------------------------------------------------------------------------------- 
Disable changing VrefCS with VrefCA on OC profile

[Feature Description]
CsVref and CaVref are adjusted at the same time to keep them from
shifting relative to each other during CMDVC, but with OC speeds
(8400 MT/s) this significantly decreases system stability. For OC
profile, the value of CsVref should not be changed with CaVref.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020452539
Original commit date: Wed Sep 27 19:54:37 2023 -0700
Change-Id: Ifedf921bd713ee354c1da8e69928939584b1e198
Original commit hash: 9cc6fee58b4e97dc109dca5663e392bec35ec8d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9d3c9186f614d5586dc44e2c2995421e405b6354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:40:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:39 2023 +0800
Change-Id: Ib5fddf421b8cc2cebd74b6eddcb30dbba02be0aa
Original commit hash: 30e4320e2c74a9b58f531d6244beffe94e16c0a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c8697d890dd847184ec145ee0c3fde165408080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:40:06 2023 +0530 
-------------------------------------------------------------------------------- 
Add check for support for new fields in XMP1.2 version

[Issue Description]
Some XMP memory SPD data doesn't support XMP1.2 version well.
XMP1.2 version adds some new fields in XMP section. However,
field values are incorrect.

[Resolution]
Add Inputs->IsXMP3Revision12Supported, which can be set if the SPD
data can support the new fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020344362
Original commit date: Wed Sep 20 17:29:52 2023 -0700
Change-Id: I6f462d7e577e0f3d6963fd85fb2c8efd1035047f
Original commit hash: b7ed3c496171bdd4d462a1ea5b8a34a40e241639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f510260a340dd604b7e12fdb6454940db389c286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:13 2023 +0800
Change-Id: Ifa23ce225d4ad93831c5d6c3ca18c3e315e38101
Original commit hash: accd981a192e30d7d43272db125accbe840d8cc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39562d9f4aa120cca1704e579d9597cbd4b23771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:47 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: 162832c4e1b2e88b55c5470267a17724c08ace93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 066c72029379208c01f3e514a9e538d06a47671f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:55:58 2023 +0800
Change-Id: Ib119b20ef4d222eced2a206bc8c83d190dd5499c
Original commit hash: f47ed0026193c92be7dcb597746784280bf774c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59603249b9a838555c384f64ebbc3e93b2064a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] VDD2 CKE power reporting zero on DDR5 setup

[Feature Description]
To fix the DDR5 Pmeter reporting issue; will need an MRC to program
the following scalars for 1R; 2R and Mixed mode DDR config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018921827
Original commit date: Tue Sep 5 15:24:23 2023 -0700
Change-Id: I2e6a2eb430f49e442f76cb07682af7ecb9b10e4e
Original commit hash: 25efa9e147f6f52a4b41c1d7be17842f7f19e9ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 790c629e3faf035e682867184dfe8e701054333f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:54:59 2023 +0800
Change-Id: I9e74136700d6e5078a44f129559876a328fe5607
Original commit hash: 7a911e523bc003ebb8017998e534b59d68c12ff8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b4723424a1b84a15ea2ac7e4b9ee0a2544290c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:39:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] WrRd TAT Formula Adjustment

[Issue Description]
Minor issue for the DDR5 tWrRd TAT formula where the picosecond delay
was never converted to PI ticks before being added to the PI tick
portion of the equation

[Resolution]
Channel flight time is now converted to PI ticks from picoseconds
when used in the PI tick equation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,S

Hsd-es-id: 22018790128
Original commit date: Thu Aug 31 08:25:34 2023 -0700
Change-Id: Id9ec0f3ad1ba2d054146e3b858ee95c28a2f7353
Original commit hash: 489e7401a8815d267a649fc9173ea0d80dbb57a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: d945a0f57535a12890fd84e0593362b7beec95dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:38:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:53:30 2023 +0800
Change-Id: Id78e8a47e5339295f63fbf728999feac6406c851
Original commit hash: 7882d2e1e9b522a110e2dc9215c2df459e319a4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aad6df40941f8e11d263c51512d7d93779cb12f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:38:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP] MC static defaults need update

[Feature Description]
Update MC static default register values

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018555044
Original commit date: Wed Jul 19 13:43:08 2023 -0700
Change-Id: Ibc6f36260a8942179b363f9a908109ad42b5e888
Original commit hash: 497af81af109fb869bfb7893f39677054add2e03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f8940bae6934660276013707f41b2ae77894be16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:38:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:52:28 2023 +0800
Change-Id: Iaf1af264d5cb2c24854baeb1f2fc80f9599ee711
Original commit hash: 6767b49d1cebc6fce082be84dbe060c61ecdae5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6efb5369779839ab740b3afcffd9f77bc3c79ae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:38:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] CKE_ON toggle for WCK Always_on mode when changing frequency

[Issue Description]
When changing frequency during WCK Always on mode, the MC is not
notified when the QCLK is relocked and needs to trigger a resync of WCK.
This will result in WCK possibly becoming out of sync.

[Resolution]
Added a wrapper to check for WCK always on, then toggle CKE off before
frequency switches, and then back on once the frequency switch is
complete.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/

[Impacted Platform]
M

Hsd-es-id: 22018591516
Original commit date: Thu Aug 10 14:49:14 2023 -0700
Change-Id: Ic99978ddb010c9f9fdf4895a28e7402bcaa28a8a
Original commit hash: 9a1aaeea135f4863f066ea719ec41fd13847abe6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: a8ac5c3f112a448bd29d6f4ca90d49441f9250f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:38:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:51:45 2023 +0800
Change-Id: I63df40a1e66e1e05516e45f46b7077f2f0a54d1a
Original commit hash: 8fb11675bf885b3150f25b11fc1fa78af7c90f62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c80696abd3dde59ea7063fe2661c13c02ad91cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:37:46 2023 +0530 
-------------------------------------------------------------------------------- 
VGA Display in Pre Memory Phase

[Feature Description]
when the IGFX enabled and when the OEM want to use
VGA Display in Pre Memory Phase, VgaInitControl Policy will be used

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022363525
Original commit date: Thu Oct 26 16:32:16 2023 +0530
Change-Id: I95a189e70d1b864f4132a016fc17b951fad29eee
Original commit hash: ef11822ed22b7966f44ce4843e9757aae167171b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 8478931b5abbba9514963a199dfab52e09d2365b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:37:35 2023 +0530 
-------------------------------------------------------------------------------- 
Method used is coming as "null string"

[Issue Description]
Method used is coming as "null string"

[Resolution]
Updated string as "Clear with "00""

Package/Module: PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16022289391
Original commit date: Thu Oct 26 12:29:02 2023 +0530
Change-Id: I6c86be2621b505cd2cb2a6c606e264c14d9bdcee
Original commit hash: 6b09982dc03760bce2b1329f2b30e6a608d42062

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c

================================================================================ 
Commit: aba934e405dff2c558ae9771430364de0997806b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:37:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] Hardware Security Testability Interface Test item fail

[Feature Description]
Update HSTI BIOS Region Flash Read Access code to accommodate
all permission values

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 13011321518
Original commit date: Fri Oct 20 02:46:23 2023 -0700
Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
Original commit hash: ffadaf7db27b20fcdf22a99aa0ca41e505784e1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 0ac36bc4f6162e64f923a59c70060595a1075617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:37:16 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3441_00

Hsd-es-id: N/A"
Original commit date: Mon Oct 30 21:31:12 2023 -0700
Original commit hash: 0f8ab157257b8c4ae2a3f3983dcc3ddbc2dcc256

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 37cd05f198f6b9afe603a9593b7d0da69b326db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:37:07 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3440_00

Hsd-es-id: N/A"
Original commit date: Sun Oct 29 21:31:08 2023 -0700
Original commit hash: a243356da38c462b4460ae86502cf2fe9add7e22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 384238ea3efa101c30909658c67a3782028d3604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:36:57 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3436_00

Hsd-es-id: N/A"
Original commit date: Sat Oct 28 21:31:31 2023 -0700
Original commit hash: 5197b051045725f68f8662ec0542eac362bb0297

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1f0413ef2183acf9f50a5de93e1c0485c8dd438c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:36:47 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3435_00

Hsd-es-id: N/A"
Original commit date: Fri Oct 27 21:31:09 2023 -0700
Original commit hash: adb2f2495a50998f3adf65d86106c578fce3e73a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 17a7f200fc4863418be4ea67754d53a4b15a4001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:36:37 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for SCT errors

[Issue Description]
SCT utility reports errors with PciIo protocol instances.

[Resolution]
Aligned hidden device PciIo implementation with UEFI specification.

Package/Module: ClientOneSiliconPkg/PciIoLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034551579
Original commit date: Wed Oct 25 10:30:41 2023 +0200
Change-Id: Ibeedcedd18f24291815e3a926677fab2964ed3a8
Original commit hash: b5b52a3025f338626217b788e8ac8b143df7ac6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoHiddenDevice.c

================================================================================ 
Commit: 91c8a65d5379a7a882622eb3f4a639bd46b072c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:36:24 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3434_00

Hsd-es-id: N/A"
Original commit date: Thu Oct 26 21:31:40 2023 -0700
Original commit hash: f1d6907fa1e81278fafe30df680ff4931f58ea1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e7be01792539f70f9a0408e977034b27be48e695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:36:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Resigning the BIOS is failing during prep ibbsign

[Issue Description] or [Feature Description]
BIOS Resign is failing with prep ibbsign

[Resolution]
Created PostIbbDigest before clean fit

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022341482
Original commit date: Wed Oct 25 12:40:05 2023 +0530
Change-Id: I91a1e0b27a7106d24a917ba3096612ddfa742d83
Original commit hash: 4f8c08f6c169e6963f06522cf12cca28d2fd5602

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 63c29cf71f3faec2c800605450f846d2f34227f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:35:44 2023 +0530 
-------------------------------------------------------------------------------- 
Fail to read retimer version on specific platform

[Issue Description]
This issue only happened with release BIOS.
There are 2 retimer flash part shared between TCSS 2 &3
LSx/AUX. One is facing the SOC and another is facing the connector.
The current flow of reading retimer version is read the one which
faced SOC first, then read the other one which faced connector.
But in release BIOS, it will fail to read the retimer version
that faced the connector on specific platform.

[Resolution]
Change the flow to let BIOS read the retimer version which faced the
connector first.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL.

Hsd-es-id: 14020641921
Original commit date: Wed Oct 25 10:52:01 2023 +0800
Change-Id: Ia4cd606523a2845c46f6d97dd427497ea24e49a7
Original commit hash: bce91b6e554bf333285abde3f14215488c44326f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 53b5c12ce80cac3c80c77db2d51dfb2ef76dc265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:35:23 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3433_01

Hsd-es-id: N/A"
Original commit date: Wed Oct 25 21:31:10 2023 -0700
Change-Id: I4087b265c96418be4c0fff7cafae1d447fb947dd
Original commit hash: ea994cb86b492b6f0ba22631bb99691c1214ee6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c8cb35ba0caf03bfde8c29aaeb1b236e2ee15aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 18 12:34:14 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3433_80

Hsd-es-id: N/A"
Original commit date: Wed Oct 25 17:54:38 2023 -0700
Original commit hash: 0d69992008e20e749f2c27ababdf4659fa98e097

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
