

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Tue Feb 20 21:15:38 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        4-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   60|   60|   60|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         1|          -|          -|    49|    no    |
        |- Loop 2  |    9|    9|         3|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
	3  / (exitcond)
3 --> 
	4  / (!tmp_4)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_distances_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %min_distances_V_offset)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%train_inst_V_cast = zext i48 %train_inst_V_read to i49"
ST_1 : Operation 10 [1/1] (1.27ns)   --->   "%r_V = xor i49 %train_inst_V_cast, %test_inst_V_read" [digitrec.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:63]

 <State 2> : 1.83ns
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%min_distance_last_el = phi i6 [ 0, %0 ], [ %dist_V, %2 ]"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%index_assign_cast2 = zext i6 %bvh_d_index to i32" [digitrec.cpp:87]
ST_2 : Operation 15 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%i = add i6 %bvh_d_index, 1" [digitrec.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [digitrec.cpp:63]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast2)" [digitrec.cpp:64]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i1 %tmp_5 to i6" [digitrec.cpp:64]
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%dist_V = add i6 %min_distance_last_el, %tmp_1_cast" [digitrec.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:63]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_min_distance_la = alloca i6"
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "store i6 %min_distance_last_el, i6* %temp_min_distance_la" [digitrec.cpp:64]
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:88]

 <State 3> : 2.32ns
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ %i_1, %7 ], [ -1, %.preheader.preheader ]"
ST_3 : Operation 27 [1/1] (0.95ns)   --->   "%tmp_4 = icmp eq i2 %i1, 0" [digitrec.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %3" [digitrec.cpp:88]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %min_distances_V_offs, i2 %i1)" [digitrec.cpp:88]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = zext i6 %tmp to i64" [digitrec.cpp:89]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%min_distances_V_addr = getelementptr [40 x i6]* %min_distances_V, i64 0, i64 %tmp_1" [digitrec.cpp:89]
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%min_distance_last_el_1 = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:99]

 <State 4> : 4.09ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%temp_min_distance_la_1 = load i6* %temp_min_distance_la" [digitrec.cpp:89]
ST_4 : Operation 36 [1/2] (2.32ns)   --->   "%min_distance_last_el_1 = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_4 : Operation 37 [1/1] (1.42ns)   --->   "%tmp_6 = icmp ult i6 %temp_min_distance_la_1, %min_distance_last_el_1" [digitrec.cpp:89]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %4, label %5" [digitrec.cpp:89]
ST_4 : Operation 39 [1/1] (1.56ns)   --->   "%tmp_7 = add i2 %i1, -1" [digitrec.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %min_distances_V_offs, i2 %tmp_7)" [digitrec.cpp:93]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %tmp_2 to i64" [digitrec.cpp:93]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%min_distances_V_addr_1 = getelementptr [40 x i6]* %min_distances_V, i64 0, i64 %tmp_3" [digitrec.cpp:93]
ST_4 : Operation 43 [2/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_4 : Operation 44 [1/1] (2.32ns)   --->   "store i6 %temp_min_distance_la_1, i6* %min_distances_V_addr, align 1" [digitrec.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "store i6 %min_distance_last_el_1, i6* %temp_min_distance_la" [digitrec.cpp:91]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %7" [digitrec.cpp:93]

 <State 5> : 4.64ns
ST_5 : Operation 47 [1/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_5 : Operation 48 [1/1] (1.42ns)   --->   "%tmp_9 = icmp ult i6 %min_distance_last_el_1, %min_distances_V_load" [digitrec.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %6, label %._crit_edge" [digitrec.cpp:93]
ST_5 : Operation 50 [1/1] (2.32ns)   --->   "store i6 %min_distances_V_load, i6* %min_distances_V_addr, align 1" [digitrec.cpp:95]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_5 : Operation 51 [1/1] (2.32ns)   --->   "store i6 %min_distance_last_el_1, i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:96]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 40> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge" [digitrec.cpp:97]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %7"
ST_5 : Operation 54 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i1, -1" [digitrec.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:88]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ min_distances_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_distances_V_offs   (read             ) [ 001111]
train_inst_V_read      (read             ) [ 000000]
test_inst_V_read       (read             ) [ 000000]
train_inst_V_cast      (zext             ) [ 000000]
r_V                    (xor              ) [ 001000]
StgValue_11            (br               ) [ 011000]
min_distance_last_el   (phi              ) [ 001000]
bvh_d_index            (phi              ) [ 001000]
index_assign_cast2     (zext             ) [ 000000]
exitcond               (icmp             ) [ 001000]
empty                  (speclooptripcount) [ 000000]
i                      (add              ) [ 011000]
StgValue_18            (br               ) [ 000000]
tmp_5                  (bitselect        ) [ 000000]
tmp_1_cast             (zext             ) [ 000000]
dist_V                 (add              ) [ 011000]
StgValue_22            (br               ) [ 011000]
temp_min_distance_la   (alloca           ) [ 001111]
StgValue_24            (store            ) [ 000000]
StgValue_25            (br               ) [ 001111]
i1                     (phi              ) [ 000111]
tmp_4                  (icmp             ) [ 000111]
empty_3                (speclooptripcount) [ 000000]
StgValue_29            (br               ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
tmp_1                  (zext             ) [ 000000]
min_distances_V_addr   (getelementptr    ) [ 000011]
StgValue_34            (ret              ) [ 000000]
temp_min_distance_la_1 (load             ) [ 000000]
min_distance_last_el_1 (load             ) [ 000001]
tmp_6                  (icmp             ) [ 000111]
StgValue_38            (br               ) [ 000000]
tmp_7                  (add              ) [ 000000]
tmp_2                  (bitconcatenate   ) [ 000000]
tmp_3                  (zext             ) [ 000000]
min_distances_V_addr_1 (getelementptr    ) [ 000001]
StgValue_44            (store            ) [ 000000]
StgValue_45            (store            ) [ 000000]
StgValue_46            (br               ) [ 000000]
min_distances_V_load   (load             ) [ 000000]
tmp_9                  (icmp             ) [ 000111]
StgValue_49            (br               ) [ 000000]
StgValue_50            (store            ) [ 000000]
StgValue_51            (store            ) [ 000000]
StgValue_52            (br               ) [ 000000]
StgValue_53            (br               ) [ 000000]
i_1                    (add              ) [ 001111]
StgValue_55            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="temp_min_distance_la_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_min_distance_la/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="min_distances_V_offs_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_V_offs/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="train_inst_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="48" slack="0"/>
<pin id="50" dir="0" index="1" bw="48" slack="0"/>
<pin id="51" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="test_inst_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="49" slack="0"/>
<pin id="56" dir="0" index="1" bw="49" slack="0"/>
<pin id="57" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="min_distances_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="0" index="3" bw="6" slack="1"/>
<pin id="82" dir="0" index="4" bw="6" slack="1"/>
<pin id="70" dir="1" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="5" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distance_last_el_1/3 min_distances_V_load/4 StgValue_44/4 StgValue_50/5 StgValue_51/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="min_distances_V_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr_1/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="min_distance_last_el_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="1"/>
<pin id="86" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_last_el (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="min_distance_last_el_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distance_last_el/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="bvh_d_index_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="1"/>
<pin id="97" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="bvh_d_index_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="1"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 i_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="train_inst_V_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="48" slack="0"/>
<pin id="126" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="48" slack="0"/>
<pin id="130" dir="0" index="1" bw="49" slack="0"/>
<pin id="131" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_assign_cast2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="49" slack="1"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="dist_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_24_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="2"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="temp_min_distance_la_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="2"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_min_distance_la_1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="3"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_45_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="min_distances_V_offs_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="2"/>
<pin id="224" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_V_offs "/>
</bind>
</comp>

<comp id="228" class="1005" name="r_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="49" slack="1"/>
<pin id="230" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="241" class="1005" name="dist_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="temp_min_distance_la_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="temp_min_distance_la "/>
</bind>
</comp>

<comp id="256" class="1005" name="min_distances_V_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="1"/>
<pin id="258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="min_distance_last_el_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_last_el_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_6_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="min_distances_V_addr_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="1"/>
<pin id="273" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="26" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="80"><net_src comp="67" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="106" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="48" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="54" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="99" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="99" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="99" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="134" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="88" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="88" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="110" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="110" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="67" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="118" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="216"><net_src comp="67" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="67" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="42" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="231"><net_src comp="128" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="239"><net_src comp="144" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="244"><net_src comp="161" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="249"><net_src comp="38" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="259"><net_src comp="60" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="264"><net_src comp="67" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="270"><net_src comp="194" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="72" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="283"><net_src comp="118" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {4 5 }
 - Input state : 
	Port: update_knn : test_inst_V | {1 }
	Port: update_knn : train_inst_V | {1 }
	Port: update_knn : min_distances_V | {3 4 5 }
	Port: update_knn : min_distances_V_offset | {1 }
  - Chain level:
	State 1
		r_V : 1
	State 2
		index_assign_cast2 : 1
		exitcond : 1
		i : 1
		StgValue_18 : 2
		tmp_5 : 2
		tmp_1_cast : 3
		dist_V : 4
		StgValue_24 : 1
	State 3
		tmp_4 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_1 : 2
		min_distances_V_addr : 3
		min_distance_last_el_1 : 4
	State 4
		tmp_6 : 1
		StgValue_38 : 2
		tmp_2 : 1
		tmp_3 : 2
		min_distances_V_addr_1 : 3
		min_distances_V_load : 4
		StgValue_44 : 1
		StgValue_45 : 1
	State 5
		tmp_9 : 1
		StgValue_49 : 2
		StgValue_50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    xor   |            r_V_fu_128           |    0    |    56   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_138         |    0    |    11   |
|   icmp   |           tmp_4_fu_172          |    0    |    8    |
|          |           tmp_6_fu_194          |    0    |    11   |
|          |           tmp_9_fu_217          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_118           |    0    |    10   |
|    add   |             i_fu_144            |    0    |    15   |
|          |          dist_V_fu_161          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          | min_distances_V_offs_read_fu_42 |    0    |    0    |
|   read   |   train_inst_V_read_read_fu_48  |    0    |    0    |
|          |   test_inst_V_read_read_fu_54   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     train_inst_V_cast_fu_124    |    0    |    0    |
|          |    index_assign_cast2_fu_134    |    0    |    0    |
|   zext   |        tmp_1_cast_fu_157        |    0    |    0    |
|          |           tmp_1_fu_185          |    0    |    0    |
|          |           tmp_3_fu_207          |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|           tmp_5_fu_150          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_178           |    0    |    0    |
|          |           tmp_2_fu_200          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   137   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bvh_d_index_reg_95      |    6   |
|        dist_V_reg_241        |    6   |
|          i1_reg_106          |    2   |
|          i_1_reg_280         |    2   |
|           i_reg_236          |    6   |
|min_distance_last_el_1_reg_261|    6   |
|  min_distance_last_el_reg_84 |    6   |
|min_distances_V_addr_1_reg_271|    6   |
| min_distances_V_addr_reg_256 |    6   |
| min_distances_V_offs_reg_222 |    4   |
|          r_V_reg_228         |   49   |
| temp_min_distance_la_reg_246 |    6   |
|         tmp_6_reg_267        |    1   |
+------------------------------+--------+
|             Total            |   106  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_67 |  p1  |   2  |   6  |   12   ||    9    |
|    i1_reg_106    |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  5.3985 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   39   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   106  |   176  |
+-----------+--------+--------+--------+
