<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\impl\gwsynthesis\OPL2_ALEX_GOWIN.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\OPL2_ALEX_GOWIN.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\OPL2_ALEX_GOWIN.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 30 16:40:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2032</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1748</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>39</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clkdiv_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>OPL_clkgen/clkdiv_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>dac/i2sword[5]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dac/i2sword_5_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>i2s_clk[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dac/i2s_clk_2_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkdiv_Z</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">87.802(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i2s_clk[2]</td>
<td>100.000(MHz)</td>
<td>273.987(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>157.188(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of dac/i2sword[5]!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_Z</td>
<td>Setup</td>
<td>-32.841</td>
<td>41</td>
</tr>
<tr>
<td>clkdiv_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dac/i2sword[5]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dac/i2sword[5]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2s_clk[2]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2s_clk[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.221</td>
<td>activity_cnt_4_s0/Q</td>
<td>LED_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>4.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.520</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/am_dep_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.409</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_kon_0_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.409</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_kon_4_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.393</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/vib_dep_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.393</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_kon_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.393</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_kon_2_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.393</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_kon_3_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.393</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/rhy_en_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.324</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/wave_mode_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.743</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_ch_2_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>3.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.591</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_ch_0_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.591</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_ch_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.591</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_ch_3_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.420</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_sub_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.420</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_group_0_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.381</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_sub_0_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.381</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_sub_2_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.381</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/sel_group_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.099</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_0_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.099</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_1_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.095</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_4_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.095</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_5_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.095</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_6_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.095</td>
<td>OPL_addr_s0/Q</td>
<td>myOPL/u_mmr/din_copy_7_s0/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_Z:[R]</td>
<td>0.417</td>
<td>4.085</td>
<td>2.357</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.980</td>
<td>OPL_clkgen/cnt_next1_2_s3/I2</td>
<td>dac/i2s_clk_2_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.868</td>
<td>OPL_clkgen/n119_s0/I0</td>
<td>OPL_clkgen/clkdiv_s0/D</td>
<td>clkdiv_Z:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>0.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.877</td>
<td>OPL_clkgen/cnt_next1_3_s6/I3</td>
<td>OPL_clkgen/cnt_3_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>1.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.389</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_5_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.358</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_4_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>1.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.092</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_6_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.808</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_10_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.806</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_12_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.734</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_11_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.721</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_7_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.710</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_9_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.602</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_8_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.451</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_15_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.377</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_13_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.837</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.271</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_14_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>2.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.007</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_18_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.904</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_16_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.713</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_19_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.677</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_23_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.670</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_22_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.610</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_20_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.610</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_21_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.504</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_25_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.504</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
<td>OPL_clkgen/cnt_24_s0/D</td>
<td>i2s_clk[2]:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.168</td>
<td>3.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.406</td>
<td>OPL_DTr_1_s0/Q</td>
<td>activity_cnt_0_s0/D</td>
<td>clkdiv_Z:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.247</td>
<td>1.887</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>OPL_DTr_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>OPL_DTr_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>PWM_acc_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_mmr/selreg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_mmr/sel_group_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_mmr/sel_ch_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_mmr/sel_ch_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.965</td>
<td>3.965</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkdiv_Z</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>activity_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LED_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td>activity_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C22[2][A]</td>
<td style=" font-weight:bold;">activity_cnt_4_s0/Q</td>
</tr>
<tr>
<td>246.905</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>n131_s4/I1</td>
</tr>
<tr>
<td>247.475</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">n131_s4/F</td>
</tr>
<tr>
<td>247.476</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n131_s3/I3</td>
</tr>
<tr>
<td>248.025</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n131_s3/F</td>
</tr>
<tr>
<td>248.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>n131_s1/I3</td>
</tr>
<tr>
<td>248.767</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n131_s1/F</td>
</tr>
<tr>
<td>248.769</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>n131_s0/I2</td>
</tr>
<tr>
<td>249.222</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">n131_s0/F</td>
</tr>
<tr>
<td>250.994</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">LED_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>LED_s2/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LED_s2</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>LED_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 47.790%; route: 2.108, 47.034%; tC2Q: 0.232, 5.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/am_dep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.293</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/am_dep_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>myOPL/u_mmr/am_dep_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/am_dep_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>myOPL/u_mmr/am_dep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 24.883%; route: 2.609, 68.982%; tC2Q: 0.232, 6.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_kon_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.182</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_kon_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myOPL/u_mmr/rhy_kon_0_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_kon_0_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myOPL/u_mmr/rhy_kon_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.634%; route: 2.498, 68.046%; tC2Q: 0.232, 6.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_kon_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.182</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_kon_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myOPL/u_mmr/rhy_kon_4_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_kon_4_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myOPL/u_mmr/rhy_kon_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.634%; route: 2.498, 68.046%; tC2Q: 0.232, 6.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/vib_dep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.166</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/vib_dep_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>myOPL/u_mmr/vib_dep_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/vib_dep_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>myOPL/u_mmr/vib_dep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.750%; route: 2.481, 67.901%; tC2Q: 0.232, 6.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_kon_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.166</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_kon_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>myOPL/u_mmr/rhy_kon_1_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_kon_1_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>myOPL/u_mmr/rhy_kon_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.750%; route: 2.481, 67.901%; tC2Q: 0.232, 6.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_kon_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.166</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_kon_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>myOPL/u_mmr/rhy_kon_2_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_kon_2_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>myOPL/u_mmr/rhy_kon_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.750%; route: 2.481, 67.901%; tC2Q: 0.232, 6.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_kon_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.166</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_kon_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>myOPL/u_mmr/rhy_kon_3_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_kon_3_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>myOPL/u_mmr/rhy_kon_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.750%; route: 2.481, 67.901%; tC2Q: 0.232, 6.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/rhy_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.038</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>myOPL/u_mmr/n704_s0/I3</td>
</tr>
<tr>
<td>249.608</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n704_s0/F</td>
</tr>
<tr>
<td>250.166</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/rhy_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>myOPL/u_mmr/rhy_en_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/rhy_en_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>myOPL/u_mmr/rhy_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.750%; route: 2.481, 67.901%; tC2Q: 0.232, 6.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/wave_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>249.442</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>myOPL/u_mmr/n668_s0/I3</td>
</tr>
<tr>
<td>249.769</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n668_s0/F</td>
</tr>
<tr>
<td>250.097</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/wave_mode_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>myOPL/u_mmr/wave_mode_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/wave_mode_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>myOPL/u_mmr/wave_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.698, 19.469%; route: 2.655, 74.060%; tC2Q: 0.232, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_ch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>myOPL/u_mmr/n700_s1/I3</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n700_s1/F</td>
</tr>
<tr>
<td>249.516</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_ch_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>myOPL/u_mmr/sel_ch_2_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_ch_2_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>myOPL/u_mmr/sel_ch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 27.727%; route: 1.939, 64.550%; tC2Q: 0.232, 7.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_ch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>myOPL/u_mmr/n700_s1/I3</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n700_s1/F</td>
</tr>
<tr>
<td>249.364</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_ch_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>myOPL/u_mmr/sel_ch_0_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_ch_0_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>myOPL/u_mmr/sel_ch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 29.202%; route: 1.788, 62.665%; tC2Q: 0.232, 8.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_ch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>myOPL/u_mmr/n700_s1/I3</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n700_s1/F</td>
</tr>
<tr>
<td>249.364</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_ch_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>myOPL/u_mmr/sel_ch_1_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_ch_1_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>myOPL/u_mmr/sel_ch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 29.202%; route: 1.788, 62.665%; tC2Q: 0.232, 8.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_ch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>myOPL/u_mmr/n700_s1/I3</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n700_s1/F</td>
</tr>
<tr>
<td>249.364</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_ch_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>myOPL/u_mmr/sel_ch_3_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_ch_3_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>myOPL/u_mmr/sel_ch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 29.202%; route: 1.788, 62.665%; tC2Q: 0.232, 8.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_sub_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>myOPL/u_mmr/n699_s0/I2</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n699_s0/F</td>
</tr>
<tr>
<td>249.193</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_sub_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>myOPL/u_mmr/sel_sub_1_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_sub_1_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>myOPL/u_mmr/sel_sub_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 31.066%; route: 1.616, 60.282%; tC2Q: 0.232, 8.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_group_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>myOPL/u_mmr/n699_s0/I2</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n699_s0/F</td>
</tr>
<tr>
<td>249.193</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_group_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>myOPL/u_mmr/sel_group_0_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_group_0_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>myOPL/u_mmr/sel_group_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 31.066%; route: 1.616, 60.282%; tC2Q: 0.232, 8.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_sub_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>myOPL/u_mmr/n699_s0/I2</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n699_s0/F</td>
</tr>
<tr>
<td>249.154</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_sub_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>myOPL/u_mmr/sel_sub_0_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_sub_0_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>myOPL/u_mmr/sel_sub_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 31.520%; route: 1.578, 59.702%; tC2Q: 0.232, 8.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_sub_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>myOPL/u_mmr/n699_s0/I2</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n699_s0/F</td>
</tr>
<tr>
<td>249.154</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_sub_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>myOPL/u_mmr/sel_sub_2_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_sub_2_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>myOPL/u_mmr/sel_sub_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 31.520%; route: 1.578, 59.702%; tC2Q: 0.232, 8.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>249.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/sel_group_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.541</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>myOPL/u_mmr/n699_s0/I2</td>
</tr>
<tr>
<td>249.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/n699_s0/F</td>
</tr>
<tr>
<td>249.154</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/sel_group_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>myOPL/u_mmr/sel_group_1_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/sel_group_1_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>myOPL/u_mmr/sel_group_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 31.520%; route: 1.578, 59.702%; tC2Q: 0.232, 8.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.872</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>myOPL/u_mmr/din_copy_0_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_0_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>myOPL/u_mmr/din_copy_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.854%; route: 1.801, 76.316%; tC2Q: 0.232, 9.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.872</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>myOPL/u_mmr/din_copy_1_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_1_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>myOPL/u_mmr/din_copy_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.854%; route: 1.801, 76.316%; tC2Q: 0.232, 9.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.868</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>myOPL/u_mmr/din_copy_4_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_4_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>myOPL/u_mmr/din_copy_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.876%; route: 1.798, 76.279%; tC2Q: 0.232, 9.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.868</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>myOPL/u_mmr/din_copy_5_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_5_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>myOPL/u_mmr/din_copy_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.876%; route: 1.798, 76.279%; tC2Q: 0.232, 9.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.868</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myOPL/u_mmr/din_copy_6_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_6_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myOPL/u_mmr/din_copy_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.876%; route: 1.798, 76.279%; tC2Q: 0.232, 9.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>248.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>242.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_addr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myOPL/u_mmr/din_copy_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>239.583</td>
<td>239.583</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>239.583</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>244.240</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>246.512</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>OPL_addr_s0/CLK</td>
</tr>
<tr>
<td>246.744</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">OPL_addr_s0/Q</td>
</tr>
<tr>
<td>247.986</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>myOPL/u_mmr/sel_group_1_s5/I0</td>
</tr>
<tr>
<td>248.313</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">myOPL/u_mmr/sel_group_1_s5/F</td>
</tr>
<tr>
<td>248.868</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">myOPL/u_mmr/din_copy_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>240.000</td>
<td>240.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>240.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>242.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>myOPL/u_mmr/din_copy_7_s0/CLK</td>
</tr>
<tr>
<td>242.808</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myOPL/u_mmr/din_copy_7_s0</td>
</tr>
<tr>
<td>242.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>myOPL/u_mmr/din_copy_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.876%; route: 1.798, 76.279%; tC2Q: 0.232, 9.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac/i2s_clk_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_2_s3/I2</td>
</tr>
<tr>
<td>250.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_2_s3/F</td>
</tr>
<tr>
<td>250.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" font-weight:bold;">dac/i2s_clk_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dac/i2s_clk_2_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/n119_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/clkdiv_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[2][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/n119_s0/I0</td>
</tr>
<tr>
<td>250.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C21[2][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n119_s0/F</td>
</tr>
<tr>
<td>250.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[2][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/clkdiv_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/clkdiv_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>251.105</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s6/I3</td>
</tr>
<tr>
<td>251.337</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C28[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s6/F</td>
</tr>
<tr>
<td>251.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][B]</td>
<td>OPL_clkgen/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_3_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[0][B]</td>
<td>OPL_clkgen/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 17.353%; route: 0.000, 0.000%; tC2Q: 1.105, 82.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.481</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>OPL_clkgen/cnt_next1_5_s6/I1</td>
</tr>
<tr>
<td>251.825</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_5_s6/F</td>
</tr>
<tr>
<td>251.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>OPL_clkgen/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_5_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>OPL_clkgen/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 38.790%; route: 0.138, 7.575%; tC2Q: 0.979, 53.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.625</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td>OPL_clkgen/cnt_next1_4_s4/I1</td>
</tr>
<tr>
<td>251.857</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_4_s4/F</td>
</tr>
<tr>
<td>251.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td>OPL_clkgen/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_4_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[1][B]</td>
<td>OPL_clkgen/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 32.103%; route: 0.282, 15.168%; tC2Q: 0.979, 52.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.481</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][A]</td>
<td>OPL_clkgen/cnt_next1_5_s5/I0</td>
</tr>
<tr>
<td>251.825</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_5_s5/F</td>
</tr>
<tr>
<td>251.832</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>OPL_clkgen/cnt_next1_6_s3/I0</td>
</tr>
<tr>
<td>252.122</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_6_s3/F</td>
</tr>
<tr>
<td>252.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>OPL_clkgen/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_6_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>OPL_clkgen/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.998, 47.026%; route: 0.145, 6.845%; tC2Q: 0.979, 46.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.476</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>OPL_clkgen/n80_s5/I0</td>
</tr>
<tr>
<td>251.867</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n80_s5/F</td>
</tr>
<tr>
<td>252.116</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td>OPL_clkgen/n81_s0/I1</td>
</tr>
<tr>
<td>252.406</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n81_s0/F</td>
</tr>
<tr>
<td>252.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td>OPL_clkgen/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[0][B]</td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.045, 43.431%; route: 0.382, 15.884%; tC2Q: 0.979, 40.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.044</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td>OPL_clkgen/n79_s0/I1</td>
</tr>
<tr>
<td>252.408</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s0/F</td>
</tr>
<tr>
<td>252.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td>OPL_clkgen/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_12_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C25[2][A]</td>
<td>OPL_clkgen/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.018, 42.269%; route: 0.411, 17.083%; tC2Q: 0.979, 40.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.476</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>OPL_clkgen/n80_s5/I0</td>
</tr>
<tr>
<td>251.867</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n80_s5/F</td>
</tr>
<tr>
<td>252.116</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>OPL_clkgen/n80_s0/I0</td>
</tr>
<tr>
<td>252.480</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n80_s0/F</td>
</tr>
<tr>
<td>252.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>OPL_clkgen/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 45.119%; route: 0.382, 15.410%; tC2Q: 0.979, 39.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.481</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][A]</td>
<td>OPL_clkgen/cnt_next1_5_s5/I0</td>
</tr>
<tr>
<td>251.825</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_5_s5/F</td>
</tr>
<tr>
<td>251.832</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][B]</td>
<td>OPL_clkgen/n83_s3/I0</td>
</tr>
<tr>
<td>252.122</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n83_s3/F</td>
</tr>
<tr>
<td>252.129</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][B]</td>
<td>OPL_clkgen/n84_s0/I1</td>
</tr>
<tr>
<td>252.493</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n84_s0/F</td>
</tr>
<tr>
<td>252.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[2][B]</td>
<td>OPL_clkgen/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_7_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[2][B]</td>
<td>OPL_clkgen/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.362, 54.628%; route: 0.152, 6.108%; tC2Q: 0.979, 39.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.476</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>OPL_clkgen/n80_s5/I0</td>
</tr>
<tr>
<td>251.867</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n80_s5/F</td>
</tr>
<tr>
<td>252.140</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[1][A]</td>
<td>OPL_clkgen/n82_s0/I1</td>
</tr>
<tr>
<td>252.504</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C21[1][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n82_s0/F</td>
</tr>
<tr>
<td>252.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[1][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[1][A]</td>
<td>OPL_clkgen/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_9_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[1][A]</td>
<td>OPL_clkgen/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 44.682%; route: 0.406, 16.229%; tC2Q: 0.979, 39.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.481</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[2][A]</td>
<td>OPL_clkgen/cnt_next1_5_s5/I0</td>
</tr>
<tr>
<td>251.825</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_5_s5/F</td>
</tr>
<tr>
<td>251.832</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][B]</td>
<td>OPL_clkgen/n83_s3/I0</td>
</tr>
<tr>
<td>252.122</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n83_s3/F</td>
</tr>
<tr>
<td>252.248</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>OPL_clkgen/n83_s0/I2</td>
</tr>
<tr>
<td>252.612</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n83_s0/F</td>
</tr>
<tr>
<td>252.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>OPL_clkgen/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_8_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>OPL_clkgen/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.362, 52.147%; route: 0.271, 10.372%; tC2Q: 0.979, 37.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.357</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][B]</td>
<td>OPL_clkgen/n76_s3/I0</td>
</tr>
<tr>
<td>251.748</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C26[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s3/F</td>
</tr>
<tr>
<td>252.160</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>OPL_clkgen/n76_s1/I0</td>
</tr>
<tr>
<td>252.524</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s1/F</td>
</tr>
<tr>
<td>252.531</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td>OPL_clkgen/n76_s0/I0</td>
</tr>
<tr>
<td>252.763</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s0/F</td>
</tr>
<tr>
<td>252.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td>OPL_clkgen/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22[2][A]</td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.351, 48.893%; route: 0.433, 15.680%; tC2Q: 0.979, 35.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.193</td>
<td>0.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>OPL_clkgen/n78_s1/I0</td>
</tr>
<tr>
<td>252.425</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n78_s1/F</td>
</tr>
<tr>
<td>252.547</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>OPL_clkgen/n78_s0/I1</td>
</tr>
<tr>
<td>252.837</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n78_s0/F</td>
</tr>
<tr>
<td>252.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>OPL_clkgen/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_13_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>OPL_clkgen/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.176, 41.446%; route: 0.683, 24.054%; tC2Q: 0.979, 34.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.357</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][B]</td>
<td>OPL_clkgen/n76_s3/I0</td>
</tr>
<tr>
<td>251.748</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C26[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s3/F</td>
</tr>
<tr>
<td>252.163</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>OPL_clkgen/n77_s2/I0</td>
</tr>
<tr>
<td>252.453</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C21[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n77_s2/F</td>
</tr>
<tr>
<td>252.579</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>OPL_clkgen/n77_s0/I1</td>
</tr>
<tr>
<td>252.943</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n77_s0/F</td>
</tr>
<tr>
<td>252.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>OPL_clkgen/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 47.879%; route: 0.555, 18.855%; tC2Q: 0.979, 33.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.357</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][B]</td>
<td>OPL_clkgen/n76_s3/I0</td>
</tr>
<tr>
<td>251.748</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C26[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s3/F</td>
</tr>
<tr>
<td>252.160</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>OPL_clkgen/n76_s1/I0</td>
</tr>
<tr>
<td>252.551</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n76_s1/F</td>
</tr>
<tr>
<td>252.682</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td>OPL_clkgen/n73_s4/I1</td>
</tr>
<tr>
<td>252.914</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n73_s4/F</td>
</tr>
<tr>
<td>252.917</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>OPL_clkgen/n73_s0/I0</td>
</tr>
<tr>
<td>253.207</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n73_s0/F</td>
</tr>
<tr>
<td>253.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>OPL_clkgen/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_18_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>OPL_clkgen/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.668, 52.007%; route: 0.560, 17.470%; tC2Q: 0.979, 30.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.549</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][B]</td>
<td>OPL_clkgen/n75_s2/I1</td>
</tr>
<tr>
<td>252.839</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C24[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n75_s2/F</td>
</tr>
<tr>
<td>252.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>OPL_clkgen/n75_s0/I1</td>
</tr>
<tr>
<td>253.310</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n75_s0/F</td>
</tr>
<tr>
<td>253.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>OPL_clkgen/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_16_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>OPL_clkgen/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.523, 46.008%; route: 0.808, 24.419%; tC2Q: 0.979, 29.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[3][B]</td>
<td>OPL_clkgen/n73_s3/I0</td>
</tr>
<tr>
<td>252.737</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C22[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n73_s3/F</td>
</tr>
<tr>
<td>252.864</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td>OPL_clkgen/n72_s2/I0</td>
</tr>
<tr>
<td>253.208</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n72_s2/F</td>
</tr>
<tr>
<td>253.212</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>OPL_clkgen/n72_s0/I1</td>
</tr>
<tr>
<td>253.502</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n72_s0/F</td>
</tr>
<tr>
<td>253.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>OPL_clkgen/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_19_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>OPL_clkgen/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.833, 52.348%; route: 0.690, 19.695%; tC2Q: 0.979, 27.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>252.842</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td>OPL_clkgen/n69_s0/I1</td>
</tr>
<tr>
<td>253.186</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s0/F</td>
</tr>
<tr>
<td>253.193</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>OPL_clkgen/n68_s0/I2</td>
</tr>
<tr>
<td>253.537</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n68_s0/F</td>
</tr>
<tr>
<td>253.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>OPL_clkgen/cnt_23_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 52.782%; route: 0.691, 19.542%; tC2Q: 0.979, 27.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>252.842</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td>OPL_clkgen/n69_s0/I1</td>
</tr>
<tr>
<td>253.186</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s0/F</td>
</tr>
<tr>
<td>253.544</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>OPL_clkgen/cnt_22_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_22_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>OPL_clkgen/cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.523, 42.977%; route: 1.042, 29.399%; tC2Q: 0.979, 27.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[3][B]</td>
<td>OPL_clkgen/n73_s3/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n73_s3/F</td>
</tr>
<tr>
<td>252.842</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>OPL_clkgen/n70_s3/I0</td>
</tr>
<tr>
<td>253.186</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C22[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n70_s3/F</td>
</tr>
<tr>
<td>253.314</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>OPL_clkgen/n71_s1/I2</td>
</tr>
<tr>
<td>253.604</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n71_s1/F</td>
</tr>
<tr>
<td>253.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>OPL_clkgen/cnt_20_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_20_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>OPL_clkgen/cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.813, 50.307%; route: 0.812, 22.530%; tC2Q: 0.979, 27.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[3][B]</td>
<td>OPL_clkgen/n73_s3/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n73_s3/F</td>
</tr>
<tr>
<td>252.842</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>OPL_clkgen/n70_s3/I0</td>
</tr>
<tr>
<td>253.186</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C22[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n70_s3/F</td>
</tr>
<tr>
<td>253.314</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>OPL_clkgen/n70_s0/I2</td>
</tr>
<tr>
<td>253.604</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n70_s0/F</td>
</tr>
<tr>
<td>253.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>OPL_clkgen/cnt_21_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_21_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>OPL_clkgen/cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.813, 50.307%; route: 0.812, 22.530%; tC2Q: 0.979, 27.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>252.848</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][B]</td>
<td>OPL_clkgen/n66_s4/I0</td>
</tr>
<tr>
<td>253.239</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C23[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n66_s4/F</td>
</tr>
<tr>
<td>253.366</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>OPL_clkgen/n66_s0/I3</td>
</tr>
<tr>
<td>253.710</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n66_s0/F</td>
</tr>
<tr>
<td>253.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>OPL_clkgen/cnt_25_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_25_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>OPL_clkgen/cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.914, 51.586%; route: 0.817, 22.030%; tC2Q: 0.979, 26.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2s_clk[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2s_clk[2]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R40C26[0][A]</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>250.979</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>251.343</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>251.620</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>251.910</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>252.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[3][A]</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>252.423</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C22[3][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>252.427</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>252.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C22[1][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>252.848</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][B]</td>
<td>OPL_clkgen/n66_s4/I0</td>
</tr>
<tr>
<td>253.239</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C23[3][B]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n66_s4/F</td>
</tr>
<tr>
<td>253.366</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>OPL_clkgen/n67_s0/I3</td>
</tr>
<tr>
<td>253.710</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" background: #97FFFF;">OPL_clkgen/n67_s0/F</td>
</tr>
<tr>
<td>253.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">OPL_clkgen/cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>OPL_clkgen/cnt_24_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OPL_clkgen/cnt_24_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>OPL_clkgen/cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.914, 51.586%; route: 0.817, 22.030%; tC2Q: 0.979, 26.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>256.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_DTr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>activity_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>569</td>
<td>R39C21[2][B]</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>251.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>OPL_DTr_1_s0/CLK</td>
</tr>
<tr>
<td>252.122</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">OPL_DTr_1_s0/Q</td>
</tr>
<tr>
<td>252.254</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>n125_s2/I2</td>
</tr>
<tr>
<td>252.489</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">n125_s2/F</td>
</tr>
<tr>
<td>252.751</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>n132_s1/I2</td>
</tr>
<tr>
<td>253.041</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>253.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>n132_s0/I2</td>
</tr>
<tr>
<td>253.454</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" background: #97FFFF;">n132_s0/F</td>
</tr>
<tr>
<td>253.576</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td>n147_s/I1</td>
</tr>
<tr>
<td>253.808</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">n147_s/SUM</td>
</tr>
<tr>
<td>253.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">activity_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>254.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[1]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>256.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>activity_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>256.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>activity_cnt_0_s0</td>
</tr>
<tr>
<td>256.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>activity_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.047, 55.489%; route: 0.639, 33.858%; tC2Q: 0.201, 10.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OPL_DTr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>OPL_DTr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>OPL_DTr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OPL_DTr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>OPL_DTr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>OPL_DTr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PWM_acc_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>PWM_acc_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>PWM_acc_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_mmr/selreg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_mmr/selreg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_mmr/selreg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_mmr/sel_group_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_mmr/sel_group_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_mmr/sel_group_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_mmr/sel_ch_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_mmr/sel_ch_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_mmr/sel_ch_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_mmr/sel_ch_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_mmr/sel_ch_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_mmr/sel_ch_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkdiv_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>OPL_clkgen/clkdiv_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>myOPL/u_eg/u_egcnt/eg_cnt_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>569</td>
<td>clkdiv_Z</td>
<td>-1.389</td>
<td>2.956</td>
</tr>
<tr>
<td>357</td>
<td>cenop_Z</td>
<td>5.816</td>
<td>2.002</td>
</tr>
<tr>
<td>94</td>
<td>clk100mhz</td>
<td>-8.221</td>
<td>2.274</td>
</tr>
<tr>
<td>61</td>
<td>cur[0]</td>
<td>4.831</td>
<td>1.318</td>
</tr>
<tr>
<td>55</td>
<td>ctrl_dly[5]</td>
<td>0.245</td>
<td>1.000</td>
</tr>
<tr>
<td>47</td>
<td>bits[0]_0_5</td>
<td>-1.325</td>
<td>1.325</td>
</tr>
<tr>
<td>35</td>
<td>n198_5</td>
<td>5.816</td>
<td>2.038</td>
</tr>
<tr>
<td>33</td>
<td>bits[0]_1_9</td>
<td>-1.370</td>
<td>1.300</td>
</tr>
<tr>
<td>32</td>
<td>din_copy[0]</td>
<td>7.516</td>
<td>1.526</td>
</tr>
<tr>
<td>31</td>
<td>cur[1]</td>
<td>5.459</td>
<td>0.982</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R32C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R36C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R39C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C18</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C21</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
