
library IEEE;
use IEEE.std_logic_1164.all;
 
entity anot_bench is
end anot_bench; 
architecture tb of anot_bench is


component not_gate is
port(
  a: in std_logic;

  q: out std_logic);
end component;

signal a_in, b_in, q_out: std_ulogic;

begin

  
  DUT: not_gate port map(a_in, q_out);

  process
  begin
    a_in <= '0';

    wait for 100 ns;
    

   
    a_in <= '1';

    wait for 100 ns;
   

 

    
    wait;
  end process;
end tb;
