<stg><name>correlator</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:6 %temp_input = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_input"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln37 = bitcast i32 %input_signal_read

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %store_ln26 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln26 = br void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln26 = icmp_eq  i6 %i_1, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln26 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln26 = br i1 %icmp_ln26, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
.split7:0 %zext_ln26 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split7:2 %call_ln0 = call void @correlator_Pipeline_1, i32 %temp_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:63 %codebook_30_addr = getelementptr i32 %codebook_30, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_30_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.split7:64 %codebook_30_load = load i6 %codebook_30_addr

]]></Node>
<StgValue><ssdm name="codebook_30_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:67 %store_ln26 = store i6 %add_ln26, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
:0 %ret_ln55 = ret

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split7:2 %call_ln0 = call void @correlator_Pipeline_1, i32 %temp_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.split7:64 %codebook_30_load = load i6 %codebook_30_addr

]]></Node>
<StgValue><ssdm name="codebook_30_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:65 %mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:65 %mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:3 %codebook_0_addr = getelementptr i32 %codebook_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
.split7:4 %codebook_0_load = load i6 %codebook_0_addr

]]></Node>
<StgValue><ssdm name="codebook_0_load"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:5 %codebook_1_addr = getelementptr i32 %codebook_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split7:6 %codebook_1_load = load i6 %codebook_1_addr

]]></Node>
<StgValue><ssdm name="codebook_1_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:7 %codebook_2_addr = getelementptr i32 %codebook_2, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split7:8 %codebook_2_load = load i6 %codebook_2_addr

]]></Node>
<StgValue><ssdm name="codebook_2_load"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:9 %codebook_3_addr = getelementptr i32 %codebook_3, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
.split7:10 %codebook_3_load = load i6 %codebook_3_addr

]]></Node>
<StgValue><ssdm name="codebook_3_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:11 %codebook_4_addr = getelementptr i32 %codebook_4, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.split7:12 %codebook_4_load = load i6 %codebook_4_addr

]]></Node>
<StgValue><ssdm name="codebook_4_load"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:13 %codebook_5_addr = getelementptr i32 %codebook_5, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_5_addr"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.split7:14 %codebook_5_load = load i6 %codebook_5_addr

]]></Node>
<StgValue><ssdm name="codebook_5_load"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:15 %codebook_6_addr = getelementptr i32 %codebook_6, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_6_addr"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.split7:16 %codebook_6_load = load i6 %codebook_6_addr

]]></Node>
<StgValue><ssdm name="codebook_6_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:17 %codebook_7_addr = getelementptr i32 %codebook_7, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_7_addr"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
.split7:18 %codebook_7_load = load i6 %codebook_7_addr

]]></Node>
<StgValue><ssdm name="codebook_7_load"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:19 %codebook_8_addr = getelementptr i32 %codebook_8, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_8_addr"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split7:20 %codebook_8_load = load i6 %codebook_8_addr

]]></Node>
<StgValue><ssdm name="codebook_8_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:21 %codebook_9_addr = getelementptr i32 %codebook_9, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_9_addr"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
.split7:22 %codebook_9_load = load i6 %codebook_9_addr

]]></Node>
<StgValue><ssdm name="codebook_9_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:23 %codebook_10_addr = getelementptr i32 %codebook_10, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_10_addr"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
.split7:24 %codebook_10_load = load i6 %codebook_10_addr

]]></Node>
<StgValue><ssdm name="codebook_10_load"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:25 %codebook_11_addr = getelementptr i32 %codebook_11, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_11_addr"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split7:26 %codebook_11_load = load i6 %codebook_11_addr

]]></Node>
<StgValue><ssdm name="codebook_11_load"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:27 %codebook_12_addr = getelementptr i32 %codebook_12, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_12_addr"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.split7:28 %codebook_12_load = load i6 %codebook_12_addr

]]></Node>
<StgValue><ssdm name="codebook_12_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:29 %codebook_13_addr = getelementptr i32 %codebook_13, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_13_addr"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
.split7:30 %codebook_13_load = load i6 %codebook_13_addr

]]></Node>
<StgValue><ssdm name="codebook_13_load"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:31 %codebook_14_addr = getelementptr i32 %codebook_14, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_14_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
.split7:32 %codebook_14_load = load i6 %codebook_14_addr

]]></Node>
<StgValue><ssdm name="codebook_14_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:33 %codebook_15_addr = getelementptr i32 %codebook_15, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_15_addr"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
.split7:34 %codebook_15_load = load i6 %codebook_15_addr

]]></Node>
<StgValue><ssdm name="codebook_15_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:35 %codebook_16_addr = getelementptr i32 %codebook_16, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_16_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
.split7:36 %codebook_16_load = load i6 %codebook_16_addr

]]></Node>
<StgValue><ssdm name="codebook_16_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:37 %codebook_17_addr = getelementptr i32 %codebook_17, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_17_addr"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
.split7:38 %codebook_17_load = load i6 %codebook_17_addr

]]></Node>
<StgValue><ssdm name="codebook_17_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:39 %codebook_18_addr = getelementptr i32 %codebook_18, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_18_addr"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.split7:40 %codebook_18_load = load i6 %codebook_18_addr

]]></Node>
<StgValue><ssdm name="codebook_18_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:41 %codebook_19_addr = getelementptr i32 %codebook_19, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_19_addr"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
.split7:42 %codebook_19_load = load i6 %codebook_19_addr

]]></Node>
<StgValue><ssdm name="codebook_19_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:43 %codebook_20_addr = getelementptr i32 %codebook_20, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_20_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
.split7:44 %codebook_20_load = load i6 %codebook_20_addr

]]></Node>
<StgValue><ssdm name="codebook_20_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:45 %codebook_21_addr = getelementptr i32 %codebook_21, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_21_addr"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
.split7:46 %codebook_21_load = load i6 %codebook_21_addr

]]></Node>
<StgValue><ssdm name="codebook_21_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:47 %codebook_22_addr = getelementptr i32 %codebook_22, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_22_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
.split7:48 %codebook_22_load = load i6 %codebook_22_addr

]]></Node>
<StgValue><ssdm name="codebook_22_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:49 %codebook_23_addr = getelementptr i32 %codebook_23, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_23_addr"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
.split7:50 %codebook_23_load = load i6 %codebook_23_addr

]]></Node>
<StgValue><ssdm name="codebook_23_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:51 %codebook_24_addr = getelementptr i32 %codebook_24, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_24_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
.split7:52 %codebook_24_load = load i6 %codebook_24_addr

]]></Node>
<StgValue><ssdm name="codebook_24_load"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:53 %codebook_25_addr = getelementptr i32 %codebook_25, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_25_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
.split7:54 %codebook_25_load = load i6 %codebook_25_addr

]]></Node>
<StgValue><ssdm name="codebook_25_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:55 %codebook_26_addr = getelementptr i32 %codebook_26, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_26_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
.split7:56 %codebook_26_load = load i6 %codebook_26_addr

]]></Node>
<StgValue><ssdm name="codebook_26_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:57 %codebook_27_addr = getelementptr i32 %codebook_27, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_27_addr"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
.split7:58 %codebook_27_load = load i6 %codebook_27_addr

]]></Node>
<StgValue><ssdm name="codebook_27_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:59 %codebook_28_addr = getelementptr i32 %codebook_28, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_28_addr"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.split7:60 %codebook_28_load = load i6 %codebook_28_addr

]]></Node>
<StgValue><ssdm name="codebook_28_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:61 %codebook_29_addr = getelementptr i32 %codebook_29, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="codebook_29_addr"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
.split7:62 %codebook_29_load = load i6 %codebook_29_addr

]]></Node>
<StgValue><ssdm name="codebook_29_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:65 %mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
.split7:4 %codebook_0_load = load i6 %codebook_0_addr

]]></Node>
<StgValue><ssdm name="codebook_0_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split7:6 %codebook_1_load = load i6 %codebook_1_addr

]]></Node>
<StgValue><ssdm name="codebook_1_load"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split7:8 %codebook_2_load = load i6 %codebook_2_addr

]]></Node>
<StgValue><ssdm name="codebook_2_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
.split7:10 %codebook_3_load = load i6 %codebook_3_addr

]]></Node>
<StgValue><ssdm name="codebook_3_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.split7:12 %codebook_4_load = load i6 %codebook_4_addr

]]></Node>
<StgValue><ssdm name="codebook_4_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.split7:14 %codebook_5_load = load i6 %codebook_5_addr

]]></Node>
<StgValue><ssdm name="codebook_5_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.split7:16 %codebook_6_load = load i6 %codebook_6_addr

]]></Node>
<StgValue><ssdm name="codebook_6_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
.split7:18 %codebook_7_load = load i6 %codebook_7_addr

]]></Node>
<StgValue><ssdm name="codebook_7_load"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split7:20 %codebook_8_load = load i6 %codebook_8_addr

]]></Node>
<StgValue><ssdm name="codebook_8_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
.split7:22 %codebook_9_load = load i6 %codebook_9_addr

]]></Node>
<StgValue><ssdm name="codebook_9_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
.split7:24 %codebook_10_load = load i6 %codebook_10_addr

]]></Node>
<StgValue><ssdm name="codebook_10_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split7:26 %codebook_11_load = load i6 %codebook_11_addr

]]></Node>
<StgValue><ssdm name="codebook_11_load"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.split7:28 %codebook_12_load = load i6 %codebook_12_addr

]]></Node>
<StgValue><ssdm name="codebook_12_load"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
.split7:30 %codebook_13_load = load i6 %codebook_13_addr

]]></Node>
<StgValue><ssdm name="codebook_13_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
.split7:32 %codebook_14_load = load i6 %codebook_14_addr

]]></Node>
<StgValue><ssdm name="codebook_14_load"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
.split7:34 %codebook_15_load = load i6 %codebook_15_addr

]]></Node>
<StgValue><ssdm name="codebook_15_load"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
.split7:36 %codebook_16_load = load i6 %codebook_16_addr

]]></Node>
<StgValue><ssdm name="codebook_16_load"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
.split7:38 %codebook_17_load = load i6 %codebook_17_addr

]]></Node>
<StgValue><ssdm name="codebook_17_load"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.split7:40 %codebook_18_load = load i6 %codebook_18_addr

]]></Node>
<StgValue><ssdm name="codebook_18_load"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
.split7:42 %codebook_19_load = load i6 %codebook_19_addr

]]></Node>
<StgValue><ssdm name="codebook_19_load"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
.split7:44 %codebook_20_load = load i6 %codebook_20_addr

]]></Node>
<StgValue><ssdm name="codebook_20_load"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
.split7:46 %codebook_21_load = load i6 %codebook_21_addr

]]></Node>
<StgValue><ssdm name="codebook_21_load"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
.split7:48 %codebook_22_load = load i6 %codebook_22_addr

]]></Node>
<StgValue><ssdm name="codebook_22_load"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
.split7:50 %codebook_23_load = load i6 %codebook_23_addr

]]></Node>
<StgValue><ssdm name="codebook_23_load"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
.split7:52 %codebook_24_load = load i6 %codebook_24_addr

]]></Node>
<StgValue><ssdm name="codebook_24_load"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
.split7:54 %codebook_25_load = load i6 %codebook_25_addr

]]></Node>
<StgValue><ssdm name="codebook_25_load"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
.split7:56 %codebook_26_load = load i6 %codebook_26_addr

]]></Node>
<StgValue><ssdm name="codebook_26_load"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
.split7:58 %codebook_27_load = load i6 %codebook_27_addr

]]></Node>
<StgValue><ssdm name="codebook_27_load"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.split7:60 %codebook_28_load = load i6 %codebook_28_addr

]]></Node>
<StgValue><ssdm name="codebook_28_load"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
.split7:62 %codebook_29_load = load i6 %codebook_29_addr

]]></Node>
<StgValue><ssdm name="codebook_29_load"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:65 %mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0" op_36_bw="0">
<![CDATA[
.split7:66 %call_ln37 = call void @correlator_Pipeline_ONE_CORRELATOR, i32 %temp_input, i32 %bitcast_ln37, i32 %codebook_0_load, i32 %codebook_1_load, i32 %codebook_2_load, i32 %codebook_3_load, i32 %codebook_4_load, i32 %codebook_5_load, i32 %codebook_6_load, i32 %codebook_7_load, i32 %codebook_8_load, i32 %codebook_9_load, i32 %codebook_10_load, i32 %codebook_11_load, i32 %codebook_12_load, i32 %codebook_13_load, i32 %codebook_14_load, i32 %codebook_15_load, i32 %codebook_16_load, i32 %codebook_17_load, i32 %codebook_18_load, i32 %codebook_19_load, i32 %codebook_20_load, i32 %codebook_21_load, i32 %codebook_22_load, i32 %codebook_23_load, i32 %codebook_24_load, i32 %codebook_25_load, i32 %codebook_26_load, i32 %codebook_27_load, i32 %codebook_28_load, i32 %codebook_29_load, i32 %mul_s, i32 %output_signal

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0" op_36_bw="0">
<![CDATA[
.split7:66 %call_ln37 = call void @correlator_Pipeline_ONE_CORRELATOR, i32 %temp_input, i32 %bitcast_ln37, i32 %codebook_0_load, i32 %codebook_1_load, i32 %codebook_2_load, i32 %codebook_3_load, i32 %codebook_4_load, i32 %codebook_5_load, i32 %codebook_6_load, i32 %codebook_7_load, i32 %codebook_8_load, i32 %codebook_9_load, i32 %codebook_10_load, i32 %codebook_11_load, i32 %codebook_12_load, i32 %codebook_13_load, i32 %codebook_14_load, i32 %codebook_15_load, i32 %codebook_16_load, i32 %codebook_17_load, i32 %codebook_18_load, i32 %codebook_19_load, i32 %codebook_20_load, i32 %codebook_21_load, i32 %codebook_22_load, i32 %codebook_23_load, i32 %codebook_24_load, i32 %codebook_25_load, i32 %codebook_26_load, i32 %codebook_27_load, i32 %codebook_28_load, i32 %codebook_29_load, i32 %mul_s, i32 %output_signal

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.split7:68 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
