$date
	Thu Mar 23 14:47:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! z_valid_o [3:0] $end
$var wire 2 " row_ready_o [1:0] $end
$var wire 1 # reset_i $end
$var wire 128 $ flat_z_o [127:0] $end
$var wire 64 % flat_row_i [63:0] $end
$var wire 128 & flat_correct_o [127:0] $end
$var wire 64 ' flat_col_i [63:0] $end
$var wire 1 ( error_o $end
$var wire 2 ) col_ready_o [1:0] $end
$var wire 1 * clk_i $end
$var parameter 32 + array_height_p $end
$var parameter 32 , array_width_p $end
$var parameter 96 - max_clks $end
$var parameter 32 . width_p $end
$var reg 2 / col_valid_i [1:0] $end
$var reg 1 0 en_i $end
$var reg 2 1 flush_i [1:0] $end
$var reg 2 2 row_valid_i [1:0] $end
$var reg 1 3 timeout_o $end
$var reg 4 4 z_yumi_i [3:0] $end
$var integer 32 5 i [31:0] $end
$scope begin genblk1[0] $end
$var parameter 2 6 j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 7 j $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 8 j $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 9 j $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 : j $end
$scope begin genblk1[0] $end
$var parameter 2 ; k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 < k $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 = j $end
$scope begin genblk1[0] $end
$var parameter 2 > k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ? k $end
$upscope $end
$upscope $end
$scope begin genblk4[0] $end
$var parameter 2 @ j $end
$scope begin genblk1[0] $end
$var parameter 2 A k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 B k $end
$upscope $end
$upscope $end
$scope begin genblk4[1] $end
$var parameter 2 C j $end
$scope begin genblk1[0] $end
$var parameter 2 D k $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 E k $end
$upscope $end
$upscope $end
$scope module cg $end
$var parameter 32 F cycle_time_p $end
$var reg 1 * clk_o $end
$upscope $end
$scope module dut $end
$var wire 1 * clk_i $end
$var wire 64 G col_i [63:0] $end
$var wire 2 H col_valid_i [1:0] $end
$var wire 1 0 en_i $end
$var wire 2 I flush_i [1:0] $end
$var wire 64 J row_i [63:0] $end
$var wire 2 K row_valid_i [1:0] $end
$var wire 4 L z_yumi_i [3:0] $end
$var wire 4 M z_valid_o [3:0] $end
$var wire 128 N z_o [127:0] $end
$var wire 2 O row_ready_o [1:0] $end
$var wire 1 # reset_i $end
$var wire 2 P col_ready_o [1:0] $end
$var parameter 32 Q array_height_p $end
$var parameter 32 R array_width_p $end
$var parameter 32 S width_p $end
$scope begin genblk1[0] $end
$var parameter 2 T i $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 U i $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 V i $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 W i $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 X i $end
$scope begin genblk1[0] $end
$var parameter 2 Y j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 Z j $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 [ i $end
$scope begin genblk1[0] $end
$var parameter 2 \ j $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ] j $end
$upscope $end
$upscope $end
$scope begin genblk4[0] $end
$var parameter 2 ^ i $end
$upscope $end
$scope begin genblk4[1] $end
$var parameter 2 _ i $end
$upscope $end
$scope begin genblk5[0] $end
$var parameter 2 ` i $end
$upscope $end
$scope begin genblk5[1] $end
$var parameter 2 a i $end
$upscope $end
$scope begin genblk6[0] $end
$var parameter 2 b i $end
$scope begin genblk1[0] $end
$var parameter 2 c j $end
$scope module mac_inst $end
$var wire 32 d a_i [31:0] $end
$var wire 32 e a_o [31:0] $end
$var wire 1 f a_ready_o $end
$var wire 1 g a_valid_i $end
$var wire 1 h a_valid_o $end
$var wire 1 i accum_valid_o $end
$var wire 32 j b_i [31:0] $end
$var wire 32 k b_o [31:0] $end
$var wire 1 l b_ready_o $end
$var wire 1 m b_valid_i $end
$var wire 1 n b_valid_o $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 o flush_i $end
$var wire 1 # reset_i $end
$var wire 1 p flush_o $end
$var wire 1 q b_yumi_i $end
$var wire 32 r accum_o [31:0] $end
$var wire 1 s a_yumi_i $end
$var parameter 32 t width_p $end
$var reg 32 u a_r [31:0] $end
$var reg 32 v accum_r [31:0] $end
$var reg 32 w b_r [31:0] $end
$var reg 1 p flush_r $end
$var reg 32 x product_r [31:0] $end
$var reg 1 y reset_flush_r $end
$var reg 8 z state_n [7:0] $end
$var reg 8 { state_r [7:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 | j $end
$scope module mac_inst $end
$var wire 32 } a_i [31:0] $end
$var wire 32 ~ a_o [31:0] $end
$var wire 1 s a_ready_o $end
$var wire 1 h a_valid_i $end
$var wire 1 !" a_valid_o $end
$var wire 1 "" a_yumi_i $end
$var wire 1 #" accum_valid_o $end
$var wire 32 $" b_i [31:0] $end
$var wire 32 %" b_o [31:0] $end
$var wire 1 &" b_ready_o $end
$var wire 1 '" b_valid_i $end
$var wire 1 (" b_valid_o $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 p flush_i $end
$var wire 1 )" flush_o $end
$var wire 1 # reset_i $end
$var wire 1 *" b_yumi_i $end
$var wire 32 +" accum_o [31:0] $end
$var parameter 32 ," width_p $end
$var reg 32 -" a_r [31:0] $end
$var reg 32 ." accum_r [31:0] $end
$var reg 32 /" b_r [31:0] $end
$var reg 1 0" flush_r $end
$var reg 32 1" product_r [31:0] $end
$var reg 1 2" reset_flush_r $end
$var reg 8 3" state_n [7:0] $end
$var reg 8 4" state_r [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[1] $end
$var parameter 2 5" i $end
$scope begin genblk1[0] $end
$var parameter 2 6" j $end
$scope module mac_inst $end
$var wire 32 7" a_i [31:0] $end
$var wire 32 8" a_o [31:0] $end
$var wire 1 9" a_ready_o $end
$var wire 1 :" a_valid_i $end
$var wire 1 ;" a_valid_o $end
$var wire 1 <" accum_valid_o $end
$var wire 32 =" b_i [31:0] $end
$var wire 32 >" b_o [31:0] $end
$var wire 1 q b_ready_o $end
$var wire 1 n b_valid_i $end
$var wire 1 ?" b_valid_o $end
$var wire 1 @" b_yumi_i $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 A" flush_i $end
$var wire 1 # reset_i $end
$var wire 1 B" flush_o $end
$var wire 32 C" accum_o [31:0] $end
$var wire 1 D" a_yumi_i $end
$var parameter 32 E" width_p $end
$var reg 32 F" a_r [31:0] $end
$var reg 32 G" accum_r [31:0] $end
$var reg 32 H" b_r [31:0] $end
$var reg 1 B" flush_r $end
$var reg 32 I" product_r [31:0] $end
$var reg 1 J" reset_flush_r $end
$var reg 8 K" state_n [7:0] $end
$var reg 8 L" state_r [7:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 M" j $end
$scope module mac_inst $end
$var wire 32 N" a_i [31:0] $end
$var wire 32 O" a_o [31:0] $end
$var wire 1 D" a_ready_o $end
$var wire 1 ;" a_valid_i $end
$var wire 1 P" a_valid_o $end
$var wire 1 Q" a_yumi_i $end
$var wire 1 R" accum_valid_o $end
$var wire 32 S" b_i [31:0] $end
$var wire 32 T" b_o [31:0] $end
$var wire 1 *" b_ready_o $end
$var wire 1 (" b_valid_i $end
$var wire 1 U" b_valid_o $end
$var wire 1 V" b_yumi_i $end
$var wire 1 * clk_i $end
$var wire 1 0 en_i $end
$var wire 1 B" flush_i $end
$var wire 1 W" flush_o $end
$var wire 1 # reset_i $end
$var wire 32 X" accum_o [31:0] $end
$var parameter 32 Y" width_p $end
$var reg 32 Z" a_r [31:0] $end
$var reg 32 [" accum_r [31:0] $end
$var reg 32 \" b_r [31:0] $end
$var reg 1 ]" flush_r $end
$var reg 32 ^" product_r [31:0] $end
$var reg 1 _" reset_flush_r $end
$var reg 8 `" state_n [7:0] $end
$var reg 8 a" state_r [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module rg $end
$var wire 1 b" clk_i $end
$var wire 1 c" phase_lo_r $end
$var wire 1 d" phase_hi_r $end
$var wire 1 e" in_phase_2 $end
$var wire 1 f" in_phase_1 $end
$var wire 1 # async_reset_o $end
$var parameter 32 g" num_clocks_p $end
$var parameter 32 h" reset_cycles_hi_p $end
$var parameter 32 i" reset_cycles_lo_p $end
$var reg 4 j" ctr_hi_r [3:0] $end
$var reg 1 k" ctr_lo_r $end
$scope begin rof[0] $end
$var parameter 2 l" i $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 m" idx [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 n" idx [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$var reg 32 o" \col_i[0] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 p" \col_i[1] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 q" \row_i[0] [31:0] $end
$upscope $end
$scope module testbench $end
$var reg 32 r" \row_i[1] [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 l"
b1 i"
b1010 h"
b1 g"
b100000 Y"
b1 M"
b100000 E"
b0 6"
b1 5"
b100000 ,"
b1 |
b100000 t
b0 c
b0 b
b1 a
b0 `
b1 _
b0 ^
b1 ]
b0 \
b1 [
b1 Z
b0 Y
b0 X
b1 W
b0 V
b1 U
b0 T
b100000 S
b10 R
b10 Q
b1010 F
b1 E
b0 D
b1 C
b1 B
b0 A
b0 @
b1 ?
b0 >
b1 =
b1 <
b0 ;
b0 :
b1 9
b0 8
b1 7
b0 6
b100000 .
b1000 -
b10 ,
b10 +
$end
#0
$dumpvars
b0 r"
b0 q"
b0 p"
b0 o"
b10 n"
b10 m"
0k"
b0 j"
0f"
0e"
0d"
0c"
0b"
bx a"
bx `"
x_"
bx ^"
x]"
bx \"
bx ["
bx Z"
bx X"
xW"
1V"
xU"
bx T"
bx S"
xR"
1Q"
xP"
bx O"
bx N"
bx L"
bx K"
xJ"
bx I"
bx H"
bx G"
bx F"
xD"
bx C"
xB"
0A"
1@"
x?"
bx >"
bx ="
0<"
x;"
0:"
x9"
bx 8"
b0 7"
bx 4"
bx 3"
x2"
bx 1"
x0"
bx /"
bx ."
bx -"
bx +"
x*"
x)"
x("
0'"
x&"
bx %"
b0 $"
x#"
1""
x!"
bx ~
bx }
bx {
bx z
xy
bx x
bx w
bx v
bx u
xs
bx r
xq
xp
0o
xn
0m
xl
bx k
b0 j
0i
xh
0g
xf
bx e
b0 d
bx P
bx O
bx N
bx00 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 5
b0 4
13
b0 2
b0 1
10
b0 /
0*
bx )
1(
b0 '
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 &
b0 %
bx $
0#
bx "
bx00 !
$end
#5000
1b"
1*
#10000
1#
1f"
1c"
1k"
0b"
0*
#15000
b1 `"
1D"
1*"
0P"
0U"
b1 K"
19"
1q
0;"
0?"
b1 3"
1s
1&"
0!"
0("
b1 z
b11 "
b11 O
1f
b11 )
b11 P
1l
0h
0n
b0 X"
b0 ["
b0 ^"
b0 T"
b0 \"
b0 O"
b0 Z"
0W"
0]"
b1 a"
b0 C"
b0 G"
b0 I"
b0 >"
b0 H"
b0 8"
b0 N"
b0 F"
0R"
0B"
b1 L"
b0 +"
b0 ."
b0 1"
b0 %"
b0 S"
b0 /"
b0 ~
b0 -"
0)"
00"
b1 4"
b0 $
b0 N
b0 r
b0 v
b0 x
b0 k
b0 ="
b0 w
b0 e
b0 }
b0 u
b0 !
b0 M
0#"
0p
b1 {
1b"
1*
#20000
b1 j"
0b"
0*
#25000
0y
02"
0J"
0_"
1b"
1*
#30000
b10 j"
0b"
0*
#35000
1b"
1*
#40000
b11 j"
0b"
0*
#45000
1b"
1*
#50000
b100 j"
0b"
0*
#55000
1b"
1*
#60000
b101 j"
0b"
0*
#65000
1b"
1*
#70000
b110 j"
0b"
0*
#75000
1b"
1*
#80000
b111 j"
0b"
0*
#85000
1b"
1*
#90000
b1000 j"
0b"
0*
#95000
1b"
1*
#100000
b1001 j"
0b"
0*
#105000
1b"
1*
#110000
0#
1e"
1d"
b1010 j"
0b"
0*
#115000
1b"
1*
#120000
b1000 z
1m
1g
b10110 j
b101100 d
b1 /
b1 H
b1 2
b1 K
b10110 o"
b10110 '
b10110 G
b0 p"
b101100 q"
b101100 %
b101100 J
b0 r"
0b"
0*
#125000
b10000 z
b10 "
b10 O
0f
b10 )
b10 P
0l
b1000 {
b101100 e
b101100 }
b101100 u
b10110 k
b10110 ="
b10110 w
1b"
1*
#130000
0m
0g
b0 /
b0 H
b0 2
b0 K
0b"
0*
#135000
b10000000 z
b10110 >"
b10110 H"
b101100 ~
b101100 -"
b1111001000 x
b10000 {
b1 5
03
1b"
1*
#140000
0b"
0*
#145000
b10 3"
b100 K"
b1 z
1h
1n
b10000000 {
b1111001000 $
b1111001000 N
b1111001000 r
b1111001000 v
b10 5
1b"
1*
#150000
0b"
0*
#155000
0q
0s
b11 "
b11 O
1f
b11 )
b11 P
1l
0h
0n
b100 L"
b10 4"
b1 {
b11 5
1b"
1*
#160000
0b"
0*
#165000
b100 5
1b"
1*
#170000
0b"
0*
#175000
b101 5
1b"
1*
#180000
0b"
0*
#185000
b110 5
1b"
1*
#190000
0b"
0*
#195000
b111 5
1b"
1*
#200000
0b"
0*
#205000
b1000 5
1b"
1*
#210000
b1000 3"
b1000 z
b1000 K"
1m
1'"
1g
1:"
b1010011 j
b11111111111111111111111111111111 $"
b11111111111111111111111111011011 d
b1111000000 7"
b11 /
b11 H
b11 2
b11 K
b1010011 o"
b11111111111111111111111111111111 p"
b1111111111111111111111111111111100000000000000000000000001010011 '
b1111111111111111111111111111111100000000000000000000000001010011 G
b11111111111111111111111111011011 q"
b1111000000 r"
b111100000011111111111111111111111111011011 %
b111100000011111111111111111111111111011011 J
0b"
0*
#215000
b10000 K"
09"
b10000 3"
0&"
b10000 z
b0 "
b0 O
0f
b0 )
b0 P
0l
b1111000000 8"
b1111000000 N"
b1111000000 F"
b1000 L"
b11111111111111111111111111111111 %"
b11111111111111111111111111111111 S"
b11111111111111111111111111111111 /"
b1000 4"
b1010011 k
b1010011 ="
b1010011 w
b11111111111111111111111111011011 e
b11111111111111111111111111011011 }
b11111111111111111111111111011011 u
b1000 {
1b"
1*
#220000
0m
0'"
0g
0:"
b0 5
13
b0 /
b0 H
b0 2
b0 K
0b"
0*
#225000
b10000000 z
b10000000 3"
b10000000 K"
b10000 {
b11111111111111111111010000000001 x
b10000 4"
b11111111111111111111111111010100 1"
b10000 L"
b101001010000000 I"
b1111000000 O"
b1111000000 Z"
b11111111111111111111111111111111 T"
b11111111111111111111111111111111 \"
b1 5
03
1b"
1*
#230000
0b"
0*
#235000
b1000 `"
b1 K"
1;"
1?"
b1 3"
1!"
1("
1h
1n
b101001010000000 C"
b101001010000000 G"
b10000000 L"
b11111111111111111111111111010100 +"
b11111111111111111111111111010100 ."
b10000000 4"
b111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 $
b111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 N
b11111111111111111111011111001001 r
b11111111111111111111011111001001 v
b10000000 {
b10 5
1b"
1*
#240000
0b"
0*
#245000
b1 z
b10 3"
1s
b10 )
b10 P
1&"
0!"
0("
b100 K"
b10 "
b10 O
19"
1q
0;"
0?"
b10000 `"
0D"
0*"
b1 4"
b1 L"
b1000 a"
b11 5
1b"
1*
#250000
0b"
0*
#255000
b10000000 `"
0q
0s
b11 "
b11 O
1f
b11 )
b11 P
1l
0h
0n
b11111111111111111111110001000000 ^"
b10000 a"
b1010011 >"
b1010011 H"
b100 L"
b11111111111111111111111111011011 ~
b11111111111111111111111111011011 -"
b10 4"
b1 {
b100 5
1b"
1*
#260000
0b"
0*
#265000
b1 `"
1P"
1U"
b10000000 a"
b11111111111111111111110001000000111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 $
b11111111111111111111110001000000111111111111111111111111110101000000000000000000010100101000000011111111111111111111011111001001 N
b11111111111111111111110001000000 X"
b11111111111111111111110001000000 ["
b101 5
1b"
1*
#270000
0b"
0*
#275000
1D"
1*"
0P"
0U"
b1 a"
b110 5
1b"
1*
#280000
0b"
0*
#285000
b111 5
1b"
1*
#290000
0b"
0*
#295000
b1000 5
1b"
1*
#300000
b1000 3"
b1000 K"
1'"
1:"
b0 j
b1100011 $"
b0 d
b1010 7"
b10 /
b10 H
b10 2
b10 K
b0 o"
b1100011 p"
b110001100000000000000000000000000000000 '
b110001100000000000000000000000000000000 G
b0 q"
b1010 r"
b101000000000000000000000000000000000 %
b101000000000000000000000000000000000 J
0b"
0*
#305000
b10000 3"
b1 )
b1 P
0&"
b10000 K"
b1 "
b1 O
09"
b0 e
b0 }
b0 u
b0 k
b0 ="
b0 w
b1000 4"
b1100011 %"
b1100011 S"
b1100011 /"
b1000 L"
b1010 8"
b1010 N"
b1010 F"
1b"
1*
#310000
0'"
0:"
b0 5
13
b0 /
b0 H
b0 2
b0 K
0b"
0*
#315000
b10000000 K"
b10000000 3"
b1100011 T"
b1100011 \"
b1010 O"
b1010 Z"
b1100111110 I"
b10000 L"
b11111111111111111111000110110001 1"
b10000 4"
b1 5
03
1b"
1*
#320000
0b"
0*
#325000
b1000 `"
b1 3"
1!"
1("
b1 K"
1;"
1?"
b10000000 4"
b11111111111111111111000110000101 +"
b11111111111111111111000110000101 ."
b10000000 L"
b11111111111111111111110001000000111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 $
b11111111111111111111110001000000111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 N
b101010110111110 C"
b101010110111110 G"
b10 5
1b"
1*
#330000
0b"
0*
#335000
b10000 `"
0D"
0*"
b11 "
b11 O
19"
1q
0;"
0?"
1s
b11 )
b11 P
1&"
0!"
0("
b1000 a"
b1 L"
b1 4"
b11 5
1b"
1*
#340000
0b"
0*
#345000
b10000000 `"
b0 ~
b0 -"
b0 >"
b0 H"
b10000 a"
b1111011110 ^"
b100 5
1b"
1*
#350000
0b"
0*
#355000
b1 `"
1P"
1U"
0(
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 $
b11110111111111111111111110001100001010000000000000000010101011011111011111111111111111111011111001001 N
b11110 X"
b11110 ["
b10000000 a"
b101 5
1b"
1*
#360000
0b"
0*
#365000
1D"
1*"
0P"
0U"
b1 a"
b110 5
1b"
1*
#370000
0b"
0*
#375000
b111 5
1b"
1*
#380000
0b"
0*
#385000
b1000 5
1b"
1*
