(window.webpackJsonp=window.webpackJsonp||[]).push([[82],{442:function(t,s,r){"use strict";r.r(s);var a=r(14),e=Object(a.a)({},(function(){var t=this,s=t._self._c;return s("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[s("h1",{attrs:{id:"soc-design"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#soc-design"}},[t._v("#")]),t._v(" SoC Design")]),t._v(" "),s("h2",{attrs:{id:"_1-一生一芯计划"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#_1-一生一芯计划"}},[t._v("#")]),t._v(" "),s("RouterLink",{attrs:{to:"/Chip/Chip/1. 一生一芯计划.html"}},[t._v("1. 一生一芯计划")])],1),t._v(" "),s("h2",{attrs:{id:"_2-2024-02-21-chisel"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#_2-2024-02-21-chisel"}},[t._v("#")]),t._v(" "),s("RouterLink",{attrs:{to:"/Chip/Chip/2. 2024.02.21-Chisel.html"}},[t._v("2. 2024.02.21-Chisel")])],1),t._v(" "),s("h2",{attrs:{id:"_3-2023-11-07-verilog语法"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#_3-2023-11-07-verilog语法"}},[t._v("#")]),t._v(" "),s("RouterLink",{attrs:{to:"/Chip/Chip/3. 2023.11.07-Verilog语法.html"}},[t._v("3. 2023.11.07-Verilog语法")])],1)])}),[],!1,null,null,null);s.default=e.exports}}]);