

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Wed Nov 22 22:28:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab04_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   923761|   923761| 9.238 ms | 9.238 ms |  923761|  923761|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   923760|   923760|      1283|          -|          -|   720|    no    |
        | + loop_width  |     1280|     1280|         2|          1|          1|  1280|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str368, [1 x i8]* @p_str369, [1 x i8]* @p_str370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str371, [1 x i8]* @p_str372)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str360, i32 0, i32 0, [1 x i8]* @p_str361, [1 x i8]* @p_str362, [1 x i8]* @p_str363, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str364, [1 x i8]* @p_str365)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %._crit_edge ], [ %i_V, %loop_height_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln1557 = icmp eq i10 %t_V, -304" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 11 'icmp' 'icmp_ln1557' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%i_V = add i10 %t_V, 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 13 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1557, label %2, label %loop_height_begin" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln1557)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 16 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln1557)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 17 'br' <Predicate = (!icmp_ln1557)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1566]   --->   Operation 18 'ret' <Predicate = (icmp_ln1557)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V_3 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_begin ]"   --->   Operation 19 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln1558 = icmp eq i11 %t_V_3, -768" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 20 'icmp' 'icmp_ln1558' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_3, 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 22 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1558, label %loop_height_end, label %loop_width_begin" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 25 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1560]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 27 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 28 'specprotocol' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 29 'read' 'tmp' <Predicate = (!icmp_ln1558)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_3)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 30 'specregionend' 'empty' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 31 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 32 'specprotocol' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 33 'write' <Predicate = (!icmp_ln1558)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_4)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 34 'specregionend' 'empty_101' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 35 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 36 'specprotocol' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_V, i8 %tmp)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 37 'write' <Predicate = (!icmp_ln1558)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_5)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 38 'specregionend' 'empty_102' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_2)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1564]   --->   Operation 39 'specregionend' 'empty_103' <Predicate = (!icmp_ln1558)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 40 'br' <Predicate = (!icmp_ln1558)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1565]   --->   Operation 41 'specregionend' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557) [9]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1557', D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1557) [10]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558) [19]  (0 ns)
	'icmp' operation ('icmp_ln1558', D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558) [20]  (1.88 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'src_data_stream_V' (D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561) [30]  (3.63 ns)
	fifo write on port 'dst1_data_stream_V' (D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562) [34]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
