module FA (s,c,a,b,ci);
	output s,c ;
	input a,b,ci;
	wire w1;
	assign temp={a,b,ci};
	always @ (a,b,ci)
		initial
		begin
		if (temp == 000)
		{s,c}=2'b00;
		
		if else (temp == 001)
		{s,c}=2'b01;
		
		if else(temp == 010)
		{s,c}=2'b01;
		
		if else (temp == 011)
		{s,c}=2'b11;
		
		if else (temp == 000)
		{s,c}=2'b00;
		
		if else (temp == 101)
		{s,c}=2'b11;
		
		if else  (temp == 100)
		{s,c}=2'b10;
		
		if (temp == 110)
		{s,c}=2'b01;
		
		if else (temp == 111)
		{s,c}=2'b11;
		
		else 
		{s,c}=2'b00;
	
endmodule

module FA_tb;
  wire s,c;
  reg  a,b,ci;
  FA i_FA(s,c,a,b,ci);
  initial 
  begin
  a='b1;
  b='b1;
  ci='b1;
end
 always #5  a=~a;
 always #10 b=~b;
 always #15 ci=~ci; 
  initial #200 $finish;
endmodule
