timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_NMOS_S_32646148_X2_Y1_1725313497 DCL_NMOS_S_32646148_X2_Y1_1725313497_1 1 0 3612 0 1 0
use DCL_NMOS_S_42175364_X23_Y1_1725313498 DCL_NMOS_S_42175364_X23_Y1_1725313498_0 1 0 0 0 1 1512
use DCL_PMOS_S_73101639_X1_Y1_1725313499 DCL_PMOS_S_73101639_X1_Y1_1725313499_1 1 0 688 0 1 0
use NMOS_S_81167724_X2_Y1_1725313500 NMOS_S_81167724_X2_Y1_1725313500_1 1 0 2924 0 1 0
use PMOS_S_4021098_X8_Y1_1725313502 PMOS_S_4021098_X8_Y1_1725313502_1 1 0 1204 0 -1 1512
use DCL_NMOS_S_32646148_X2_Y1_1725313497 DCL_NMOS_S_32646148_X2_Y1_1725313497_0 -1 0 4988 0 1 0
use DCL_PMOS_S_73101639_X1_Y1_1725313499 DCL_PMOS_S_73101639_X1_Y1_1725313499_0 -1 0 7912 0 1 0
use NMOS_S_81167724_X2_Y1_1725313500 NMOS_S_81167724_X2_Y1_1725313500_0 -1 0 5676 0 1 0
use NMOS_S_83457813_X23_Y1_1725313501 NMOS_S_83457813_X23_Y1_1725313501_0 -1 0 8600 0 1 1512
use PMOS_S_4021098_X8_Y1_1725313502 PMOS_S_4021098_X8_Y1_1725313502_0 -1 0 7396 0 -1 1512
node "INP" 0 0 5332 924 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "INN" 0 0 3268 924 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ITAIL" 1 627.037 3326 719 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 313280 4236 0 0 0 0 0 0
node "VSS" 7 5742.63 2208 1727 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59472 2572 1346560 17152 944000 8944 0 0 0 0
node "VDD" 11 6100.35 1000 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33600 1648 73248 3512 1346560 17152 944000 8944 0 0 0 0
node "m1_7138_560#" 1 284.896 7138 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30688 1208 3584 240 0 0 0 0 0 0 0 0
node "m1_5418_56#" 3 518.631 5418 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34272 1448 31808 1248 0 0 0 0 0 0 0 0
node "m1_2634_56#" 3 520.152 2634 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34272 1448 31808 1248 0 0 0 0 0 0 0 0
node "m1_914_560#" 1 284.896 914 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30688 1208 3584 240 0 0 0 0 0 0 0 0
node "m1_2118_1484#" 2 208.356 2118 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11984 652 14784 752 0 0 0 0 0 0 0 0
node "OUT" 1 192.17 6504 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_4189_2335#" 36 1220.93 4189 2335 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 140448 5240 3584 240 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "OUT" "VSS" 24.1217
cap "m1_2118_1484#" "VDD" 4.52994
cap "m1_5418_56#" "VSS" 6.08323
cap "VSS" "ITAIL" 162.699
cap "VSS" "m1_7138_560#" 18.4318
cap "m1_2118_1484#" "VSS" 46.9118
cap "m1_5418_56#" "m1_7138_560#" 2.21695
cap "li_4189_2335#" "VSS" 52.1254
cap "m1_2634_56#" "VDD" 103.254
cap "li_4189_2335#" "ITAIL" 1.13304
cap "VSS" "VDD" 944.607
cap "m1_2634_56#" "VSS" 26.9868
cap "m1_914_560#" "VDD" 32.6359
cap "m1_914_560#" "m1_2634_56#" 2.21695
cap "li_4189_2335#" "m1_2118_1484#" 11.5558
cap "OUT" "VDD" 0.383547
cap "m1_5418_56#" "VDD" 111.09
cap "ITAIL" "VDD" 483.808
cap "m1_914_560#" "VSS" 5.24103
cap "VDD" "m1_7138_560#" 29.9584
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" 14.199
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 2.59715
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" 11.2343
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" -0.262576
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 380.736
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 15.5358
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 309.939
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 1.53649
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 17.5174
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 249.376
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 5.13584
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" 31.4713
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 89.57
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 7.22861
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 74.3903
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 3.59264
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 9.68415
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 13.1767
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 43.5288
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 213.407
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 2.71777
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 124.952
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 3.05854
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 69.3546
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 226.476
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 18.4875
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 1.28113
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 135.912
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" 14.0856
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 13.8024
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 5.90896
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 1.51627
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 72.4963
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" 1.82641
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" 43.5288
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 12.3232
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" 0.177122
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 46.3738
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 4.24065
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 277.37
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 1.00946
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 220.315
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 34.0999
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 2.4411
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 9.94571
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 7.68376
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 3.8638
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 155.498
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 1.75558
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" 1.84919
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 15.0956
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 12.7116
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 38.6856
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 7.83651
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 0.0205845
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 0.874097
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 5.71429
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 13.3129
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" 10.651
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 8.83811
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 13.4421
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" 2.00039
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 88.4117
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 0.111883
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 121.13
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 306.829
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 12.3484
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 1.40545
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 234.508
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 2.9681
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 460.833
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 82.58
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" 1.20326
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 16.9681
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 28.1705
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 0.0784517
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 0.0293843
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" 143.341
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" 179.652
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 104.651
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" 8.62409
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 2.15907
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 4.54313
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 142.554
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 8.55454
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" 240.263
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" 36.0559
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 2.45102
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" 453.524
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 1.39882
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 0.0249837
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" 3.10585
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" 4.51579
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 474.72
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 2.28961
cap "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 5.36542
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 48.8741
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 0.227665
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 3.63298
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 2.4739
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 2.45997
cap "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" 1.50989
cap "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" 69.8582
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 59.018
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" 2.4739
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" 0.0249837
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" 4.5752
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 0.227665
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 1.82761
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" 1.82761
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 0.401874
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 4.08976
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 90.3874
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 0.177122
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 0.898491
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 4.96919
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" -1.13687e-13
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 10.4272
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 86.4855
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 1.27824
cap "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 0.63912
cap "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 5.36542
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_200_252#" 3.03849
cap "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" -0.161072
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" 18.4179
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" 1.42778
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_200_252#" 0.176646
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 286.455
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 31.0491
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 71.0215
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 1.51398
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 94.4863
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 170.393
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 28.6771
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 2.55803
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 181.784
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 5.71429
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 4.11563
cap "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 18.6799
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 106.757
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 2.92252
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 0.761859
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 214.073
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 14.1715
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 191.611
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" 111.511
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 4.606
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 156.891
cap "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" 8.94199
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 19.056
cap "VSS" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" 0.313105
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "VSS" 6.14794
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" 0.0674234
cap "VSS" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" 7.09939
cap "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "VSS" 7.94377
merge "NMOS_S_81167724_X2_Y1_1725313500_1/a_230_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" -859.219 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -3584 -240 0 0 0 0 0 0 0 0
merge "PMOS_S_4021098_X8_Y1_1725313502_1/a_200_252#" "m1_2634_56#"
merge "m1_2634_56#" "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/a_200_252#"
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/a_200_252#" "m1_914_560#"
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_0/VSUBS" "PMOS_S_4021098_X8_Y1_1725313502_0/VSUBS" -5553.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20160 -1392 -8640 -268 0 0 0 0 0 0
merge "PMOS_S_4021098_X8_Y1_1725313502_0/VSUBS" "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#"
merge "NMOS_S_83457813_X23_Y1_1725313501_0/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#"
merge "NMOS_S_81167724_X2_Y1_1725313500_0/a_147_525#" "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_147_525#"
merge "DCL_NMOS_S_32646148_X2_Y1_1725313497_0/a_147_525#" "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#"
merge "NMOS_S_81167724_X2_Y1_1725313500_1/a_147_525#" "ITAIL"
merge "ITAIL" "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_147_525#"
merge "DCL_NMOS_S_32646148_X2_Y1_1725313497_1/a_147_525#" "PMOS_S_4021098_X8_Y1_1725313502_1/VSUBS"
merge "PMOS_S_4021098_X8_Y1_1725313502_1/VSUBS" "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/VSUBS"
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/VSUBS" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#"
merge "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_147_525#" "VSUBS"
merge "VSUBS" "VSS"
merge "NMOS_S_83457813_X23_Y1_1725313501_0/a_200_252#" "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" -2228.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5488 -420 -5376 -416 0 0 0 0 0 0 0 0
merge "PMOS_S_4021098_X8_Y1_1725313502_1/a_230_525#" "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#"
merge "DCL_NMOS_S_42175364_X23_Y1_1725313498_0/a_200_252#" "li_4189_2335#"
merge "li_4189_2335#" "m1_2118_1484#"
merge "PMOS_S_4021098_X8_Y1_1725313502_0/a_230_525#" "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" -929.848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_83457813_X23_Y1_1725313501_0/a_230_525#" "OUT"
merge "PMOS_S_4021098_X8_Y1_1725313502_0/a_200_252#" "DCL_PMOS_S_73101639_X1_Y1_1725313499_0/a_200_252#" -857.698 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -3584 -240 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_0/a_200_252#" "m1_7138_560#"
merge "m1_7138_560#" "NMOS_S_81167724_X2_Y1_1725313500_0/a_230_525#"
merge "NMOS_S_81167724_X2_Y1_1725313500_0/a_230_525#" "m1_5418_56#"
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_0/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" -4030.11 0 0 0 0 0 -6048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -832 0 0 0 0 0 0 0 0
merge "PMOS_S_4021098_X8_Y1_1725313502_0/w_0_0#" "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#"
merge "PMOS_S_4021098_X8_Y1_1725313502_1/w_0_0#" "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/w_0_0#"
merge "DCL_PMOS_S_73101639_X1_Y1_1725313499_1/w_0_0#" "VDD"
merge "NMOS_S_81167724_X2_Y1_1725313500_1/a_200_252#" "INN" -121.029 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_81167724_X2_Y1_1725313500_0/a_200_252#" "INP" -121.029 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
