INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scp_test'
