Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 36ACC3C986
	for <lists+qemu-devel@lfdr.de>; Tue, 11 Jun 2019 12:57:46 +0200 (CEST)
Received: from localhost ([::1]:56180 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1haeTJ-0000xa-Cz
	for lists+qemu-devel@lfdr.de; Tue, 11 Jun 2019 06:57:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:38844)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <peter.maydell@linaro.org>) id 1haePg-00072g-51
 for qemu-devel@nongnu.org; Tue, 11 Jun 2019 06:54:02 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <peter.maydell@linaro.org>) id 1haePe-0007CJ-Ge
 for qemu-devel@nongnu.org; Tue, 11 Jun 2019 06:53:59 -0400
Received: from mail-wm1-x343.google.com ([2a00:1450:4864:20::343]:35555)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
 id 1haePe-0007Be-Ai
 for qemu-devel@nongnu.org; Tue, 11 Jun 2019 06:53:58 -0400
Received: by mail-wm1-x343.google.com with SMTP id c6so2403500wml.0
 for <qemu-devel@nongnu.org>; Tue, 11 Jun 2019 03:53:58 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=from:to:cc:subject:date:message-id:in-reply-to:references
 :mime-version:content-transfer-encoding;
 bh=2nnkt7R1TuC9dEF2XrgS8dyozUj2d0kArsZ33YiCDeY=;
 b=vhEsKcSbtesMlNLHub1R3EqBDLAFaYjNUYnHR48csoo2Z1jqFCW9Yp5hDcgsOFCGU/
 9eVRrw+406d/xy9bT5hWECbLBpdu2TBl32jv9kDqtUU5N/TLQdYPmz3zkk4xH07aS+HP
 cXs3x8aUAj2d4v5Lf4L2ASKXMyLqNPsSZtcqzXrChNgAD6DSzBEuqzjfb/crDlGc4yyj
 eBELjYPnLs0KacmGPSVnx3j2ym/jiw5q2ZAKIe+ZDtDC/fZBZSbARAmk1M5Y9MLU+DSu
 DNRmFqyQ5YJNC6Y1eMT+f81sgp2BJpoPW0kZL0RI6i8PH5kwzs+XYcNhYNdvU6R/3ORw
 H/kg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
 :references:mime-version:content-transfer-encoding;
 bh=2nnkt7R1TuC9dEF2XrgS8dyozUj2d0kArsZ33YiCDeY=;
 b=BdXSqH3nBdFo4OhQ8xq44GgJdvB/knhmIwwqjKlnuvD7VtENzmkBLzrBbU2rBnhfG5
 dIrYsaqC34X7adrPCr0lDHq4MKdRvM57QhShjdKNPwLmdOhIG8+Zy2xtYAZ/DJWCYTIR
 n7CtBWFzcBqAVG67/Uk62i9fqMnnejXSMHQhNEhVNm64W0MNlkC1VAlHPxQROH0slYqb
 I4UEo21gAXfQmSI1XJz2GlR1d4s+oZxLeiHWlwBk3BJXcGPfoUMyrP9+YVMgCkA1J31s
 JSzIU7Qo/0DOkoPhai4uYTG1DylGOstndY+VQ6JId3HKsPYXVtuy286TE2QiNXBlDYHE
 BqRQ==
X-Gm-Message-State: APjAAAUX4VrsAF817Yt6UOoK66PKgunTIq10UsXTJIkvPYvNmwtveUZx
 +qfrYO4weYEzL+TXpYthklbU2vaAm87UZw==
X-Google-Smtp-Source: APXvYqxqgASOC+8MsG8lnqybKkDHm/VOju5IQNYv2Dy3Hp/AScGdnSmuWwCixk5RaQe+X5yIpLbMSg==
X-Received: by 2002:a1c:f001:: with SMTP id a1mr18327491wmb.130.1560250437454; 
 Tue, 11 Jun 2019 03:53:57 -0700 (PDT)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148])
 by smtp.gmail.com with ESMTPSA id e17sm10785945wrt.95.2019.06.11.03.53.56
 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
 Tue, 11 Jun 2019 03:53:56 -0700 (PDT)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-arm@nongnu.org,
	qemu-devel@nongnu.org
Date: Tue, 11 Jun 2019 11:53:13 +0100
Message-Id: <20190611105351.9871-5-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.20.1
In-Reply-To: <20190611105351.9871-1-peter.maydell@linaro.org>
References: <20190611105351.9871-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2a00:1450:4864:20::343
Subject: [Qemu-devel] [PATCH v2 04/42] target/arm: Fix Cortex-R5F MVFR values
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Richard Henderson <richard.henderson@linaro.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

The Cortex-R5F initfn was not correctly setting up the MVFR
ID register values. Fill these in, since some subsequent patches
will use ID register checks rather than CPU feature bit checks.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpu.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index f70e07fd118..ac5adb81bf1 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -1607,6 +1607,8 @@ static void cortex_r5f_initfn(Object *obj)
 
     cortex_r5_initfn(obj);
     set_feature(&cpu->env, ARM_FEATURE_VFP3);
+    cpu->isar.mvfr0 = 0x10110221;
+    cpu->isar.mvfr1 = 0x00000011;
 }
 
 static const ARMCPRegInfo cortexa8_cp_reginfo[] = {
-- 
2.20.1


