// Seed: 370966283
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = id_2;
  always @(1 or negedge 1 * 1 - id_0) begin
    id_5 : id_4 = 1;
  end
endmodule
