# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

PortSystem              1.0
PortGroup               cxx11 1.1

name                    verilator
version                 4.014
revision                0
categories              science electronics
license                 {LGPL-3 Artistic-2}
maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
platforms               darwin
description             Verilog compiler and simulator
long_description        Verilator is a ${description}.

homepage                https://www.veripool.org/wiki/verilator

master_sites            https://www.veripool.org/ftp

extract.suffix          .tgz

checksums               rmd160  9ee1c14dec7282f8ee9839f6fa5b9f57e00bce29 \
                        sha256  edf517b1b3ae0df98bd8d8189d17142c181cd50948d54a6ecb082f38804a33eb \
                        size    2517003

installs_libs           no

livecheck.type          regex
livecheck.url           https://www.veripool.org/projects/verilator/news
livecheck.regex         "Verilator (\\d+(?:\\.\\d+)*) Released"
