Analysis & Synthesis report for FPGA
Tue May 07 11:01:51 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |FPGA
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 07 11:01:51 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; FPGA                                       ;
; Top-level Entity Name              ; FPGA                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 207                                        ;
;     Total combinational functions  ; 175                                        ;
;     Dedicated logic registers      ; 78                                         ;
; Total registers                    ; 78                                         ;
; Total pins                         ; 45                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; FPGA               ; FPGA               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                 ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path          ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+
; FPGA.vhd                         ; yes             ; User VHDL File  ; C:/altera/13.1/projects/FPGA/FPGA.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 207           ;
;                                             ;               ;
; Total combinational functions               ; 175           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 89            ;
;     -- 3 input functions                    ; 32            ;
;     -- <=2 input functions                  ; 54            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 175           ;
;     -- arithmetic mode                      ; 0             ;
;                                             ;               ;
; Total registers                             ; 78            ;
;     -- Dedicated logic registers            ; 78            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 45            ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; reset_n~input ;
; Maximum fan-out                             ; 76            ;
; Total fan-out                               ; 867           ;
; Average fan-out                             ; 2.53          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |FPGA                      ; 175 (175)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |FPGA               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; rec_rx_data[0]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[1]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[2]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[3]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[4]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[5]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[6]$latch                                ; process_3           ; yes                    ;
; rec_rx_data[7]$latch                                ; process_3           ; yes                    ;
; ecg_rx_data[7]                                      ; process_1           ; yes                    ;
; ecg_rx_data[6]                                      ; process_1           ; yes                    ;
; ecg_rx_data[5]                                      ; process_1           ; yes                    ;
; ecg_rx_data[4]                                      ; process_1           ; yes                    ;
; ecg_rx_data[3]                                      ; process_1           ; yes                    ;
; ecg_rx_data[2]                                      ; process_1           ; yes                    ;
; ecg_rx_data[1]                                      ; process_1           ; yes                    ;
; ecg_rx_data[0]                                      ; process_1           ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ecg_bit_cnt[0]                        ; Stuck at GND due to stuck port data_in ;
; rec_bit_cnt[0]                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 72    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ecg_bit_cnt[1]                         ; 3       ;
; rec_bit_cnt[1]                         ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FPGA ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; cpol           ; '1'   ; Enumerated                                  ;
; cpha           ; '0'   ; Enumerated                                  ;
; d_width        ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 07 11:01:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file fpga.vhd
    Info (12022): Found design unit 1: FPGA-logic
    Info (12023): Found entity 1: FPGA
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at FPGA.vhd(88): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(101): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(106): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(111): signal "ecg_st_load_ecg_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(111): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(113): signal "ecg_st_load_ecg_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(115): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(115): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(117): signal "ecg_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(117): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(122): signal "ecg_st_load_ecg_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(122): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(124): signal "ecg_st_load_ecg_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(126): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(126): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(128): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(128): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(133): signal "ecg_st_load_ecg_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(133): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(135): signal "ecg_st_load_ecg_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(137): signal "ecg_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(137): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(137): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(139): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(139): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(145): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(149): signal "ecg_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(149): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(155): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(158): signal "ecg_rx_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(162): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(165): signal "ecg_tx_load_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(166): signal "ecg_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(166): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(171): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(173): signal "ecg_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(180): signal "ecg_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(180): signal "ecg_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at FPGA.vhd(97): inferring latch(es) for signal or variable "ecg_rx_data", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at FPGA.vhd(204): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(217): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(222): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(227): signal "rec_st_load_rec_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(227): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(229): signal "rec_st_load_rec_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(231): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(231): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(233): signal "rec_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(233): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(238): signal "rec_st_load_rec_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(238): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(240): signal "rec_st_load_rec_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(242): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(242): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(244): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(244): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(249): signal "rec_st_load_rec_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(249): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(251): signal "rec_st_load_rec_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(253): signal "rec_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(253): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(253): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(255): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(255): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(261): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(265): signal "rec_wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(265): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(271): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(274): signal "rec_rx_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(278): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(281): signal "rec_tx_load_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(282): signal "rec_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(282): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(287): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(289): signal "rec_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(296): signal "rec_rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGA.vhd(296): signal "rec_bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at FPGA.vhd(213): inferring latch(es) for signal or variable "rec_rx_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rec_rx_data[0]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[1]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[2]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[3]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[4]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[5]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[6]" at FPGA.vhd(213)
Info (10041): Inferred latch for "rec_rx_data[7]" at FPGA.vhd(213)
Info (10041): Inferred latch for "ecg_rx_data[0]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[1]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[2]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[3]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[4]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[5]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[6]" at FPGA.vhd(97)
Info (10041): Inferred latch for "ecg_rx_data[7]" at FPGA.vhd(97)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ecg_trdy~reg0" is converted into an equivalent circuit using register "ecg_trdy~reg0_emulated" and latch "ecg_trdy~1"
    Warning (13310): Register "ecg_rrdy~reg0" is converted into an equivalent circuit using register "ecg_rrdy~reg0_emulated" and latch "ecg_rrdy~1"
    Warning (13310): Register "ecg_roe~reg0" is converted into an equivalent circuit using register "ecg_roe~reg0_emulated" and latch "ecg_roe~1"
    Warning (13310): Register "rec_trdy~reg0" is converted into an equivalent circuit using register "rec_trdy~reg0_emulated" and latch "rec_trdy~1"
    Warning (13310): Register "rec_rrdy~reg0" is converted into an equivalent circuit using register "rec_rrdy~reg0_emulated" and latch "rec_rrdy~1"
    Warning (13310): Register "rec_roe~reg0" is converted into an equivalent circuit using register "rec_roe~reg0_emulated" and latch "rec_roe~1"
    Warning (13310): Register "ecg_tx_buf[7]" is converted into an equivalent circuit using register "ecg_tx_buf[7]~_emulated" and latch "ecg_tx_buf[7]~1"
    Warning (13310): Register "rec_tx_buf[7]" is converted into an equivalent circuit using register "rec_tx_buf[7]~_emulated" and latch "rec_tx_buf[7]~1"
    Warning (13310): Register "ecg_tx_buf[6]" is converted into an equivalent circuit using register "ecg_tx_buf[6]~_emulated" and latch "ecg_tx_buf[6]~6"
    Warning (13310): Register "rec_tx_buf[6]" is converted into an equivalent circuit using register "rec_tx_buf[6]~_emulated" and latch "rec_tx_buf[6]~6"
    Warning (13310): Register "ecg_tx_buf[5]" is converted into an equivalent circuit using register "ecg_tx_buf[5]~_emulated" and latch "ecg_tx_buf[5]~11"
    Warning (13310): Register "rec_tx_buf[5]" is converted into an equivalent circuit using register "rec_tx_buf[5]~_emulated" and latch "rec_tx_buf[5]~11"
    Warning (13310): Register "ecg_tx_buf[4]" is converted into an equivalent circuit using register "ecg_tx_buf[4]~_emulated" and latch "ecg_tx_buf[4]~16"
    Warning (13310): Register "rec_tx_buf[4]" is converted into an equivalent circuit using register "rec_tx_buf[4]~_emulated" and latch "rec_tx_buf[4]~16"
    Warning (13310): Register "ecg_tx_buf[3]" is converted into an equivalent circuit using register "ecg_tx_buf[3]~_emulated" and latch "ecg_tx_buf[3]~21"
    Warning (13310): Register "rec_tx_buf[3]" is converted into an equivalent circuit using register "rec_tx_buf[3]~_emulated" and latch "rec_tx_buf[3]~21"
    Warning (13310): Register "ecg_tx_buf[2]" is converted into an equivalent circuit using register "ecg_tx_buf[2]~_emulated" and latch "ecg_tx_buf[2]~26"
    Warning (13310): Register "rec_tx_buf[2]" is converted into an equivalent circuit using register "rec_tx_buf[2]~_emulated" and latch "rec_tx_buf[2]~26"
    Warning (13310): Register "ecg_tx_buf[1]" is converted into an equivalent circuit using register "ecg_tx_buf[1]~_emulated" and latch "ecg_tx_buf[1]~31"
    Warning (13310): Register "rec_tx_buf[1]" is converted into an equivalent circuit using register "rec_tx_buf[1]~_emulated" and latch "rec_tx_buf[1]~31"
    Warning (13310): Register "ecg_tx_buf[0]" is converted into an equivalent circuit using register "ecg_tx_buf[0]~_emulated" and latch "ecg_tx_buf[0]~36"
    Warning (13310): Register "rec_tx_buf[0]" is converted into an equivalent circuit using register "rec_tx_buf[0]~_emulated" and latch "rec_tx_buf[0]~36"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 252 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 207 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Tue May 07 11:01:51 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


