$date
	Tue Aug 15 18:23:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_test $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module f $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0"
0'
0!
0&
0(
0%
0$
0#
#2
1!
1%
#3
0%
1$
#4
1"
0!
1'
1%
#5
0"
0'
1!
0%
0$
1#
#6
1"
0!
1(
1%
#7
0(
1&
0%
1$
#8
1!
1'
1(
1%
