#Auto generated by Edalize

set ::env(DESIGN_NAME) {{top}}
set ::env(VERILOG_FILES) [list {{file_table}}]

{% if tcl_params != "" %}
source {{tcl_params}}
{% endif %}

set filename $::env(DESIGN_DIR)/$::env(PDK)_$::env(STD_CELL_LIBRARY)_config.tcl
if { [file exists $filename] == 1} {
    source $filename
}