Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 105e55ba3fe643b197a0abe472c6e3c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot correlator_test_behav xil_defaultlib.correlator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port csum [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/correlator_test.sv:34]
WARNING: [VRFC 10-597] element index 17 into match_count is out of bounds [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" Line 23. Module correlator_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" Line 23. Module correlator_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.correlator_default
Compiling module xil_defaultlib.correlator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot correlator_test_behav
