Analysis & Elaboration report for MyDE0_Nano
Fri Nov 24 12:32:40 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
  5. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
  6. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux
  7. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg
  8. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1
  9. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2
 10. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux
 11. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux
 12. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux
 13. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:LDRBmux
 14. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux"
 17. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2"
 18. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1"
 19. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 20. Analysis & Elaboration Messages
 21. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Nov 24 12:32:40 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MyDE0_Nano                                  ;
; Top-level Entity Name              ; MyDE0_Nano                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:LDRBmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MyDE0_Nano         ; MyDE0_Nano         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                   ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; b[2]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                   ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; b[2]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Explicitly unconnected        ;
+-------+-------+----------+-------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 24 12:32:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mytestbench.sv
    Info (12023): Found entity 1: MyTestbench File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MySPI.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myde0_nano.sv
    Info (12023): Found entity 1: MyDE0_Nano File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 6
Info (12021): Found 16 design units, including 16 entities, in source file myarm_singlecycle.sv
    Info (12023): Found entity 1: dmem File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 76
    Info (12023): Found entity 2: imem File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 88
    Info (12023): Found entity 3: arm File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 99
    Info (12023): Found entity 4: controller File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 125
    Info (12023): Found entity 5: decode File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 148
    Info (12023): Found entity 6: condlogic File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 212
    Info (12023): Found entity 7: condcheck File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 236
    Info (12023): Found entity 8: datapath File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 266
    Info (12023): Found entity 9: byteSelect File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 312
    Info (12023): Found entity 10: regfile File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 325
    Info (12023): Found entity 11: extend File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 345
    Info (12023): Found entity 12: adder File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 361
    Info (12023): Found entity 13: flopenr File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 368
    Info (12023): Found entity 14: flopr File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 378
    Info (12023): Found entity 15: mux2 File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 388
    Info (12023): Found entity 16: alu File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 396
Info (12127): Elaborating entity "MyDE0_Nano" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MyDE0_Nano.sv(91): object "cs_led" assigned a value but never read File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 91
Warning (10036): Verilog HDL or VHDL warning at MyDE0_Nano.sv(91): object "cs_spi_rd" assigned a value but never read File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 91
Warning (10858): Verilog HDL warning at MyDE0_Nano.sv(92): object led_reg used but never assigned File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 92
Info (10264): Verilog HDL Case Statement information at MyDE0_Nano.sv(110): all case item expressions in this case statement are onehot File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 110
Warning (10030): Net "led_reg" at MyDE0_Nano.sv(92) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 92
Warning (10034): Output port "LED" at MyDE0_Nano.sv(12) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 12
Warning (10034): Output port "DRAM_ADDR" at MyDE0_Nano.sv(21) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 21
Warning (10034): Output port "DRAM_BA" at MyDE0_Nano.sv(22) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 22
Warning (10034): Output port "DRAM_DQM" at MyDE0_Nano.sv(28) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 28
Warning (10034): Output port "DRAM_CAS_N" at MyDE0_Nano.sv(23) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 23
Warning (10034): Output port "DRAM_CKE" at MyDE0_Nano.sv(24) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 24
Warning (10034): Output port "DRAM_CLK" at MyDE0_Nano.sv(25) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 25
Warning (10034): Output port "DRAM_CS_N" at MyDE0_Nano.sv(26) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 26
Warning (10034): Output port "DRAM_RAS_N" at MyDE0_Nano.sv(29) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 29
Warning (10034): Output port "DRAM_WE_N" at MyDE0_Nano.sv(30) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 30
Warning (10034): Output port "EPCS_ASDO" at MyDE0_Nano.sv(33) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 33
Warning (10034): Output port "EPCS_DCLK" at MyDE0_Nano.sv(35) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 35
Warning (10034): Output port "EPCS_NCSO" at MyDE0_Nano.sv(36) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 36
Warning (10034): Output port "G_SENSOR_CS_N" at MyDE0_Nano.sv(39) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 39
Warning (10034): Output port "I2C_SCLK" at MyDE0_Nano.sv(41) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 41
Warning (10034): Output port "ADC_CS_N" at MyDE0_Nano.sv(45) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 45
Warning (10034): Output port "ADC_SADDR" at MyDE0_Nano.sv(46) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 46
Warning (10034): Output port "ADC_SCLK" at MyDE0_Nano.sv(47) has no driver File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 47
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 77
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 98
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 116
Info (12128): Elaborating entity "decode" for hierarchy "arm:arm|controller:c|decode:dec" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 142
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm|controller:c|condlogic:cl" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 145
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 224
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 229
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 122
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:pcmux" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 286
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:pcreg" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 287
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm|datapath:dp|adder:pcadd1" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 288
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:ra1mux" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 292
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm|datapath:dp|regfile:rf" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 296
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 299
Info (12128): Elaborating entity "byteSelect" for hierarchy "arm:arm|datapath:dp|byteSelect:bytselmux" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 301
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 307
Warning (10230): Verilog HDL assignment warning at MyARM_SingleCycle.sv(410): truncated value with size 33 to match size of target (32) File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 410
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 99
Warning (10850): Verilog HDL warning at MyARM_SingleCycle.sv(94): number of words (11) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 94
Warning (10030): Net "RAM.data_a" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 91
Warning (10030): Net "RAM.waddr_a" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 91
Warning (10030): Net "RAM.we_a" at MyARM_SingleCycle.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv Line: 91
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem" File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv Line: 100
Info (144001): Generated suppressed messages file C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/output_files/MyDE0_Nano.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Fri Nov 24 12:32:40 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:18


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/output_files/MyDE0_Nano.map.smsg.


