{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708032757960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032757965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:32:37 2024 " "Processing started: Fri Feb 16 00:32:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032757965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032757965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello -c hello " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032757965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708032758566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "word_gen.sv(75) " "Verilog HDL information at word_gen.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708032766662 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "word_gen.sv(87) " "Verilog HDL information at word_gen.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708032766662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file word_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_gen " "Found entity 1: word_gen" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/MUX2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hello_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hello_tb " "Found entity 1: hello_tb" {  } { { "hello_tb.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello.sv 1 1 " "Found 1 design units, including 1 entities, in source file hello.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hello " "Found entity 1: hello" {  } { { "hello.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032766727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032766727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello " "Elaborating entity \"hello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708032766768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:ss_cntr_inst " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:ss_cntr_inst\"" {  } { { "hello.sv" "ss_cntr_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg ss_cntr:ss_cntr_inst\|rst_rg:rst_rg_inst " "Elaborating entity \"rst_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|rst_rg:rst_rg_inst\"" {  } { { "ss_cntr.sv" "rst_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\"" {  } { { "ss_cntr.sv" "cnt_div_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\"" {  } { { "ss_cntr.sv" "cnt_div_word_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:ss_cntr_inst\|FSM:FSM_inst " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:ss_cntr_inst\|FSM:FSM_inst\"" {  } { { "ss_cntr.sv" "FSM_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:ss_cntr_inst\|dig_rg:dig_rg_inst " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|dig_rg:dig_rg_inst\"" {  } { { "ss_cntr.sv" "dig_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_gen ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst " "Elaborating entity \"word_gen\" for hierarchy \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\"" {  } { { "ss_cntr.sv" "word_gen_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766784 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.data_a 0 word_gen.sv(7) " "Net \"hello_ROM.data_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.waddr_a 0 word_gen.sv(7) " "Net \"hello_ROM.waddr_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.data_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.data_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.waddr_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.waddr_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.data_a 0 word_gen.sv(10) " "Net \"world_ROM.data_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.waddr_a 0 word_gen.sv(10) " "Net \"world_ROM.waddr_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.we_a 0 word_gen.sv(7) " "Net \"hello_ROM.we_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766785 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.we_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.we_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766786 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.we_a 0 word_gen.sv(10) " "Net \"world_ROM.we_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766786 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:ss_cntr_inst\|d_rg:d_rg_inst " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|d_rg:d_rg_inst\"" {  } { { "ss_cntr.sv" "d_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 ss_cntr:ss_cntr_inst\|MUX2:MUX2_inst " "Elaborating entity \"MUX2\" for hierarchy \"ss_cntr:ss_cntr_inst\|MUX2:MUX2_inst\"" {  } { { "ss_cntr.sv" "MUX2_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\"" {  } { { "ss_cntr.sv" "b2ss_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766792 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.data_a 0 b2ss.sv(6) " "Net \"seg_arr.data_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766793 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.waddr_a 0 b2ss.sv(6) " "Net \"seg_arr.waddr_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766793 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.we_a 0 b2ss.sv(6) " "Net \"seg_arr.we_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708032766793 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:ss_cntr_inst\|ss_rg:ss_rg_inst " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|ss_rg:ss_rg_inst\"" {  } { { "ss_cntr.sv" "ss_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032766794 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1708032766930 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1708032766930 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\|seg_arr " "RAM logic \"ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\|seg_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "seg_arr" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708032766967 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|hello_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|hello_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "hello_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708032766967 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|goodbye_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|goodbye_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "goodbye_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708032766967 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|world_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|world_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "world_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708032766967 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708032766967 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_b2ss_345861.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_b2ss_345861.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708032766969 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_word_gen_dcdc8e7.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_word_gen_dcdc8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1708032767006 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram1_word_gen_dcdc8e7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram1_word_gen_dcdc8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1708032767007 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 98 -1 0 } } { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708032767166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1708032767166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708032767274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708032767779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.map.smsg " "Generated suppressed messages file C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032767812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708032767901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032767901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708032767947 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708032767947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708032767947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708032767947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032767962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:32:47 2024 " "Processing ended: Fri Feb 16 00:32:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032767962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032767962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032767962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032767962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708032769056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032769061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:32:48 2024 " "Processing started: Fri Feb 16 00:32:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032769061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708032769061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708032769061 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708032769216 ""}
{ "Info" "0" "" "Project  = hello" {  } {  } 0 0 "Project  = hello" 0 0 "Fitter" 0 0 1708032769216 ""}
{ "Info" "0" "" "Revision = hello" {  } {  } 0 0 "Revision = hello" 0 0 "Fitter" 0 0 1708032769216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708032769269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"hello\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708032769276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708032769317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708032769317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708032769398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708032769407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708032769770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708032769770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708032769770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708032769770 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708032769772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708032769772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708032769772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708032769772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708032769772 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708032769772 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708032769775 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 21 " "No exact pin location assignment(s) for 8 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708032769941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello.sdc " "Synopsys Design Constraints File file not found: 'hello.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708032770076 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708032770076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708032770079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708032770080 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708032770080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708032770101 ""}  } { { "hello.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708032770101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "Automatically promoted node ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708032770101 ""}  } { { "cnt_div.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708032770101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "Automatically promoted node ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708032770101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S0 " "Destination node ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S0" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708032770101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S1 " "Destination node ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S1" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708032770101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S2 " "Destination node ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S2" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708032770101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S3 " "Destination node ss_cntr:ss_cntr_inst\|FSM:FSM_inst\|state.S3" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708032770101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1708032770101 ""}  } { { "cnt_div.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708032770101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708032770258 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708032770258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708032770258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708032770259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708032770259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708032770260 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708032770260 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708032770261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708032770274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708032770275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708032770275 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708032770277 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708032770277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708032770277 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 10 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 11 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708032770277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708032770277 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708032770277 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708032770289 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708032770292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708032770610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708032770664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708032770674 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708032771326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708032771326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708032771496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708032771884 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708032771884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708032772343 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708032772343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708032772345 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708032772437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708032772442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708032772549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708032772549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708032772685 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708032772985 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 23 " "Pin clk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "hello.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProjects/verilog-portfolio/hello/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708032773150 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708032773150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.fit.smsg " "Generated suppressed messages file C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708032773194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5498 " "Peak virtual memory: 5498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032773461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:32:53 2024 " "Processing ended: Fri Feb 16 00:32:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032773461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032773461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032773461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708032773461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708032774381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032774385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:32:54 2024 " "Processing started: Fri Feb 16 00:32:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032774385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708032774385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello -c hello " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708032774385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708032774889 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708032774902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032775009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:32:55 2024 " "Processing ended: Fri Feb 16 00:32:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032775009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032775009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032775009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708032775009 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708032775580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708032776100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032776105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:32:55 2024 " "Processing started: Fri Feb 16 00:32:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032776105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello -c hello " "Command: quartus_sta hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776105 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708032776259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708032776650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello.sdc " "Synopsys Design Constraints File file not found: 'hello.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708032776818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708032776819 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " "create_clock -period 1.000 -name ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708032776819 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " "create_clock -period 1.000 -name ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708032776819 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776822 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708032776823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708032776830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708032776845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708032776845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.299 " "Worst-case setup slack is -4.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299            -139.761 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -4.299            -139.761 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078            -195.421 clk  " "   -4.078            -195.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617             -74.742 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -3.617             -74.742 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.454               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clk  " "    0.631               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "    0.761               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.946 " "Worst-case recovery slack is -1.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946             -54.422 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.946             -54.422 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689              -6.611 clk  " "   -1.689              -6.611 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.947               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.043               0.000 clk  " "    2.043               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 clk  " "   -3.000            -107.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -69.889 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.487             -69.889 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -1.487             -49.071 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032776854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032776854 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708032776911 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032776911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708032776916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708032776932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708032777102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032777155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708032777162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708032777162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.009 " "Worst-case setup slack is -4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009            -130.235 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -4.009            -130.235 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.780            -179.914 clk  " "   -3.780            -179.914 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.276             -66.731 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -3.276             -66.731 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.402               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 clk  " "    0.566               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "    0.704               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.754 " "Worst-case recovery slack is -1.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.754             -48.080 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.754             -48.080 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.520              -5.933 clk  " "   -1.520              -5.933 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.801               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.827               0.000 clk  " "    1.827               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 clk  " "   -3.000            -107.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -69.889 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.487             -69.889 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -1.487             -49.071 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777212 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708032777276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032777276 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708032777281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032777369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708032777371 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708032777371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.222 " "Worst-case setup slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -39.265 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -1.222             -39.265 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099             -46.953 clk  " "   -1.099             -46.953 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015             -14.431 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.015             -14.431 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.187               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk  " "    0.266               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "    0.303               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.319 " "Worst-case recovery slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -8.197 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -0.319              -8.197 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.950 clk  " "   -0.257              -0.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "    0.349               0.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 clk  " "    0.879               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.052 clk  " "   -3.000             -94.052 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA  " "   -1.000             -47.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA  " "   -1.000             -33.000 ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\|ENA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708032777396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708032777396 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708032777481 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708032777481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708032777765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708032777765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032777833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:32:57 2024 " "Processing ended: Fri Feb 16 00:32:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032777833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032777833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032777833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708032777833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708032778785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032778790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 00:32:58 2024 " "Processing started: Fri Feb 16 00:32:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032778790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708032778790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hello -c hello " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708032778790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_85c_slow.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_85c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_0c_slow.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_0c_slow.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_min_1200mv_0c_fast.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_min_1200mv_0c_fast.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello.vo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello.vo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_85c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_85c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_8_1200mv_0c_v_slow.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_8_1200mv_0c_v_slow.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_min_1200mv_0c_v_fast.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_min_1200mv_0c_v_fast.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_v.sdo C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/ simulation " "Generated file hello_v.sdo in folder \"C:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708032779799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032779829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 00:32:59 2024 " "Processing ended: Fri Feb 16 00:32:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032779829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032779829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032779829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708032779829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708032780420 ""}
