# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155-Lab-3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
# 
vsim -voptargs=+acc work.fsmtoplevel
# vsim -voptargs=+acc work.fsmtoplevel 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsmtoplevel(rtl)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_div(a)
# Loading work.debouncer_2(rtl)
# Loading work.dec_7seg(rtl)
add wave -position insertpoint  \
sim:/fsmtoplevel/gclk \
sim:/fsmtoplevel/greset \
sim:/fsmtoplevel/i_msc_val \
sim:/fsmtoplevel/i_ssc_val \
sim:/fsmtoplevel/i_sscs \
sim:/fsmtoplevel/o_bcd1 \
sim:/fsmtoplevel/o_bcd2 \
sim:/fsmtoplevel/o_mstl \
sim:/fsmtoplevel/o_sstl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 27720
# 
#           Attempting to use alternate WLF file "./wlft8195x8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8195x8
# 
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0010 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0010 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
add wave -position insertpoint  \
sim:/fsmtoplevel/clk_1hz \
sim:/fsmtoplevel/gresetbar \
sim:/fsmtoplevel/int_fsm_reset \
sim:/fsmtoplevel/int_fsm_reset_delayed \
sim:/fsmtoplevel/int_msc \
sim:/fsmtoplevel/int_msc_count \
sim:/fsmtoplevel/int_mst \
sim:/fsmtoplevel/int_rst_timer \
sim:/fsmtoplevel/int_ssc \
sim:/fsmtoplevel/int_ssc_count \
sim:/fsmtoplevel/int_sscs \
sim:/fsmtoplevel/int_sst
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
force -freeze sim:/fsmtoplevel/greset 0 0
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
run
run
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
restart -f
# Loading work.fsmtoplevel(rtl)
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0010 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0010 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
force -freeze sim:/fsmtoplevel/greset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
run
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
restart -f
# Loading work.fsmtoplevel(rtl)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.clk_div(a)
# Loading work.debouncer_2(rtl)
# Loading work.dec_7seg(rtl)
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0011 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0011 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
force -freeze sim:/fsmtoplevel/greset 0 0
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
restart -f
# Loading work.fsmtoplevel(rtl)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.clk_div(a)
# Loading work.debouncer_2(rtl)
# Loading work.dec_7seg(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /fsmtoplevel/mstTimer/o_done has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /fsmtoplevel/sstTimer/o_done has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /fsmtoplevel/mscTimer/o_done has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /fsmtoplevel/sscTimer/o_done has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0100 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0100 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
force -freeze sim:/fsmtoplevel/greset 0 0
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
restart -f
# Loading work.fsmtoplevel(rtl)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.clk_div(a)
# Loading work.debouncer_2(rtl)
# Loading work.dec_7seg(rtl)
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0100 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0100 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
force -freeze sim:/fsmtoplevel/greset 0 0
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
run
run
run
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/clk_div.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div
# -- Compiling architecture a of clk_div
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/debouncer_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debouncer_2
# -- Compiling architecture rtl of debouncer_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/bcd_7seg.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/enardFF_2.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmController.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmController
# -- Compiling architecture structural of fsmController
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/fsmTopLevel.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsmTopLevel
# -- Compiling architecture rtl of fsmTopLevel
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux21.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/mux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitcomparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitIncrementer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitmux41.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nbitregister.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/nBitTimer.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTimer
# -- Compiling architecture rtl of nBitTimer
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitAdderSubtractor.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-Lab-3/oneBitComparator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
vsim -voptargs=+acc work.fsmtoplevel
# vsim -voptargs=+acc work.fsmtoplevel 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsmtoplevel(rtl)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_div(a)
# Loading work.debouncer_2(rtl)
# Loading work.dec_7seg(rtl)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/fsmtoplevel/gclk \
sim:/fsmtoplevel/greset \
sim:/fsmtoplevel/i_msc_val \
sim:/fsmtoplevel/i_ssc_val \
sim:/fsmtoplevel/i_sscs \
sim:/fsmtoplevel/o_bcd1 \
sim:/fsmtoplevel/o_bcd2 \
sim:/fsmtoplevel/o_mstl \
sim:/fsmtoplevel/o_sstl \
sim:/fsmtoplevel/clk_1hz \
sim:/fsmtoplevel/gresetbar \
sim:/fsmtoplevel/int_fsm_reset \
sim:/fsmtoplevel/int_msc \
sim:/fsmtoplevel/int_msc_count \
sim:/fsmtoplevel/int_mst \
sim:/fsmtoplevel/int_rst_timer \
sim:/fsmtoplevel/int_ssc \
sim:/fsmtoplevel/int_ssc_count \
sim:/fsmtoplevel/int_sscs \
sim:/fsmtoplevel/int_sst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 27720
# 
#           Attempting to use alternate WLF file "./wlft3k8j35".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3k8j35
# 
force -freeze sim:/fsmtoplevel/gclk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmtoplevel/greset 1 0
force -freeze sim:/fsmtoplevel/i_msc_val 0100 0
force -freeze sim:/fsmtoplevel/i_ssc_val 0100 0
force -freeze sim:/fsmtoplevel/i_sscs 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 0  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
force -freeze sim:/fsmtoplevel/greset 0 0
run
run
run
run
run
run
force -freeze sim:/fsmtoplevel/i_sscs 1 0
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /fsmtoplevel/clk_div1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim -voptargs=+acc work.fsmcontroller
# vsim -voptargs=+acc work.fsmcontroller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsmcontroller(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux41(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/fsmcontroller/clk \
sim:/fsmcontroller/greset \
sim:/fsmcontroller/msc \
sim:/fsmcontroller/mst \
sim:/fsmcontroller/ssc \
sim:/fsmcontroller/sscs \
sim:/fsmcontroller/sst \
sim:/fsmcontroller/mstl \
sim:/fsmcontroller/reset_timer \
sim:/fsmcontroller/sstl \
sim:/fsmcontroller/A \
sim:/fsmcontroller/C \
sim:/fsmcontroller/D \
sim:/fsmcontroller/E \
sim:/fsmcontroller/green \
sim:/fsmcontroller/gresetbar \
sim:/fsmcontroller/input_d0 \
sim:/fsmcontroller/input_d1 \
sim:/fsmcontroller/not_w \
sim:/fsmcontroller/not_y0 \
sim:/fsmcontroller/not_y1 \
sim:/fsmcontroller/output_mux_mstl \
sim:/fsmcontroller/output_mux_sstl \
sim:/fsmcontroller/red \
sim:/fsmcontroller/w \
sim:/fsmcontroller/y0 \
sim:/fsmcontroller/y1 \
sim:/fsmcontroller/yellow
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 27720
# 
#           Attempting to use alternate WLF file "./wlftqj9s93".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftqj9s93
# 
force -freeze sim:/fsmcontroller/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmcontroller/greset 1 0
force -freeze sim:/fsmcontroller/msc 0 0
force -freeze sim:/fsmcontroller/mst 0 0
force -freeze sim:/fsmcontroller/ssc 0 0
force -freeze sim:/fsmcontroller/sscs 0 0
force -freeze sim:/fsmcontroller/sst 0 0
run
run
force -freeze sim:/fsmcontroller/msc 1 0
run
run
force -freeze sim:/fsmcontroller/sscs 1 0
run
run
run
restart -f
force -freeze sim:/fsmcontroller/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsmcontroller/greset 1 0
force -freeze sim:/fsmcontroller/msc 0 0
force -freeze sim:/fsmcontroller/sscs 0 0
force -freeze sim:/fsmcontroller/mst 0 0
force -freeze sim:/fsmcontroller/ssc 0 0
force -freeze sim:/fsmcontroller/sst 0 0
run
run
force -freeze sim:/fsmcontroller/greset 0 0
force -freeze sim:/fsmcontroller/msc 1 0
run
run
run
run
run
force -freeze sim:/fsmcontroller/sscs 1 0
run
run
run
force -freeze sim:/fsmcontroller/mst 1 0
run
run
force -freeze sim:/fsmcontroller/msc 0 0
force -freeze sim:/fsmcontroller/sscs 0 0
run
force -freeze sim:/fsmcontroller/ssc 1 0
run
run
force -freeze sim:/fsmcontroller/mst 0 0
run
force -freeze sim:/fsmcontroller/sst 1 0
run
run
force -freeze sim:/fsmcontroller/ssc 0 0
run
run
vsim -voptargs=+acc work.nbittimer
# vsim -voptargs=+acc work.nbittimer 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.nbittimer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.enardff_2(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/nbittimer/i_clk \
sim:/nbittimer/i_reset \
sim:/nbittimer/i_targetCount \
sim:/nbittimer/n \
sim:/nbittimer/o_count \
sim:/nbittimer/o_done \
sim:/nbittimer/int_count \
sim:/nbittimer/int_eq \
sim:/nbittimer/not_int_eq
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 27720
# 
#           Attempting to use alternate WLF file "./wlftfmd0rj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfmd0rj
# 
force -freeze sim:/nbittimer/i_clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/nbittimer/i_reset 1 0
force -freeze sim:/nbittimer/i_targetCount 1100 0
run
force -freeze sim:/nbittimer/i_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
