<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p85" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_85{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_85{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_85{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_85{left:190px;bottom:959px;}
#t5_85{left:513px;bottom:959px;letter-spacing:-0.12px;}
#t6_85{left:513px;bottom:938px;letter-spacing:-0.11px;}
#t7_85{left:513px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_85{left:190px;bottom:894px;}
#t9_85{left:513px;bottom:894px;letter-spacing:-0.12px;}
#ta_85{left:513px;bottom:872px;letter-spacing:-0.11px;}
#tb_85{left:190px;bottom:848px;}
#tc_85{left:513px;bottom:848px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_85{left:513px;bottom:826px;letter-spacing:-0.11px;}
#te_85{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tf_85{left:513px;bottom:802px;letter-spacing:-0.13px;}
#tg_85{left:513px;bottom:781px;letter-spacing:-0.12px;}
#th_85{left:190px;bottom:756px;letter-spacing:-0.17px;}
#ti_85{left:513px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_85{left:513px;bottom:735px;letter-spacing:-0.12px;}
#tk_85{left:190px;bottom:710px;letter-spacing:-0.19px;}
#tl_85{left:513px;bottom:710px;letter-spacing:-0.12px;}
#tm_85{left:513px;bottom:689px;letter-spacing:-0.11px;}
#tn_85{left:190px;bottom:664px;letter-spacing:-0.2px;}
#to_85{left:513px;bottom:664px;letter-spacing:-0.14px;}
#tp_85{left:190px;bottom:640px;letter-spacing:-0.19px;}
#tq_85{left:513px;bottom:640px;letter-spacing:-0.13px;}
#tr_85{left:513px;bottom:619px;letter-spacing:-0.12px;}
#ts_85{left:190px;bottom:594px;letter-spacing:-0.2px;}
#tt_85{left:513px;bottom:594px;letter-spacing:-0.14px;}
#tu_85{left:190px;bottom:570px;letter-spacing:-0.14px;}
#tv_85{left:513px;bottom:570px;letter-spacing:-0.11px;}
#tw_85{left:190px;bottom:545px;letter-spacing:-0.17px;}
#tx_85{left:513px;bottom:545px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_85{left:513px;bottom:524px;letter-spacing:-0.11px;}
#tz_85{left:190px;bottom:499px;letter-spacing:-0.2px;}
#t10_85{left:513px;bottom:499px;letter-spacing:-0.14px;}
#t11_85{left:190px;bottom:475px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_85{left:513px;bottom:475px;letter-spacing:-0.11px;}
#t13_85{left:190px;bottom:451px;letter-spacing:-0.13px;}
#t14_85{left:513px;bottom:451px;letter-spacing:-0.12px;}
#t15_85{left:86px;bottom:426px;letter-spacing:-0.18px;}
#t16_85{left:147px;bottom:426px;letter-spacing:-0.12px;}
#t17_85{left:190px;bottom:426px;letter-spacing:-0.16px;}
#t18_85{left:420px;bottom:426px;letter-spacing:-0.12px;}
#t19_85{left:513px;bottom:426px;letter-spacing:-0.11px;}
#t1a_85{left:513px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_85{left:190px;bottom:380px;}
#t1c_85{left:420px;bottom:380px;letter-spacing:-0.15px;}
#t1d_85{left:513px;bottom:380px;letter-spacing:-0.13px;}
#t1e_85{left:513px;bottom:359px;letter-spacing:-0.11px;}
#t1f_85{left:513px;bottom:342px;letter-spacing:-0.14px;}
#t1g_85{left:513px;bottom:325px;letter-spacing:-0.11px;}
#t1h_85{left:86px;bottom:301px;letter-spacing:-0.18px;}
#t1i_85{left:147px;bottom:301px;letter-spacing:-0.12px;}
#t1j_85{left:190px;bottom:301px;letter-spacing:-0.14px;}
#t1k_85{left:420px;bottom:301px;letter-spacing:-0.15px;}
#t1l_85{left:513px;bottom:301px;letter-spacing:-0.12px;}
#t1m_85{left:513px;bottom:279px;letter-spacing:-0.11px;}
#t1n_85{left:513px;bottom:263px;letter-spacing:-0.11px;}
#t1o_85{left:513px;bottom:246px;letter-spacing:-0.11px;}
#t1p_85{left:513px;bottom:224px;}
#t1q_85{left:529px;bottom:224px;letter-spacing:-0.12px;}
#t1r_85{left:513px;bottom:209px;}
#t1s_85{left:529px;bottom:209px;letter-spacing:-0.12px;}
#t1t_85{left:86px;bottom:185px;letter-spacing:-0.18px;}
#t1u_85{left:147px;bottom:185px;letter-spacing:-0.12px;}
#t1v_85{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t1w_85{left:420px;bottom:185px;letter-spacing:-0.15px;}
#t1x_85{left:513px;bottom:185px;letter-spacing:-0.12px;}
#t1y_85{left:513px;bottom:163px;letter-spacing:-0.13px;}
#t1z_85{left:86px;bottom:139px;letter-spacing:-0.18px;}
#t20_85{left:147px;bottom:139px;letter-spacing:-0.12px;}
#t21_85{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t22_85{left:420px;bottom:139px;letter-spacing:-0.15px;}
#t23_85{left:513px;bottom:139px;letter-spacing:-0.12px;}
#t24_85{left:513px;bottom:118px;letter-spacing:-0.13px;}
#t25_85{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t26_85{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t27_85{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t28_85{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t29_85{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2a_85{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t2b_85{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t2c_85{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2d_85{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t2e_85{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_85{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_85{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_85{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_85{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_85{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts85" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg85Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg85" style="-webkit-user-select: none;"><object width="935" height="1210" data="85/85.svg" type="image/svg+xml" id="pdf85" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_85" class="t s1_85">Vol. 4 </span><span id="t2_85" class="t s1_85">2-69 </span>
<span id="t3_85" class="t s2_85">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_85" class="t s3_85">7 </span><span id="t5_85" class="t s3_85">BINIT# Driver Enable (R/W) </span>
<span id="t6_85" class="t s3_85">1 = Enabled; 0 = Disabled </span>
<span id="t7_85" class="t s3_85">Note: Not all processors implement R/W. </span>
<span id="t8_85" class="t s3_85">8 </span><span id="t9_85" class="t s3_85">Output Tri-state Enabled (R/O) </span>
<span id="ta_85" class="t s3_85">1 = Enabled; 0 = Disabled </span>
<span id="tb_85" class="t s3_85">9 </span><span id="tc_85" class="t s3_85">Execute BIST (R/O) </span>
<span id="td_85" class="t s3_85">1 = Enabled; 0 = Disabled </span>
<span id="te_85" class="t s3_85">10 </span><span id="tf_85" class="t s3_85">MCERR# Observation Enabled (R/O) </span>
<span id="tg_85" class="t s3_85">1 = Enabled; 0 = Disabled </span>
<span id="th_85" class="t s3_85">11 </span><span id="ti_85" class="t s3_85">Intel TXT Capable Chipset. (R/O) </span>
<span id="tj_85" class="t s3_85">1 = Present; 0 = Not Present </span>
<span id="tk_85" class="t s3_85">12 </span><span id="tl_85" class="t s3_85">BINIT# Observation Enabled (R/O) </span>
<span id="tm_85" class="t s3_85">1 = Enabled; 0 = Disabled </span>
<span id="tn_85" class="t s3_85">13 </span><span id="to_85" class="t s3_85">Reserved </span>
<span id="tp_85" class="t s3_85">14 </span><span id="tq_85" class="t s3_85">1 MByte Power on Reset Vector (R/O) </span>
<span id="tr_85" class="t s3_85">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="ts_85" class="t s3_85">15 </span><span id="tt_85" class="t s3_85">Reserved </span>
<span id="tu_85" class="t s3_85">17:16 </span><span id="tv_85" class="t s3_85">APIC Cluster ID (R/O) </span>
<span id="tw_85" class="t s3_85">18 </span><span id="tx_85" class="t s3_85">N/2 Non-Integer Bus Ratio (R/O) </span>
<span id="ty_85" class="t s3_85">0 = Integer ratio; 1 = Non-integer ratio </span>
<span id="tz_85" class="t s3_85">19 </span><span id="t10_85" class="t s3_85">Reserved </span>
<span id="t11_85" class="t s3_85">21: 20 </span><span id="t12_85" class="t s3_85">Symmetric Arbitration ID (R/O) </span>
<span id="t13_85" class="t s3_85">26:22 </span><span id="t14_85" class="t s3_85">Integer Bus Frequency Ratio (R/O) </span>
<span id="t15_85" class="t s3_85">3AH </span><span id="t16_85" class="t s3_85">58 </span><span id="t17_85" class="t s3_85">MSR_FEATURE_CONTROL </span><span id="t18_85" class="t s3_85">Unique </span><span id="t19_85" class="t s3_85">Control Features in Intel 64 Processor (R/W) </span>
<span id="t1a_85" class="t s3_85">See Table 2-2. </span>
<span id="t1b_85" class="t s3_85">3 </span><span id="t1c_85" class="t s3_85">Unique </span><span id="t1d_85" class="t s3_85">SMRR Enable (R/WL) </span>
<span id="t1e_85" class="t s3_85">When this bit is set and the lock bit is set, this makes the </span>
<span id="t1f_85" class="t s3_85">SMRR_PHYS_BASE and SMRR_PHYS_MASK registers </span>
<span id="t1g_85" class="t s3_85">read visible and writeable while in SMM. </span>
<span id="t1h_85" class="t s3_85">40H </span><span id="t1i_85" class="t s3_85">64 </span><span id="t1j_85" class="t s3_85">MSR_LASTBRANCH_0_FROM_IP </span><span id="t1k_85" class="t s3_85">Unique </span><span id="t1l_85" class="t s3_85">Last Branch Record 0 From IP (R/W) </span>
<span id="t1m_85" class="t s3_85">One of four pairs of last branch record registers on the </span>
<span id="t1n_85" class="t s3_85">last branch record stack. The From_IP part of the stack </span>
<span id="t1o_85" class="t s3_85">contains pointers to the source instruction. See also: </span>
<span id="t1p_85" class="t s3_85">• </span><span id="t1q_85" class="t s3_85">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t1r_85" class="t s3_85">• </span><span id="t1s_85" class="t s3_85">Section 18.5. </span>
<span id="t1t_85" class="t s3_85">41H </span><span id="t1u_85" class="t s3_85">65 </span><span id="t1v_85" class="t s3_85">MSR_LASTBRANCH_1_FROM_IP </span><span id="t1w_85" class="t s3_85">Unique </span><span id="t1x_85" class="t s3_85">Last Branch Record 1 From IP (R/W) </span>
<span id="t1y_85" class="t s3_85">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1z_85" class="t s3_85">42H </span><span id="t20_85" class="t s3_85">66 </span><span id="t21_85" class="t s3_85">MSR_LASTBRANCH_2_FROM_IP </span><span id="t22_85" class="t s3_85">Unique </span><span id="t23_85" class="t s3_85">Last Branch Record 2 From IP (R/W) </span>
<span id="t24_85" class="t s3_85">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t25_85" class="t s4_85">Table 2-3. </span><span id="t26_85" class="t s4_85">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t27_85" class="t s5_85">Register </span>
<span id="t28_85" class="t s5_85">Address </span><span id="t29_85" class="t s5_85">Register Name / Bit Fields </span>
<span id="t2a_85" class="t s5_85">Shared/ </span>
<span id="t2b_85" class="t s5_85">Unique </span><span id="t2c_85" class="t s5_85">Bit Description </span>
<span id="t2d_85" class="t s5_85">Hex </span><span id="t2e_85" class="t s5_85">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
