WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500099 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000132 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14067229 heartbeat IPC: 1.103 cumulative IPC: 0.6396 (Simulation time: 00 hr 01 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 29457084 heartbeat IPC: 0.6498 cumulative IPC: 0.6464 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 44994682 heartbeat IPC: 0.6436 cumulative IPC: 0.6453 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 60761658 heartbeat IPC: 0.6342 cumulative IPC: 0.6421 (Simulation time: 00 hr 04 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 76221107 heartbeat IPC: 0.6469 cumulative IPC: 0.6431 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 91961935 heartbeat IPC: 0.6353 cumulative IPC: 0.6417 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 107432897 heartbeat IPC: 0.6464 cumulative IPC: 0.6424 (Simulation time: 00 hr 07 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_22.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 122936087 heartbeat IPC: 0.645 cumulative IPC: 0.6428 (Simulation time: 00 hr 08 min 30 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 138630117 heartbeat IPC: 0.6372 cumulative IPC: 0.6421 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 154131890 heartbeat IPC: 0.6451 cumulative IPC: 0.6424 (Simulation time: 00 hr 10 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_22.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 155739648 cumulative IPC: 0.6421 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 155739648 cumulative IPC: 0.6421 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_22.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6421 instructions: 100000000 cycles: 155739648
CPU 0 Branch Prediction Accuracy: 70.42% MPKI: 52.25 Average ROB Occupancy at Mispredict: 4.264
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.842
BRANCH_INDIRECT: 35.4
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 2.31
BRANCH_INDIRECT_CALL: 2.15
BRANCH_RETURN: 1.43

LLC TOTAL        ACCESS:     994806 HIT:     980249 MISS:      14557
LLC LOAD         ACCESS:     698819 HIT:     690905 MISS:       7914
LLC RFO          ACCESS:     115397 HIT:     109094 MISS:       6303
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     176977 HIT:     176919 MISS:         58
LLC TRANSLATION  ACCESS:       3613 HIT:       3331 MISS:        282
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 181.8 cycles
cpu0_DTLB TOTAL        ACCESS:   27129908 HIT:   26055364 MISS:    1074544
cpu0_DTLB LOAD         ACCESS:   27129908 HIT:   26055364 MISS:    1074544
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.364 cycles
cpu0_ITLB TOTAL        ACCESS:   10035847 HIT:    8288014 MISS:    1747833
cpu0_ITLB LOAD         ACCESS:   10035847 HIT:    8288014 MISS:    1747833
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.119 cycles
cpu0_L1D TOTAL        ACCESS:   34002242 HIT:   30846995 MISS:    3155247
cpu0_L1D LOAD         ACCESS:   20860050 HIT:   19193950 MISS:    1666100
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13136936 HIT:   11652903 MISS:    1484033
cpu0_L1D TRANSLATION  ACCESS:       5256 HIT:        142 MISS:       5114
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.899 cycles
cpu0_L1I TOTAL        ACCESS:   11260898 HIT:    5186895 MISS:    6074003
cpu0_L1I LOAD         ACCESS:   11260898 HIT:    5186895 MISS:    6074003
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.422 cycles
cpu0_L2C TOTAL        ACCESS:    7706132 HIT:    6878220 MISS:     827912
cpu0_L2C LOAD         ACCESS:    6256682 HIT:    5557863 MISS:     698819
cpu0_L2C RFO          ACCESS:     536827 HIT:     421427 MISS:     115400
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     907512 HIT:     897432 MISS:      10080
cpu0_L2C TRANSLATION  ACCESS:       5111 HIT:       1498 MISS:       3613
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.98 cycles
cpu0_STLB TOTAL        ACCESS:    1750805 HIT:    1745852 MISS:       4953
cpu0_STLB LOAD         ACCESS:    1750805 HIT:    1745852 MISS:       4953
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 45.91 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5513
  ROW_BUFFER_MISS:       8984
 AVG DBUS CONGESTED CYCLE: 3.909
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        420
  FULL:       5330
