
ubuntu-preinstalled/whereis:     file format elf32-littlearm


Disassembly of section .init:

00000f58 <.init>:
 f58:	push	{r3, lr}
 f5c:	bl	1934 <__assert_fail@plt+0x668>
 f60:	pop	{r3, pc}

Disassembly of section .plt:

00000f64 <calloc@plt-0x14>:
     f64:	push	{lr}		; (str lr, [sp, #-4]!)
     f68:	ldr	lr, [pc, #4]	; f74 <calloc@plt-0x4>
     f6c:	add	lr, pc, lr
     f70:	ldr	pc, [lr, #8]!
     f74:	andeq	r2, r1, r8, lsr pc

00000f78 <calloc@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #73728	; 0x12000
     f80:	ldr	pc, [ip, #3896]!	; 0xf38

00000f84 <strcmp@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #73728	; 0x12000
     f8c:	ldr	pc, [ip, #3888]!	; 0xf30

00000f90 <__cxa_finalize@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #73728	; 0x12000
     f98:	ldr	pc, [ip, #3880]!	; 0xf28

00000f9c <read@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #73728	; 0x12000
     fa4:	ldr	pc, [ip, #3872]!	; 0xf20

00000fa8 <getuid@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #73728	; 0x12000
     fb0:	ldr	pc, [ip, #3864]!	; 0xf18

00000fb4 <free@plt>:
     fb4:			; <UNDEFINED> instruction: 0xe7fd4778
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #3852]!	; 0xf0c

00000fc4 <fgets@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #3844]!	; 0xf04

00000fd0 <nanosleep@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3836]!	; 0xefc

00000fdc <ferror@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3828]!	; 0xef4

00000fe8 <_exit@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3820]!	; 0xeec

00000ff4 <memcpy@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3812]!	; 0xee4

00001000 <dcgettext@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3804]!	; 0xedc

0000100c <__strncpy_chk@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3796]!	; 0xed4

00001018 <strdup@plt>:
    1018:			; <UNDEFINED> instruction: 0xe7fd4778
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #73728	; 0x12000
    1024:	ldr	pc, [ip, #3784]!	; 0xec8

00001028 <__stack_chk_fail@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #73728	; 0x12000
    1030:	ldr	pc, [ip, #3776]!	; 0xec0

00001034 <textdomain@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #73728	; 0x12000
    103c:	ldr	pc, [ip, #3768]!	; 0xeb8

00001040 <err@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #73728	; 0x12000
    1048:	ldr	pc, [ip, #3760]!	; 0xeb0

0000104c <geteuid@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #73728	; 0x12000
    1054:	ldr	pc, [ip, #3752]!	; 0xea8

00001058 <getegid@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #73728	; 0x12000
    1060:	ldr	pc, [ip, #3744]!	; 0xea0

00001064 <waitpid@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #73728	; 0x12000
    106c:	ldr	pc, [ip, #3736]!	; 0xe98

00001070 <__fpending@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3728]!	; 0xe90

0000107c <strtok_r@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3720]!	; 0xe88

00001088 <opendir@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3712]!	; 0xe80

00001094 <getenv@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3704]!	; 0xe78

000010a0 <puts@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3696]!	; 0xe70

000010ac <setgid@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3688]!	; 0xe68

000010b8 <malloc@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #73728	; 0x12000
    10c0:	ldr	pc, [ip, #3680]!	; 0xe60

000010c4 <__libc_start_main@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #73728	; 0x12000
    10cc:	ldr	pc, [ip, #3672]!	; 0xe58

000010d0 <__vfprintf_chk@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #73728	; 0x12000
    10d8:	ldr	pc, [ip, #3664]!	; 0xe50

000010dc <__gmon_start__@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #73728	; 0x12000
    10e4:	ldr	pc, [ip, #3656]!	; 0xe48

000010e8 <__ctype_b_loc@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #73728	; 0x12000
    10f0:	ldr	pc, [ip, #3648]!	; 0xe40

000010f4 <getcwd@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #73728	; 0x12000
    10fc:	ldr	pc, [ip, #3640]!	; 0xe38

00001100 <getpid@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #73728	; 0x12000
    1108:	ldr	pc, [ip, #3632]!	; 0xe30

0000110c <exit@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #73728	; 0x12000
    1114:	ldr	pc, [ip, #3624]!	; 0xe28

00001118 <strtoul@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #73728	; 0x12000
    1120:	ldr	pc, [ip, #3616]!	; 0xe20

00001124 <strlen@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #73728	; 0x12000
    112c:	ldr	pc, [ip, #3608]!	; 0xe18

00001130 <strchr@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #73728	; 0x12000
    1138:	ldr	pc, [ip, #3600]!	; 0xe10

0000113c <warnx@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #73728	; 0x12000
    1144:	ldr	pc, [ip, #3592]!	; 0xe08

00001148 <__errno_location@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #73728	; 0x12000
    1150:	ldr	pc, [ip, #3584]!	; 0xe00

00001154 <snprintf@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #73728	; 0x12000
    115c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001160 <__cxa_atexit@plt>:
    1160:			; <UNDEFINED> instruction: 0xe7fd4778
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #73728	; 0x12000
    116c:	ldr	pc, [ip, #3564]!	; 0xdec

00001170 <__vasprintf_chk@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #73728	; 0x12000
    1178:	ldr	pc, [ip, #3556]!	; 0xde4

0000117c <getgid@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #73728	; 0x12000
    1184:	ldr	pc, [ip, #3548]!	; 0xddc

00001188 <memset@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #73728	; 0x12000
    1190:	ldr	pc, [ip, #3540]!	; 0xdd4

00001194 <strncpy@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #73728	; 0x12000
    119c:	ldr	pc, [ip, #3532]!	; 0xdcc

000011a0 <__printf_chk@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #73728	; 0x12000
    11a8:	ldr	pc, [ip, #3524]!	; 0xdc4

000011ac <write@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #73728	; 0x12000
    11b4:	ldr	pc, [ip, #3516]!	; 0xdbc

000011b8 <__fprintf_chk@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #73728	; 0x12000
    11c0:	ldr	pc, [ip, #3508]!	; 0xdb4

000011c4 <access@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #73728	; 0x12000
    11cc:	ldr	pc, [ip, #3500]!	; 0xdac

000011d0 <fclose@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #73728	; 0x12000
    11d8:	ldr	pc, [ip, #3492]!	; 0xda4

000011dc <pipe@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #73728	; 0x12000
    11e4:	ldr	pc, [ip, #3484]!	; 0xd9c

000011e8 <setlocale@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #73728	; 0x12000
    11f0:	ldr	pc, [ip, #3476]!	; 0xd94

000011f4 <fork@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #73728	; 0x12000
    11fc:	ldr	pc, [ip, #3468]!	; 0xd8c

00001200 <errx@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #73728	; 0x12000
    1208:	ldr	pc, [ip, #3460]!	; 0xd84

0000120c <strrchr@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #73728	; 0x12000
    1214:	ldr	pc, [ip, #3452]!	; 0xd7c

00001218 <warn@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #73728	; 0x12000
    1220:	ldr	pc, [ip, #3444]!	; 0xd74

00001224 <fputc@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #73728	; 0x12000
    122c:	ldr	pc, [ip, #3436]!	; 0xd6c

00001230 <setuid@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #73728	; 0x12000
    1238:	ldr	pc, [ip, #3428]!	; 0xd64

0000123c <readdir64@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #73728	; 0x12000
    1244:	ldr	pc, [ip, #3420]!	; 0xd5c

00001248 <putc@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #73728	; 0x12000
    1250:	ldr	pc, [ip, #3412]!	; 0xd54

00001254 <fopen64@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #73728	; 0x12000
    125c:	ldr	pc, [ip, #3404]!	; 0xd4c

00001260 <bindtextdomain@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #73728	; 0x12000
    1268:	ldr	pc, [ip, #3396]!	; 0xd44

0000126c <__xstat64@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #73728	; 0x12000
    1274:	ldr	pc, [ip, #3388]!	; 0xd3c

00001278 <fputs@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #73728	; 0x12000
    1280:	ldr	pc, [ip, #3380]!	; 0xd34

00001284 <strncmp@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #73728	; 0x12000
    128c:	ldr	pc, [ip, #3372]!	; 0xd2c

00001290 <abort@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #73728	; 0x12000
    1298:	ldr	pc, [ip, #3364]!	; 0xd24

0000129c <realpath@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #73728	; 0x12000
    12a4:	ldr	pc, [ip, #3356]!	; 0xd1c

000012a8 <close@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #73728	; 0x12000
    12b0:	ldr	pc, [ip, #3348]!	; 0xd14

000012b4 <closedir@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #73728	; 0x12000
    12bc:	ldr	pc, [ip, #3340]!	; 0xd0c

000012c0 <__snprintf_chk@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #73728	; 0x12000
    12c8:	ldr	pc, [ip, #3332]!	; 0xd04

000012cc <__assert_fail@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #73728	; 0x12000
    12d4:	ldr	pc, [ip, #3324]!	; 0xcfc

Disassembly of section .text:

000012d8 <.text>:
    12d8:	svcmi	0x00f0e92d
    12dc:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    12e0:	strmi	r8, [r2], r4, lsl #22
    12e4:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    12e8:			; <UNDEFINED> instruction: 0xf8df2006
    12ec:	strcs	r3, [r0, #-1344]	; 0xfffffac0
    12f0:			; <UNDEFINED> instruction: 0xf8df447a
    12f4:	addlt	r1, fp, ip, lsr r5
    12f8:	ldrmi	pc, [r8, #-2271]!	; 0xfffff721
    12fc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1300:			; <UNDEFINED> instruction: 0xf8df447c
    1304:	ldmdavs	fp, {r2, r4, r5, r8, sl, ip, pc}
    1308:			; <UNDEFINED> instruction: 0xf04f9309
    130c:	strls	r0, [r7, #-768]	; 0xfffffd00
    1310:	svc	0x006af7ff
    1314:	strne	pc, [r4, #-2271]!	; 0xfffff721
    1318:	ldrbtmi	r4, [r9], #1568	; 0x620
    131c:			; <UNDEFINED> instruction: 0xf7ff4479
    1320:	strtmi	lr, [r0], -r0, lsr #31
    1324:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1328:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    132c:			; <UNDEFINED> instruction: 0xf0014478
    1330:			; <UNDEFINED> instruction: 0xf1bafedf
    1334:	vpmax.f32	d16, d0, d1
    1338:	ldmdavs	r4!, {r0, r2, r3, r4, r6, r9, pc}^
    133c:	strne	pc, [r4, #-2271]	; 0xfffff721
    1340:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1344:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    1348:			; <UNDEFINED> instruction: 0xf0002800
    134c:			; <UNDEFINED> instruction: 0xf8df8242
    1350:			; <UNDEFINED> instruction: 0x462014f8
    1354:			; <UNDEFINED> instruction: 0xf7ff4479
    1358:	stmiblt	r0!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    135c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1360:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1364:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1368:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    136c:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1370:			; <UNDEFINED> instruction: 0x4601447b
    1374:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1378:	ldmdavs	r2, {r0, sp}
    137c:	svc	0x0010f7ff
    1380:			; <UNDEFINED> instruction: 0xf7ff2000
    1384:			; <UNDEFINED> instruction: 0xf8dfeec4
    1388:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
    138c:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1390:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1394:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    1398:	andeq	pc, r2, #18
    139c:	stmdacs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    13a0:	bicshi	pc, r2, r0
    13a4:			; <UNDEFINED> instruction: 0xf7ffa908
    13a8:	blls	23ce90 <__assert_fail@plt+0x23bbc4>
    13ac:	cmplt	r3, r4, lsl #12
    13b0:	strtne	pc, [ip], #2271	; 0x8df
    13b4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    13b8:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    13bc:	mvnsvc	pc, #82837504	; 0x4f00000
    13c0:	svclt	0x00082800
    13c4:			; <UNDEFINED> instruction: 0xf8df461c
    13c8:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
    13cc:			; <UNDEFINED> instruction: 0xf8df601c
    13d0:	ldrbtmi	r3, [fp], #-1176	; 0xfffffb68
    13d4:	stccs	8, cr6, [r0], {28}
    13d8:			; <UNDEFINED> instruction: 0x81b8f040
    13dc:	strpl	pc, [ip], #2271	; 0x8df
    13e0:			; <UNDEFINED> instruction: 0xf8dfaf07
    13e4:	smlabbcs	r2, ip, r4, r3
    13e8:	strmi	pc, [r8], #2271	; 0x8df
    13ec:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    13f0:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
    13f4:	cdp	2, 0, cr2, cr9, cr0, {0}
    13f8:	stmdavs	fp!, {r4, r9, fp, ip, sp}
    13fc:	strtmi	r9, [r2], -r2, lsl #4
    1400:	eorvs	r4, fp, fp, lsl #6
    1404:	blx	17bd410 <__assert_fail@plt+0x17bc144>
    1408:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    140c:	andcs	r4, r2, #59768832	; 0x3900000
    1410:			; <UNDEFINED> instruction: 0xf0014478
    1414:			; <UNDEFINED> instruction: 0xf104f80f
    1418:	ldrtmi	r0, [r8], -r0, asr #5
    141c:			; <UNDEFINED> instruction: 0xf0012104
    1420:			; <UNDEFINED> instruction: 0xf8dffa51
    1424:			; <UNDEFINED> instruction: 0x46390458
    1428:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
    142c:			; <UNDEFINED> instruction: 0xf802f001
    1430:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1434:			; <UNDEFINED> instruction: 0xf1049b02
    1438:	ldrbtmi	r0, [r9], #-736	; 0xfffffd20
    143c:	mcr	6, 0, r4, cr8, cr8, {1}
    1440:			; <UNDEFINED> instruction: 0x21081a90
    1444:			; <UNDEFINED> instruction: 0xf0019303
    1448:	movwcs	pc, #6717	; 0x1a3d	; <UNPREDICTABLE>
    144c:	ldrmi	r2, [sp], -lr, lsl #4
    1450:	movwls	r9, #33284	; 0x8204
    1454:	strtcc	pc, [ip], #-2271	; 0xfffff721
    1458:	eormi	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    145c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1460:			; <UNDEFINED> instruction: 0xf10006da
    1464:			; <UNDEFINED> instruction: 0xf9948138
    1468:	blcs	b4d470 <__assert_fail@plt+0xb4c1a4>
    146c:	bls	1354fc <__assert_fail@plt+0x134230>
    1470:	stmdbls	r7, {r5, r9, sl, lr}
    1474:	movwls	r2, #13057	; 0x3301
    1478:	ldc2	0, cr15, [r6]
    147c:	mrrcne	11, 0, r9, sp, cr8
    1480:	ldrbmi	r9, [r5, #-1288]	; 0xfffffaf8
    1484:	ldrtmi	sp, [r8], -r6, ror #23
    1488:			; <UNDEFINED> instruction: 0xf000210e
    148c:	blls	c0160 <__assert_fail@plt+0xbee94>
    1490:			; <UNDEFINED> instruction: 0xf0402b00
    1494:	bmi	fff21b98 <__assert_fail@plt+0xfff208cc>
    1498:	ldrbtmi	r4, [sl], #-3044	; 0xfffff41c
    149c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14a0:	subsmi	r9, sl, r9, lsl #22
    14a4:			; <UNDEFINED> instruction: 0x81b4f040
    14a8:	andlt	r9, fp, r2, lsl #16
    14ac:	blhi	13c7a8 <__assert_fail@plt+0x13b4dc>
    14b0:	svchi	0x00f0e8bd
    14b4:	mulcc	r1, r4, r9
    14b8:	blcs	e4c4 <__assert_fail@plt+0xd1f8>
    14bc:	orrhi	pc, fp, r0
    14c0:			; <UNDEFINED> instruction: 0xf8df4bf2
    14c4:	ldrbtmi	r8, [fp], #-972	; 0xfffffc34
    14c8:	ldrbtmi	r9, [r8], #1541	; 0x605
    14cc:	bcc	43ccf4 <__assert_fail@plt+0x43ba28>
    14d0:	ldrdcc	pc, [r0], -r8
    14d4:			; <UNDEFINED> instruction: 0xf10006db
    14d8:			; <UNDEFINED> instruction: 0xf99480d9
    14dc:	blcc	108d4e4 <__assert_fail@plt+0x108c218>
    14e0:	vpadd.i8	d2, d0, d19
    14e4:	ldm	pc, {r3, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    14e8:	sbceq	pc, r1, r3, lsl r0	; <UNPREDICTABLE>
    14ec:	cmpeq	r6, r6, asr r1
    14f0:	cmpeq	r6, r6, asr r1
    14f4:	cmpeq	r6, r6, asr r1
    14f8:	cmpeq	r6, r6, asr r1
    14fc:	cmpeq	r6, r6, asr r1
    1500:	ldrheq	r0, [r6, #-1]
    1504:	cmpeq	r6, r6, asr r1
    1508:	cmpeq	r6, r6, asr r1
    150c:			; <UNDEFINED> instruction: 0x0156009a
    1510:	addeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    1514:	cmpeq	r6, r6, asr r1
    1518:	cmpeq	r6, r6, asr r1
    151c:	cmpeq	r6, r6, asr r1
    1520:	cmpeq	r6, r6, asr r1
    1524:	cmpeq	r6, r6, asr r1
    1528:	addeq	r0, r2, r6, asr r1
    152c:	cmpeq	r6, r6, asr r1
    1530:			; <UNDEFINED> instruction: 0x012c0156
    1534:	cmneq	r4, r6, asr r1
    1538:	cmpeq	r6, r6, asr r1
    153c:	subseq	r0, fp, r6, asr r1
    1540:	cmpeq	r6, pc, asr #32
    1544:	cmpeq	r6, r6, asr r1
    1548:	cmpeq	r6, r6, asr r1
    154c:	cmpeq	r6, r3, asr #32
    1550:	blmi	ff401628 <__assert_fail@plt+0xff40035c>
    1554:	tstcs	r0, r1, lsl #4
    1558:	ldrbtmi	r9, [fp], #-258	; 0xfffffefe
    155c:	blls	21d9cc <__assert_fail@plt+0x21c700>
    1560:	sfmle	f4, 4, [r3], {171}	; 0xab
    1564:	svccs	0x0001f914
    1568:			; <UNDEFINED> instruction: 0xd1b12a00
    156c:	str	r9, [r6, r5, lsl #28]
    1570:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, pc}
    1574:	blcs	3a818c <__assert_fail@plt+0x3a6ec0>
    1578:	sbcshi	pc, ip, r0, asr #32
    157c:	andcs	r2, r8, #0, 6
    1580:	stmib	sp, {r1, r8, r9, ip, pc}^
    1584:	strb	r3, [sl, r3, lsl #4]!
    1588:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, pc}
    158c:	blcs	3a81a4 <__assert_fail@plt+0x3a6ed8>
    1590:	sbchi	pc, r9, r0, asr #32
    1594:	andcs	r2, r4, #0, 6
    1598:	stmib	sp, {r1, r8, r9, ip, pc}^
    159c:	ldrb	r3, [lr, r3, lsl #4]
    15a0:	cdpcs	14, 0, cr9, cr0, cr7, {0}
    15a4:			; <UNDEFINED> instruction: 0xf8dfd0db
    15a8:			; <UNDEFINED> instruction: 0x4643b2f0
    15ac:	bvc	fe43cdd8 <__assert_fail@plt+0xfe43bb0c>
    15b0:	ldrtmi	r4, [r7], -r0, lsr #13
    15b4:	mrc	4, 0, r4, cr9, cr11, {7}
    15b8:			; <UNDEFINED> instruction: 0x461c6a10
    15bc:	cdp	0, 1, cr14, cr8, cr11, {0}
    15c0:	mulcs	r1, r0, sl
    15c4:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    15c8:			; <UNDEFINED> instruction: 0xf7ff69b8
    15cc:	ldmibvs	pc!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    15d0:			; <UNDEFINED> instruction: 0xf0002f00
    15d4:	ldmibvs	fp!, {r0, r2, r3, r4, r7, pc}
    15d8:	rscsle	r2, r8, r0, lsl #22
    15dc:	blcs	11b6d0 <__assert_fail@plt+0x11a404>
    15e0:	blcs	2357a4 <__assert_fail@plt+0x2344d8>
    15e4:	blcs	b5998 <__assert_fail@plt+0xb46cc>
    15e8:			; <UNDEFINED> instruction: 0xf7ffd070
    15ec:	blls	13cf3c <__assert_fail@plt+0x13bc70>
    15f0:	andle	r2, r3, lr, lsl #22
    15f4:	bcs	27e08 <__assert_fail@plt+0x26b3c>
    15f8:	addshi	pc, r0, r0
    15fc:	andcs	r2, r2, #0, 6
    1600:	stmib	sp, {r1, r8, r9, ip, pc}^
    1604:	str	r3, [sl, r3, lsl #4]!
    1608:	andcs	r4, r5, #164, 18	; 0x290000
    160c:	ldrbtmi	r2, [r9], #-0
    1610:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1614:	bmi	fe3d44a4 <__assert_fail@plt+0xfe3d31d8>
    1618:			; <UNDEFINED> instruction: 0x4601447b
    161c:			; <UNDEFINED> instruction: 0xf994e6aa
    1620:	blcs	d62c <__assert_fail@plt+0xc360>
    1624:	sbcshi	pc, r9, r0, asr #32
    1628:	tstcs	r8, r8, lsl #22
    162c:	andcs	r4, r1, #56, 12	; 0x3800000
    1630:	andls	r4, r2, #318767104	; 0x13000000
    1634:			; <UNDEFINED> instruction: 0xf0009308
    1638:	andcs	pc, r8, #380928	; 0x5d000
    163c:	stmdbge	r8, {r9, ip, pc}
    1640:	ldrbmi	r9, [r2], -r5, lsl #22
    1644:			; <UNDEFINED> instruction: 0xf0004638
    1648:			; <UNDEFINED> instruction: 0xe788ff91
    164c:	mulcc	r1, r4, r9
    1650:			; <UNDEFINED> instruction: 0xf0402b00
    1654:	blls	221964 <__assert_fail@plt+0x220698>
    1658:	ldrtmi	r2, [r8], -r4, lsl #2
    165c:	ldrmi	r2, [r3], #-513	; 0xfffffdff
    1660:	movwls	r9, #33282	; 0x8202
    1664:	blx	11bd66c <__assert_fail@plt+0x11bc3a0>
    1668:	strb	r2, [r7, r4, lsl #4]!
    166c:	mulcc	r1, r4, r9
    1670:			; <UNDEFINED> instruction: 0xf0402b00
    1674:	blls	221944 <__assert_fail@plt+0x220678>
    1678:	ldrtmi	r2, [r8], -r2, lsl #2
    167c:	ldrmi	r2, [r3], #-513	; 0xfffffdff
    1680:	movwls	r9, #33282	; 0x8202
    1684:	blx	dbd68c <__assert_fail@plt+0xdbc3c0>
    1688:	ldrb	r2, [r7, r2, lsl #4]
    168c:			; <UNDEFINED> instruction: 0xf8594b85
    1690:	ldmdavs	lr, {r0, r1, ip, sp}
    1694:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1698:			; <UNDEFINED> instruction: 0xf8df4983
    169c:	mrc	2, 0, ip, cr8, cr0, {0}
    16a0:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    16a4:	strdls	r4, [r1, -ip]
    16a8:	andgt	pc, r0, sp, asr #17
    16ac:	strmi	r2, [r3], -r1, lsl #2
    16b0:			; <UNDEFINED> instruction: 0xf7ff4630
    16b4:	ldmdami	lr!, {r1, r7, r8, sl, fp, sp, lr, pc}^
    16b8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    16bc:			; <UNDEFINED> instruction: 0xf99ef000
    16c0:	ldrtmi	lr, [r1], -fp, lsl #14
    16c4:			; <UNDEFINED> instruction: 0xf7ff2001
    16c8:	ldrb	lr, [sp, -ip, ror #26]!
    16cc:	andcs	r4, r1, r9, asr r6
    16d0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    16d4:	blmi	1cfb4bc <__assert_fail@plt+0x1cfa1f0>
    16d8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16dc:	ldrdhi	pc, [r0], -r3
    16e0:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    16e4:			; <UNDEFINED> instruction: 0xf8df4973
    16e8:	bmi	1d31e30 <__assert_fail@plt+0x1d30b64>
    16ec:	ldrbtmi	r4, [ip], #1145	; 0x479
    16f0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    16f4:			; <UNDEFINED> instruction: 0xf8cd2101
    16f8:	strmi	ip, [r3], -r0
    16fc:			; <UNDEFINED> instruction: 0xf7ff4640
    1700:	stmdami	pc!, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1704:	strtmi	r9, [r2], -r8, lsl #18
    1708:			; <UNDEFINED> instruction: 0xf0004478
    170c:			; <UNDEFINED> instruction: 0xe6aaf977
    1710:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx3
    1714:			; <UNDEFINED> instruction: 0x46447a90
    1718:			; <UNDEFINED> instruction: 0xe7204698
    171c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1720:	movwls	r9, #16898	; 0x4202
    1724:	andcs	lr, r0, #7077888	; 0x6c0000
    1728:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    172c:	movwls	r9, #16899	; 0x4203
    1730:	ldr	r9, [r4, -r2, lsl #4]
    1734:			; <UNDEFINED> instruction: 0xf0432200
    1738:	andls	r0, r3, #8, 6	; 0x20000000
    173c:	andls	r9, r2, #4, 6	; 0x10000000
    1740:	movwcs	lr, #1805	; 0x70d
    1744:	str	r9, [sl, -r2, lsl #6]
    1748:	strb	r6, [r7], -r8
    174c:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1750:			; <UNDEFINED> instruction: 0xf7ff4605
    1754:	addmi	lr, r5, #124, 24	; 0x7c00
    1758:	bmi	16b57b4 <__assert_fail@plt+0x16b44e8>
    175c:	strvc	pc, [r0], #68	; 0x44
    1760:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    1764:			; <UNDEFINED> instruction: 0xf8596014
    1768:	mrrcmi	0, 0, r3, r7, cr3
    176c:			; <UNDEFINED> instruction: 0xf7ff681d
    1770:	bmi	15bca98 <__assert_fail@plt+0x15bb7cc>
    1774:	tstcs	r1, ip, ror r4
    1778:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    177c:	strtmi	r4, [r8], -r3, lsl #12
    1780:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1784:			; <UNDEFINED> instruction: 0xf7ffe62a
    1788:			; <UNDEFINED> instruction: 0x4605ecfa
    178c:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1790:	mvnle	r4, r5, lsl #5
    1794:	stmdbmi	lr, {r1, r5, r9, sl, sp, lr, pc}^
    1798:	andcs	r2, r0, r5, lsl #4
    179c:			; <UNDEFINED> instruction: 0xf7ff4479
    17a0:			; <UNDEFINED> instruction: 0xf7ffec30
    17a4:	stmdbmi	fp, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    17a8:	andcs	r4, r5, #63488	; 0xf800
    17ac:	andcs	r4, r0, r9, ror r4
    17b0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17b4:			; <UNDEFINED> instruction: 0xf7ff681c
    17b8:	blmi	9bc850 <__assert_fail@plt+0x9bb584>
    17bc:			; <UNDEFINED> instruction: 0xf8592101
    17c0:	ldmdavs	fp, {r0, r1, ip, sp}
    17c4:	strtmi	r4, [r0], -r2, lsl #12
    17c8:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    17cc:			; <UNDEFINED> instruction: 0xf7ff2001
    17d0:			; <UNDEFINED> instruction: 0xf000ec9e
    17d4:	blls	240320 <__assert_fail@plt+0x23f054>
    17d8:	ldmdbmi	pc!, {r0, r4, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    17dc:	andcs	r2, r0, r5, lsl #4
    17e0:			; <UNDEFINED> instruction: 0xf7ff4479
    17e4:			; <UNDEFINED> instruction: 0xf7ffec0e
    17e8:	ldmdbmi	ip!, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    17ec:	andcs	r4, r5, #46080	; 0xb400
    17f0:			; <UNDEFINED> instruction: 0xe7dc4479
    17f4:	andcs	r4, r5, #950272	; 0xe8000
    17f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    17fc:	stc	7, cr15, [r0], {255}	; 0xff
    1800:	ldc	7, cr15, [ip], {255}	; 0xff
    1804:	blmi	9d3ce8 <__assert_fail@plt+0x9d2a1c>
    1808:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    180c:	strb	r2, [pc, r5, lsl #4]
    1810:	stc	7, cr15, [sl], {255}	; 0xff
    1814:	andcs	r4, r5, #52, 18	; 0xd0000
    1818:	ldrbtmi	r2, [r9], #-0
    181c:	bl	ffc3f820 <__assert_fail@plt+0xffc3e554>
    1820:	andcs	r4, r1, r1, lsl #12
    1824:	stcl	7, cr15, [ip], #1020	; 0x3fc
    1828:			; <UNDEFINED> instruction: 0x00012bb8
    182c:	andeq	r0, r0, r4, lsr r1
    1830:	andeq	r2, r0, r6, ror #7
    1834:	andeq	r2, r0, ip, lsl r3
    1838:	andeq	r2, r1, lr, lsl #23
    183c:	andeq	r2, r0, ip, ror #5
    1840:	andeq	r1, r0, r9, ror #12
    1844:	andeq	r2, r0, r6, lsr #6
    1848:	andeq	r2, r0, ip, lsl r3
    184c:	andeq	r2, r0, sl, lsl r3
    1850:	andeq	r2, r0, r8, lsl r3
    1854:	andeq	r0, r0, ip, asr #2
    1858:	andeq	r2, r0, lr, lsl #6
    185c:	andeq	r2, r1, r0, ror sp
    1860:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1864:	andeq	r2, r1, sl, lsr sp
    1868:	andeq	r2, r1, r2, lsr sp
    186c:	andeq	r2, r1, r8, lsl sp
    1870:	andeq	r2, r0, sl, lsr #6
    1874:	andeq	r2, r1, r2, lsl ip
    1878:	ldrdeq	r2, [r0], -r8
    187c:	andeq	r2, r0, r6, asr #5
    1880:	andeq	r2, r0, r6, ror #5
    1884:	andeq	r2, r1, r8, lsr #25
    1888:	andeq	r2, r1, lr, lsl #20
    188c:	andeq	r1, r0, sl, asr #24
    1890:	andeq	r2, r1, sl, lsr ip
    1894:	andeq	r2, r1, sl, lsr #23
    1898:	andeq	r2, r0, ip, asr r1
    189c:	andeq	r2, r0, lr, rrx
    18a0:	andeq	r2, r0, r0, ror r0
    18a4:	andeq	r0, r0, r8, lsr r1
    18a8:	muleq	r0, r6, lr
    18ac:	andeq	r1, r0, r4, lsl #21
    18b0:	andeq	r2, r0, lr, lsr r0
    18b4:	andeq	r1, r0, ip, asr #28
    18b8:	andeq	r1, r0, sl, lsr sl
    18bc:	andeq	r1, r0, lr, lsl sl
    18c0:	andeq	r1, r0, r8, ror #28
    18c4:	andeq	r2, r1, r2, lsr #19
    18c8:			; <UNDEFINED> instruction: 0x000019b4
    18cc:	andeq	r1, r0, r2, lsr pc
    18d0:	andeq	r1, r0, r8, ror #30
    18d4:	muleq	r0, r4, lr
    18d8:	andeq	r1, r0, r4, lsr #30
    18dc:	andeq	r1, r0, r0, asr lr
    18e0:	andeq	r1, r0, lr, lsr #28
    18e4:	andeq	r1, r0, r6, lsr lr
    18e8:	andeq	r1, r0, lr, lsl #30
    18ec:	bleq	3da30 <__assert_fail@plt+0x3c764>
    18f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18f4:	strbtmi	fp, [sl], -r2, lsl #24
    18f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18fc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1900:	ldrmi	sl, [sl], #776	; 0x308
    1904:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1908:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    190c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1910:			; <UNDEFINED> instruction: 0xf85a4b06
    1914:	stmdami	r6, {r0, r1, ip, sp}
    1918:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    191c:	bl	ff4bf920 <__assert_fail@plt+0xff4be654>
    1920:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1924:	andeq	r2, r1, r8, lsl #11
    1928:	andeq	r0, r0, r8, lsr #2
    192c:	andeq	r0, r0, r0, asr #2
    1930:	andeq	r0, r0, r8, asr #2
    1934:	ldr	r3, [pc, #20]	; 1950 <__assert_fail@plt+0x684>
    1938:	ldr	r2, [pc, #20]	; 1954 <__assert_fail@plt+0x688>
    193c:	add	r3, pc, r3
    1940:	ldr	r2, [r3, r2]
    1944:	cmp	r2, #0
    1948:	bxeq	lr
    194c:	b	10dc <__gmon_start__@plt>
    1950:	andeq	r2, r1, r8, ror #10
    1954:	andeq	r0, r0, ip, lsr r1
    1958:	blmi	1d3978 <__assert_fail@plt+0x1d26ac>
    195c:	bmi	1d2b44 <__assert_fail@plt+0x1d1878>
    1960:	addmi	r4, r3, #2063597568	; 0x7b000000
    1964:	andle	r4, r3, sl, ror r4
    1968:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    196c:	ldrmi	fp, [r8, -r3, lsl #2]
    1970:	svclt	0x00004770
    1974:	andeq	r2, r1, r4, lsr #15
    1978:	andeq	r2, r1, r0, lsr #15
    197c:	andeq	r2, r1, r4, asr #10
    1980:	andeq	r0, r0, r0, lsr r1
    1984:	stmdbmi	r9, {r3, fp, lr}
    1988:	bmi	252b70 <__assert_fail@plt+0x2518a4>
    198c:	bne	252b78 <__assert_fail@plt+0x2518ac>
    1990:	svceq	0x00cb447a
    1994:			; <UNDEFINED> instruction: 0x01a1eb03
    1998:	andle	r1, r3, r9, asr #32
    199c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19a0:	ldrmi	fp, [r8, -r3, lsl #2]
    19a4:	svclt	0x00004770
    19a8:	andeq	r2, r1, r8, ror r7
    19ac:	andeq	r2, r1, r4, ror r7
    19b0:	andeq	r2, r1, r8, lsl r5
    19b4:	andeq	r0, r0, r0, asr r1
    19b8:	blmi	2aede0 <__assert_fail@plt+0x2adb14>
    19bc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19c0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19c4:	blmi	26ff78 <__assert_fail@plt+0x26ecac>
    19c8:	ldrdlt	r5, [r3, -r3]!
    19cc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19d0:			; <UNDEFINED> instruction: 0xf7ff6818
    19d4:			; <UNDEFINED> instruction: 0xf7ffeade
    19d8:	blmi	1c18dc <__assert_fail@plt+0x1c0610>
    19dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19e0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    19e4:	andeq	r2, r1, r2, asr #14
    19e8:	andeq	r2, r1, r8, ror #9
    19ec:	andeq	r0, r0, ip, lsr #2
    19f0:	andeq	r2, r1, r2, lsr r6
    19f4:	andeq	r2, r1, r2, lsr #14
    19f8:	svclt	0x0000e7c4
    19fc:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    1a00:	ldcmi	0, cr11, [r3], {130}	; 0x82
    1a04:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    1a08:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    1a0c:	blcs	13fb60 <__assert_fail@plt+0x13e894>
    1a10:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    1a14:	stmdavs	r9, {r0, r4, sl, fp, lr}
    1a18:			; <UNDEFINED> instruction: 0xf04f9101
    1a1c:	movwls	r0, #256	; 0x100
    1a20:	stmdbpl	r4, {r0, r8, sp}
    1a24:			; <UNDEFINED> instruction: 0xf7ff6820
    1a28:	stmdavs	r1!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1a2c:			; <UNDEFINED> instruction: 0xf7ff200a
    1a30:	bmi	2fca20 <__assert_fail@plt+0x2fb754>
    1a34:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1a38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a3c:	subsmi	r9, sl, r1, lsl #22
    1a40:	andlt	sp, r2, r4, lsl #2
    1a44:			; <UNDEFINED> instruction: 0x4010e8bd
    1a48:	ldrbmi	fp, [r0, -r4]!
    1a4c:	b	ffb3fa50 <__assert_fail@plt+0xffb3e784>
    1a50:	andeq	r2, r1, r0, lsr #9
    1a54:	andeq	r0, r0, r4, lsr r1
    1a58:	muleq	r1, r6, r4
    1a5c:	andeq	r0, r0, r8, lsr r1
    1a60:	andeq	r2, r1, r2, ror r4
    1a64:	bmi	72eaa4 <__assert_fail@plt+0x72d7d8>
    1a68:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    1a6c:	addlt	fp, r3, r0, ror r5
    1a70:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    1a74:	movwls	r6, #6171	; 0x181b
    1a78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a7c:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    1a80:	blmi	62df08 <__assert_fail@plt+0x62cc3c>
    1a84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a88:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    1a8c:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    1a90:	strtmi	sl, [sl], -r8, lsl #22
    1a94:	stmdavs	r0!, {r0, r8, sp}
    1a98:			; <UNDEFINED> instruction: 0xf7ff9300
    1a9c:	stmdavs	r1!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    1aa0:			; <UNDEFINED> instruction: 0xf7ff200a
    1aa4:	bmi	47c9ac <__assert_fail@plt+0x47b6e0>
    1aa8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ab0:	subsmi	r9, sl, r1, lsl #22
    1ab4:	andlt	sp, r3, lr, lsl #2
    1ab8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1abc:	ldrbmi	fp, [r0, -r3]!
    1ac0:	strmi	r4, [r3], -r9, lsl #28
    1ac4:	tstcs	r1, sl, lsl #20
    1ac8:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    1acc:			; <UNDEFINED> instruction: 0xf7ff6820
    1ad0:			; <UNDEFINED> instruction: 0xe7ddeb74
    1ad4:	b	fea3fad8 <__assert_fail@plt+0xfea3e80c>
    1ad8:	andeq	r2, r1, lr, lsr r4
    1adc:	andeq	r0, r0, r4, lsr r1
    1ae0:	andeq	r2, r1, sl, lsr #8
    1ae4:	andeq	r2, r1, r0, lsl #13
    1ae8:	andeq	r0, r0, r8, lsr r1
    1aec:	strdeq	r2, [r1], -lr
    1af0:	andeq	r1, r0, lr, lsr r6
    1af4:	andcs	r4, r0, #56320	; 0xdc00
    1af8:	svcmi	0x00f0e92d
    1afc:	stmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    1b00:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
    1b04:			; <UNDEFINED> instruction: 0xf8df4680
    1b08:			; <UNDEFINED> instruction: 0x460fa0d0
    1b0c:	ldreq	r6, [sl], -r2
    1b10:	strble	r4, [r4], #-1274	; 0xfffffb06
    1b14:			; <UNDEFINED> instruction: 0xf8dfb1e4
    1b18:	strcs	r9, [r0, #-196]	; 0xffffff3c
    1b1c:	ldrdlt	pc, [r0], #143	; 0x8f
    1b20:	ldrbtmi	r4, [r9], #2864	; 0xb30
    1b24:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    1b28:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}
    1b2c:	andsle	r4, r2, pc, lsl r2
    1b30:	ldrdcc	pc, [r0], -r9
    1b34:	ldreq	r6, [fp], -r6, ror #19
    1b38:	stmibvs	r0!, {r0, r1, r4, sl, ip, lr, pc}
    1b3c:	b	f3fb40 <__assert_fail@plt+0xf3e874>
    1b40:			; <UNDEFINED> instruction: 0xf7ff4620
    1b44:			; <UNDEFINED> instruction: 0x4634ea3a
    1b48:	mvnvs	fp, r5, lsl #2
    1b4c:	mvnle	r2, r0, lsl #24
    1b50:	pop	{r0, r2, ip, sp, pc}
    1b54:	ldrshlt	r8, [sp, #240]!	; 0xf0
    1b58:	stmibvs	r4!, {r0, r2, r5, r9, sl, lr}^
    1b5c:	mvnle	r2, r0, lsl #24
    1b60:	blmi	87bb40 <__assert_fail@plt+0x87a874>
    1b64:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1b68:	andls	r6, r2, #1703936	; 0x1a0000
    1b6c:	b	ff23fb70 <__assert_fail@plt+0xff23e8a4>
    1b70:	ldmdbmi	lr, {r0, r1, r9, fp, ip, pc}
    1b74:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    1b78:	tstls	r0, r2, lsl #20
    1b7c:	strmi	r2, [r3], -r1, lsl #2
    1b80:			; <UNDEFINED> instruction: 0x465a4610
    1b84:	bl	63fb88 <__assert_fail@plt+0x63e8bc>
    1b88:	stmibvs	r2!, {r0, r3, r4, r8, fp, lr}
    1b8c:	ldrdeq	pc, [r0], -r8
    1b90:			; <UNDEFINED> instruction: 0xf7ff4479
    1b94:	ldrb	pc, [r0, r7, ror #30]	; <UNPREDICTABLE>
    1b98:	andmi	pc, r0, r8, asr #17
    1b9c:	blmi	4bbb14 <__assert_fail@plt+0x4ba848>
    1ba0:			; <UNDEFINED> instruction: 0xf85a4d14
    1ba4:	ldrbtmi	r3, [sp], #-3
    1ba8:			; <UNDEFINED> instruction: 0xf7ff681e
    1bac:	ldmdbmi	r2, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    1bb0:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    1bb4:	tstls	r1, r0, lsl #10
    1bb8:	tstcs	r1, sl, ror r4
    1bbc:	ldrtmi	r4, [r0], -r3, lsl #12
    1bc0:	b	ffebfbc4 <__assert_fail@plt+0xffebe8f8>
    1bc4:			; <UNDEFINED> instruction: 0xf8d8490e
    1bc8:	ldrbtmi	r0, [r9], #-0
    1bcc:			; <UNDEFINED> instruction: 0xff4af7ff
    1bd0:	svclt	0x0000e7a0
    1bd4:	andeq	r2, r1, r8, lsl #12
    1bd8:	muleq	r1, r8, r3
    1bdc:	andeq	r2, r1, r2, ror #11
    1be0:	andeq	r1, r0, ip, ror #11
    1be4:	strdeq	r1, [r0], -sl
    1be8:	andeq	r0, r0, r8, lsr r1
    1bec:			; <UNDEFINED> instruction: 0x000015b2
    1bf0:			; <UNDEFINED> instruction: 0x000015b0
    1bf4:	andeq	r1, r0, r2, lsl #11
    1bf8:	andeq	r1, r0, lr, ror #10
    1bfc:	andeq	r1, r0, r8, asr r5
    1c00:	andeq	r1, r0, r6, ror #10
    1c04:	mvnsmi	lr, #737280	; 0xb4000
    1c08:	addlt	r4, r3, r0, lsl #13
    1c0c:	strmi	r4, [sp], -r8, lsl #12
    1c10:	b	fe23fc14 <__assert_fail@plt+0xfe23e948>
    1c14:	mcrrmi	11, 4, r4, pc, cr14
    1c18:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    1c1c:			; <UNDEFINED> instruction: 0x069b681b
    1c20:	ldrbtle	r4, [r2], #-1542	; 0xfffff9fa
    1c24:	mulmi	r0, r5, r9
    1c28:	rsble	r2, r1, r3, ror ip
    1c2c:	stmibne	sl!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip}^
    1c30:	blcs	b993e4 <__assert_fail@plt+0xb98118>
    1c34:	ldmdavc	r3, {r2, r3, r4, r5, r8, ip, lr, pc}^
    1c38:	teqle	r9, sl, asr fp
    1c3c:	blcs	1fe90 <__assert_fail@plt+0x1ebc4>
    1c40:			; <UNDEFINED> instruction: 0xf998d136
    1c44:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    1c48:	strbmi	sp, [r0], -sp, asr #32
    1c4c:			; <UNDEFINED> instruction: 0xf910e006
    1c50:	svccc	0x00016f01
    1c54:	svcmi	0x0001f915
    1c58:	suble	r2, r4, r0, lsl #28
    1c5c:	blx	fecc8930 <__assert_fail@plt+0xfecc7664>
    1c60:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1c64:	svclt	0x00082c00
    1c68:	blcs	a870 <__assert_fail@plt+0x95a4>
    1c6c:			; <UNDEFINED> instruction: 0xf7ffd1ef
    1c70:	stmdavs	r2, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    1c74:			; <UNDEFINED> instruction: 0xf915e001
    1c78:			; <UNDEFINED> instruction: 0xf8324f01
    1c7c:			; <UNDEFINED> instruction: 0xf4133014
    1c80:	mvnsle	r6, r0, lsl #6
    1c84:			; <UNDEFINED> instruction: 0x2c2eb926
    1c88:	ldmdbne	pc!, {r2, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    1c8c:	andle	r3, r8, r1, lsl #10
    1c90:	andlt	r2, r3, r0
    1c94:	mvnshi	lr, #12386304	; 0xbd0000
    1c98:	blcc	800f4 <__assert_fail@plt+0x7ee28>
    1c9c:	blcs	bae130 <__assert_fail@plt+0xbace64>
    1ca0:	blne	1ef5dd8 <__assert_fail@plt+0x1ef4b0c>
    1ca4:	vldmiale	r7!, {d18-d17}
    1ca8:	andlt	r2, r3, r1
    1cac:	mvnshi	lr, #12386304	; 0xbd0000
    1cb0:	stmdbmi	r9!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip}
    1cb4:	stmdbeq	r7, {r0, r2, r8, r9, fp, sp, lr, pc}
    1cb8:			; <UNDEFINED> instruction: 0x46484479
    1cbc:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc0:	adcsle	r2, lr, r0, lsl #16
    1cc4:	strbmi	r4, [r8], -r5, lsr #18
    1cc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1ccc:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    1cd0:	stmdbmi	r3!, {r0, r1, r2, r4, r5, r7, ip, lr, pc}
    1cd4:	stmibne	r8!, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip}^
    1cd8:			; <UNDEFINED> instruction: 0xf7ff4479
    1cdc:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
    1ce0:	shadd16mi	fp, r7, r8
    1ce4:	strcs	lr, [r0], -sp, lsr #15
    1ce8:	bicle	r2, r0, r0, lsl #24
    1cec:	ldrb	r2, [ip, r1]
    1cf0:	mulcc	r1, r5, r9
    1cf4:	orrsle	r2, r9, lr, lsr #22
    1cf8:	strbmi	r1, [r0], -r9, lsr #25
    1cfc:			; <UNDEFINED> instruction: 0xff82f7ff
    1d00:	bicsle	r2, r1, r0, lsl #16
    1d04:	mulmi	r0, r5, r9
    1d08:	blmi	5bbb50 <__assert_fail@plt+0x5ba884>
    1d0c:	ldcmi	8, cr5, [r6], {227}	; 0xe3
    1d10:			; <UNDEFINED> instruction: 0xf7ff681f
    1d14:	ldmdbmi	r5, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1d18:	bmi	552f10 <__assert_fail@plt+0x551c44>
    1d1c:	strls	r4, [r0], #-1145	; 0xfffffb87
    1d20:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    1d24:	strmi	r2, [r3], -r1, lsl #2
    1d28:			; <UNDEFINED> instruction: 0xf7ff4638
    1d2c:	ldmdami	r1, {r1, r2, r6, r9, fp, sp, lr, pc}
    1d30:	strbmi	r4, [r1], -sl, lsr #12
    1d34:			; <UNDEFINED> instruction: 0xf7ff4478
    1d38:	ldrb	pc, [r3, -r1, ror #28]!	; <UNPREDICTABLE>
    1d3c:	mulcc	r0, r5, r9
    1d40:			; <UNDEFINED> instruction: 0xd1a52b43
    1d44:	mulcc	r1, r5, r9
    1d48:	adcle	r2, sp, r0, lsl #22
    1d4c:	svclt	0x0000e7a0
    1d50:	andeq	r2, r1, ip, ror #9
    1d54:	andeq	r2, r1, lr, lsl #5
    1d58:			; <UNDEFINED> instruction: 0x000014b4
    1d5c:	andeq	r1, r0, r8, lsr #9
    1d60:	muleq	r0, ip, r4
    1d64:	andeq	r0, r0, r8, lsr r1
    1d68:	andeq	r1, r0, r0, lsl r4
    1d6c:	andeq	r1, r0, r0, lsr r4
    1d70:	andeq	r1, r0, lr, ror #7
    1d74:	andeq	r1, r0, r0, lsr #8
    1d78:	andcs	r4, r5, #88, 26	; 0x1600
    1d7c:	andcs	r4, r0, r8, asr fp
    1d80:	ldmdbmi	r8, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1d84:	addlt	fp, r5, r0, lsl #10
    1d88:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1d8c:			; <UNDEFINED> instruction: 0xf7ff681c
    1d90:			; <UNDEFINED> instruction: 0x4621e938
    1d94:	b	1c3fd98 <__assert_fail@plt+0x1c3eacc>
    1d98:	andcs	r4, r5, #1359872	; 0x14c000
    1d9c:	ldrbtmi	r2, [r9], #-0
    1da0:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da4:	tstcs	r1, r1, asr fp
    1da8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1dac:	strtmi	r4, [r0], -r2, lsl #12
    1db0:	b	bfdb4 <__assert_fail@plt+0xbeae8>
    1db4:	andcs	r4, sl, r1, lsr #12
    1db8:	b	d3fdbc <__assert_fail@plt+0xd3eaf0>
    1dbc:	andcs	r4, r5, #76, 18	; 0x130000
    1dc0:	ldrbtmi	r2, [r9], #-0
    1dc4:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dc8:			; <UNDEFINED> instruction: 0xf7ff4621
    1dcc:	stmdbmi	r9, {r1, r2, r4, r6, r9, fp, sp, lr, pc}^
    1dd0:	andcs	r2, r0, r5, lsl #4
    1dd4:			; <UNDEFINED> instruction: 0xf7ff4479
    1dd8:			; <UNDEFINED> instruction: 0x4621e914
    1ddc:	b	133fde0 <__assert_fail@plt+0x133eb14>
    1de0:	andcs	r4, r5, #1130496	; 0x114000
    1de4:	ldrbtmi	r2, [r9], #-0
    1de8:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dec:			; <UNDEFINED> instruction: 0xf7ff4621
    1df0:	stmdbmi	r2, {r2, r6, r9, fp, sp, lr, pc}^
    1df4:	andcs	r2, r0, r5, lsl #4
    1df8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dfc:	strtmi	lr, [r1], -r2, lsl #18
    1e00:	b	ebfe04 <__assert_fail@plt+0xebeb38>
    1e04:	andcs	r4, r5, #1015808	; 0xf8000
    1e08:	ldrbtmi	r2, [r9], #-0
    1e0c:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e10:			; <UNDEFINED> instruction: 0xf7ff4621
    1e14:	ldmdbmi	fp!, {r1, r4, r5, r9, fp, sp, lr, pc}
    1e18:	andcs	r2, r0, r5, lsl #4
    1e1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e20:			; <UNDEFINED> instruction: 0x4621e8f0
    1e24:	b	a3fe28 <__assert_fail@plt+0xa3eb5c>
    1e28:	andcs	r4, r5, #901120	; 0xdc000
    1e2c:	ldrbtmi	r2, [r9], #-0
    1e30:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e34:			; <UNDEFINED> instruction: 0xf7ff4621
    1e38:	ldmdbmi	r4!, {r5, r9, fp, sp, lr, pc}
    1e3c:	andcs	r2, r0, r5, lsl #4
    1e40:			; <UNDEFINED> instruction: 0xf7ff4479
    1e44:			; <UNDEFINED> instruction: 0x4621e8de
    1e48:	b	5bfe4c <__assert_fail@plt+0x5beb80>
    1e4c:	andcs	r4, r5, #48, 18	; 0xc0000
    1e50:	ldrbtmi	r2, [r9], #-0
    1e54:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e58:			; <UNDEFINED> instruction: 0xf7ff4621
    1e5c:	pushmi	{r1, r2, r3, r9, fp, sp, lr, pc}
    1e60:	andcs	r2, r0, r5, lsl #4
    1e64:			; <UNDEFINED> instruction: 0xf7ff4479
    1e68:	strtmi	lr, [r1], -ip, asr #17
    1e6c:	b	13fe70 <__assert_fail@plt+0x13eba4>
    1e70:	andcs	r4, r5, #671744	; 0xa4000
    1e74:	ldrbtmi	r2, [r9], #-0
    1e78:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e7c:			; <UNDEFINED> instruction: 0xf7ff4621
    1e80:			; <UNDEFINED> instruction: 0x4621e9fc
    1e84:			; <UNDEFINED> instruction: 0xf7ff200a
    1e88:	stmdbmi	r4!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1e8c:	andcs	r2, r0, r5, lsl #4
    1e90:			; <UNDEFINED> instruction: 0xf7ff4479
    1e94:	stmdbmi	r2!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    1e98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e9c:	andcs	r4, r0, r3, lsl #12
    1ea0:			; <UNDEFINED> instruction: 0xf7ff9303
    1ea4:	ldmdbmi	pc, {r1, r2, r3, r5, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1ea8:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    1eac:	ldmdbmi	pc, {r8, ip, pc}	; <UNPREDICTABLE>
    1eb0:	blls	d30a0 <__assert_fail@plt+0xd1dd4>
    1eb4:	andls	r4, r1, r9, ror r4
    1eb8:			; <UNDEFINED> instruction: 0xf7ff2001
    1ebc:	ldmdbmi	ip, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    1ec0:	andcs	r2, r0, r5, lsl #4
    1ec4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec8:	bmi	6bc140 <__assert_fail@plt+0x6bae74>
    1ecc:			; <UNDEFINED> instruction: 0x4601447a
    1ed0:			; <UNDEFINED> instruction: 0xf7ff2001
    1ed4:	andcs	lr, r0, r6, ror #18
    1ed8:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1edc:	andeq	r2, r1, r8, lsr #2
    1ee0:	andeq	r0, r0, r4, asr #2
    1ee4:	strdeq	r1, [r0], -r2
    1ee8:	andeq	r1, r0, sl, ror #7
    1eec:	andeq	r0, r0, ip, asr #2
    1ef0:	strdeq	r1, [r0], -r2
    1ef4:	andeq	r1, r0, r4, lsr #8
    1ef8:	andeq	r1, r0, lr, lsl r4
    1efc:	andeq	r1, r0, r4, lsr r4
    1f00:	andeq	r1, r0, lr, asr #8
    1f04:	andeq	r1, r0, ip, ror #8
    1f08:	andeq	r1, r0, sl, lsl #9
    1f0c:	andeq	r1, r0, r0, lsr #9
    1f10:			; <UNDEFINED> instruction: 0x000014b6
    1f14:	ldrdeq	r1, [r0], -r0
    1f18:	andeq	r1, r0, r6, ror #9
    1f1c:	strdeq	r1, [r0], -r8
    1f20:	andeq	r1, r0, r2, lsl #10
    1f24:	andeq	r1, r0, r2, lsr #10
    1f28:	strdeq	r1, [r0], -ip
    1f2c:	andeq	r1, r0, r4, lsl #10
    1f30:	andeq	r1, r0, r8, lsl r5
    1f34:	andeq	r1, r0, ip, lsr #10
    1f38:	tstcs	r1, lr, lsl #8
    1f3c:	addlt	fp, r2, r0, lsl #10
    1f40:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1f44:			; <UNDEFINED> instruction: 0xf8dfab04
    1f48:	ldrbtmi	ip, [lr], #80	; 0x50
    1f4c:			; <UNDEFINED> instruction: 0xf85e4a13
    1f50:	ldrbtmi	ip, [sl], #-12
    1f54:	ldrdgt	pc, [r0], -ip
    1f58:	andgt	pc, r4, sp, asr #17
    1f5c:	stceq	0, cr15, [r0], {79}	; 0x4f
    1f60:			; <UNDEFINED> instruction: 0xf7ff9300
    1f64:	stmdacs	r0, {r1, r2, r8, fp, sp, lr, pc}
    1f68:	bmi	378ba0 <__assert_fail@plt+0x3778d4>
    1f6c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1f70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f74:	subsmi	r9, sl, r1, lsl #22
    1f78:	andlt	sp, r2, r9, lsl #2
    1f7c:	bl	1400f8 <__assert_fail@plt+0x13ee2c>
    1f80:	ldrbmi	fp, [r0, -r3]!
    1f84:	andcs	r4, r1, r7, lsl #18
    1f88:			; <UNDEFINED> instruction: 0xf7ff4479
    1f8c:			; <UNDEFINED> instruction: 0xf7ffe85a
    1f90:	svclt	0x0000e84c
    1f94:	andeq	r1, r1, lr, asr pc
    1f98:	andeq	r0, r0, r4, lsr r1
    1f9c:			; <UNDEFINED> instruction: 0x000014b2
    1fa0:	andeq	r1, r1, sl, lsr pc
    1fa4:	andeq	r1, r0, r4, lsl #9
    1fa8:	svcmi	0x00f0e92d
    1fac:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    1fb0:	strmi	r8, [ip], -r2, lsl #22
    1fb4:			; <UNDEFINED> instruction: 0x212f4d96
    1fb8:	ldrbtmi	r4, [sp], #-2710	; 0xfffff56a
    1fbc:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    1fc0:			; <UNDEFINED> instruction: 0xf50db081
    1fc4:	cdpge	3, 0, cr5, cr8, cr0, {4}
    1fc8:	tstcc	ip, #3145728	; 0x300000
    1fcc:	strmi	r5, [r5], -sl, lsr #17
    1fd0:	andsvs	r6, sl, r2, lsl r8
    1fd4:	andeq	pc, r0, #79	; 0x4f
    1fd8:	movwls	r2, #25344	; 0x6300
    1fdc:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fe0:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    1fe4:	mcrrne	3, 0, r9, r1, cr5
    1fe8:			; <UNDEFINED> instruction: 0xf0002800
    1fec:	blls	e23f0 <__assert_fail@plt+0xe1124>
    1ff0:	rscsvc	pc, pc, #64, 12	; 0x4000000
    1ff4:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    1ff8:			; <UNDEFINED> instruction: 0xf7ff4640
    1ffc:	blmi	fe1fc334 <__assert_fail@plt+0xfe1fb068>
    2000:			; <UNDEFINED> instruction: 0xf8882200
    2004:	ldrbtmi	r2, [fp], #-4095	; 0xfffff001
    2008:			; <UNDEFINED> instruction: 0x069a681b
    200c:	sbchi	pc, r3, r0, lsl #2
    2010:	strbmi	r2, [r0], -lr, lsr #2
    2014:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2018:	movwcs	fp, #264	; 0x108
    201c:	blmi	fe01e030 <__assert_fail@plt+0xfe01cd64>
    2020:			; <UNDEFINED> instruction: 0xf993447b
    2024:	blcs	e03c <__assert_fail@plt+0xcd70>
    2028:	adchi	pc, lr, r0
    202c:	suble	r2, r6, r0, lsl #24
    2030:	strcs	r4, [r0, #-2940]	; 0xfffff484
    2034:	ldrsbge	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    2038:	movwls	r4, #17531	; 0x447b
    203c:	ldrbtmi	r4, [sl], #2939	; 0xb7b
    2040:	ldrdlt	pc, [ip, #143]!	; 0x8f
    2044:	ldrbtmi	r4, [fp], #1147	; 0x47b
    2048:	bcc	43d870 <__assert_fail@plt+0x43c5a4>
    204c:	b	65c0e0 <__assert_fail@plt+0x65ae14>
    2050:	eorle	r0, sp, r3, lsl #30
    2054:	cmplt	lr, #2719744	; 0x298000
    2058:			; <UNDEFINED> instruction: 0xf7ff4630
    205c:			; <UNDEFINED> instruction: 0x4607e816
    2060:	blls	12ed28 <__assert_fail@plt+0x12da5c>
    2064:			; <UNDEFINED> instruction: 0x069b681b
    2068:			; <UNDEFINED> instruction: 0x4638d470
    206c:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2070:			; <UNDEFINED> instruction: 0xf100b1d8
    2074:			; <UNDEFINED> instruction: 0x46400313
    2078:	ldrmi	r9, [r9], -r2, lsl #6
    207c:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
    2080:	rscsle	r2, r2, r0, lsl #16
    2084:	mulcs	r4, sl, r9
    2088:	tstlt	sl, r2, lsl #22
    208c:	subsle	r2, r5, r0, lsl #26
    2090:	eorsle	r2, fp, r1, lsl #26
    2094:			; <UNDEFINED> instruction: 0x46594632
    2098:			; <UNDEFINED> instruction: 0xf7ff2001
    209c:	ldrtmi	lr, [r8], -r2, lsl #17
    20a0:			; <UNDEFINED> instruction: 0xf7ff3501
    20a4:	stmdacs	r0, {r2, r3, r6, r7, fp, sp, lr, pc}
    20a8:	ldrtmi	sp, [r8], -r3, ror #3
    20ac:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20b0:			; <UNDEFINED> instruction: 0x2c0069e4
    20b4:	stfcsd	f5, [r1, #-808]	; 0xfffffcd8
    20b8:	strcs	fp, [r0], #-4052	; 0xfffff02c
    20bc:	blls	cb0c8 <__assert_fail@plt+0xc9dfc>
    20c0:	stceq	8, cr15, [r8], {83}	; 0x53
    20c4:	svc	0x0078f7fe
    20c8:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    20cc:	mulpl	r4, r3, r9
    20d0:	svclt	0x00082d00
    20d4:	teqlt	r4, r1, lsl #8
    20d8:	andcs	r4, sl, r7, asr fp
    20dc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    20e0:			; <UNDEFINED> instruction: 0xf7ff6819
    20e4:	ldmdbmi	r5, {r1, r4, r5, r7, fp, sp, lr, pc}^
    20e8:	orrpl	pc, r0, #54525952	; 0x3400000
    20ec:	tstcc	ip, #299008	; 0x49000
    20f0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    20f4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    20f8:			; <UNDEFINED> instruction: 0xf0404051
    20fc:			; <UNDEFINED> instruction: 0xf50d8086
    2100:	andlt	r5, r1, r1, lsl #27
    2104:	blhi	bd400 <__assert_fail@plt+0xbc134>
    2108:	svchi	0x00f0e8bd
    210c:			; <UNDEFINED> instruction: 0xf8529a03
    2110:	bcs	d138 <__assert_fail@plt+0xbe6c>
    2114:	mrc	0, 0, sp, cr8, cr14, {5}
    2118:			; <UNDEFINED> instruction: 0x46281a10
    211c:	ldrmi	r9, [r3], -r1, lsl #6
    2120:	strbmi	r9, [r2], -r0, lsl #12
    2124:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2128:			; <UNDEFINED> instruction: 0xf8539b03
    212c:			; <UNDEFINED> instruction: 0xf7fe0c08
    2130:	bls	fde48 <__assert_fail@plt+0xfcb7c>
    2134:			; <UNDEFINED> instruction: 0xf8422300
    2138:	ldr	r3, [r0, r8, lsl #24]!
    213c:	ldrtmi	r9, [r2], -r3, lsl #16
    2140:	stmdacc	r8, {r0, r1, r2, r3, r4, r5, r8, fp, lr}
    2144:			; <UNDEFINED> instruction: 0xf7ff4479
    2148:			; <UNDEFINED> instruction: 0xe7a8fef7
    214c:	blmi	f68968 <__assert_fail@plt+0xf6769c>
    2150:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2154:			; <UNDEFINED> instruction: 0xf7fe9202
    2158:	bls	be0b0 <__assert_fail@plt+0xbcde4>
    215c:			; <UNDEFINED> instruction: 0xf8df493a
    2160:	ldrbtmi	ip, [r9], #-236	; 0xffffff14
    2164:	ldrbtmi	r9, [ip], #257	; 0x101
    2168:			; <UNDEFINED> instruction: 0xf8cd2101
    216c:	strmi	ip, [r3], -r0
    2170:	bmi	dd39b8 <__assert_fail@plt+0xdd26ec>
    2174:			; <UNDEFINED> instruction: 0xf7ff447a
    2178:	ldmdami	r6!, {r5, fp, sp, lr, pc}
    217c:			; <UNDEFINED> instruction: 0x46414632
    2180:			; <UNDEFINED> instruction: 0xf7ff4478
    2184:			; <UNDEFINED> instruction: 0xe770fc3b
    2188:			; <UNDEFINED> instruction: 0x46424933
    218c:	ldrbtmi	r2, [r9], #-1
    2190:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2194:	bls	17bec4 <__assert_fail@plt+0x17abf8>
    2198:	vaddmi.f64	d4, d0, d26
    219c:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    21a0:			; <UNDEFINED> instruction: 0xf7fe681f
    21a4:	stmdbmi	lr!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    21a8:	ldrbtmi	r4, [r9], #-2606	; 0xfffff5d2
    21ac:	tstls	r1, r0, lsl #12
    21b0:	tstcs	r1, sl, ror r4
    21b4:	ldrtmi	r4, [r8], -r3, lsl #12
    21b8:	svc	0x00fef7fe
    21bc:	svceq	0x0002f019
    21c0:	blmi	a76620 <__assert_fail@plt+0xa75354>
    21c4:	svceq	0x0004f019
    21c8:	tstle	r6, fp, ror r4
    21cc:			; <UNDEFINED> instruction: 0xf0194a27
    21d0:	ldrbtmi	r0, [sl], #-3848	; 0xfffff0f8
    21d4:	stmdbmi	r6!, {r1, r2, r4, r8, ip, lr, pc}
    21d8:	stmdami	r6!, {r0, r3, r4, r5, r6, sl, lr}
    21dc:	smlabtcs	r0, sp, r9, lr
    21e0:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    21e4:			; <UNDEFINED> instruction: 0xf7ff4641
    21e8:	ldr	pc, [r1, -r9, lsl #24]
    21ec:	ldrbt	r4, [lr], r9, lsr #12
    21f0:			; <UNDEFINED> instruction: 0xf0194b21
    21f4:	ldrbtmi	r0, [fp], #-3844	; 0xfffff0fc
    21f8:	bmi	8365a0 <__assert_fail@plt+0x8352d4>
    21fc:	svceq	0x0008f019
    2200:	rscle	r4, r8, sl, ror r4
    2204:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    2208:			; <UNDEFINED> instruction: 0xf7fee7e7
    220c:	svclt	0x0000ef0e
    2210:	andeq	r1, r1, lr, ror #29
    2214:	andeq	r0, r0, r4, lsr r1
    2218:	andeq	r1, r1, r6, asr #29
    221c:	strdeq	r2, [r1], -lr
    2220:	andeq	r2, r1, r4, ror #1
    2224:	andeq	r2, r1, ip, asr #1
    2228:	andeq	r2, r1, r6, asr #1
    222c:	andeq	r1, r0, ip, lsr #8
    2230:	andeq	r1, r0, sl, lsr r4
    2234:	andeq	r2, r1, sl, lsr r0
    2238:	andeq	r0, r0, r4, asr #2
    223c:			; <UNDEFINED> instruction: 0x00011db8
    2240:	andeq	r1, r0, r0, asr #5
    2244:	andeq	r0, r0, r8, lsr r1
    2248:	andeq	r0, r0, sl, ror #31
    224c:	andeq	r0, r0, r2, asr #31
    2250:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    2254:	ldrdeq	r1, [r0], -ip
    2258:	andeq	r1, r0, sl, asr #5
    225c:	andeq	r0, r0, sl, lsl #31
    2260:	andeq	r0, r0, r2, lsr #31
    2264:	andeq	r0, r0, r0, ror #30
    2268:	andeq	r1, r0, ip, lsl r5
    226c:	andeq	r1, r0, r2, lsl r5
    2270:	andeq	r1, r0, ip, lsl #10
    2274:	andeq	r1, r0, sl, asr #4
    2278:			; <UNDEFINED> instruction: 0x000017be
    227c:	andeq	r1, r0, r4, lsr #4
    2280:	andeq	r1, r0, r2, lsr #4
    2284:			; <UNDEFINED> instruction: 0x4ef0e92d
    2288:	ldrmi	r4, [r6], -r7, lsl #12
    228c:	bmi	1593ad4 <__assert_fail@plt+0x1592808>
    2290:	blmi	15ae510 <__assert_fail@plt+0x15ad244>
    2294:	ldrbtmi	r4, [sl], #-1673	; 0xfffff977
    2298:	ldmdavs	sp!, {r2, r8, sp}
    229c:			; <UNDEFINED> instruction: 0xf8df58d3
    22a0:	ldmdavs	fp, {r4, r6, r8, sp, pc}
    22a4:			; <UNDEFINED> instruction: 0xf04f931d
    22a8:			; <UNDEFINED> instruction: 0xf7fe0300
    22ac:	ldrbtmi	lr, [sl], #3980	; 0xf8c
    22b0:	bmi	142e818 <__assert_fail@plt+0x142d54c>
    22b4:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    22b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22bc:	subsmi	r9, sl, sp, lsl fp
    22c0:	addhi	pc, r7, r0, asr #32
    22c4:	pop	{r1, r2, r3, r4, ip, sp, pc}
    22c8:	bge	a5e90 <__assert_fail@plt+0xa4bc4>
    22cc:	andcs	r4, r3, r1, lsr r6
    22d0:	svc	0x00ccf7fe
    22d4:	mvnle	r2, r0, lsl #16
    22d8:			; <UNDEFINED> instruction: 0xf4039b06
    22dc:			; <UNDEFINED> instruction: 0xf5b34370
    22e0:	mvnle	r4, r0, lsl #31
    22e4:	eorsle	r2, r5, r0, lsl #26
    22e8:			; <UNDEFINED> instruction: 0x011ae9dd
    22ec:			; <UNDEFINED> instruction: 0xbc02e9dd
    22f0:	stmibvs	fp!, {r1, sp, lr, pc}^
    22f4:			; <UNDEFINED> instruction: 0x461db373
    22f8:	movwcs	lr, #18901	; 0x49d5
    22fc:	svclt	0x0008428b
    2300:	mvnsle	r4, r2, lsl #5
    2304:	movwcs	lr, #10709	; 0x29d5
    2308:	svclt	0x00084563
    230c:	mvnsle	r4, sl, asr r5
    2310:	strbmi	r6, [fp, #-2091]	; 0xfffff7d5
    2314:	blmi	e36ad0 <__assert_fail@plt+0xe35804>
    2318:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    231c:	strble	r0, [r8, #1562]	; 0x61a
    2320:			; <UNDEFINED> instruction: 0x4c374b36
    2324:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2328:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    232c:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2330:	bmi	d54808 <__assert_fail@plt+0xd5353c>
    2334:	strls	r4, [r0], #-1145	; 0xfffffb87
    2338:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    233c:	strmi	r2, [r3], -r1, lsl #2
    2340:			; <UNDEFINED> instruction: 0xf7fe4628
    2344:	ldmdbmi	r1!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2348:			; <UNDEFINED> instruction: 0x46326838
    234c:			; <UNDEFINED> instruction: 0xf7ff4479
    2350:	str	pc, [lr, r9, lsl #23]!
    2354:	andcs	r2, r1, r0, lsr #2
    2358:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    235c:	stmdblt	r8!, {r2, r9, sl, lr}
    2360:	eorcs	r4, r0, #704512	; 0xac000
    2364:	ldrbtmi	r2, [r9], #-1
    2368:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    236c:	tstcs	sl, #3620864	; 0x374000
    2370:			; <UNDEFINED> instruction: 0xf8c44630
    2374:	stmib	r4, {ip, pc}^
    2378:	ldmib	sp, {r2, r8, r9, sp}^
    237c:	stmib	r4, {r1, r8, r9, sp}^
    2380:			; <UNDEFINED> instruction: 0xf0002302
    2384:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    2388:	movwlt	r6, #12704	; 0x31a0
    238c:	mvnvs	fp, sp, lsl r3
    2390:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    2394:			; <UNDEFINED> instruction: 0x061b681b
    2398:	blmi	6379cc <__assert_fail@plt+0x636700>
    239c:			; <UNDEFINED> instruction: 0xf85a4d1e
    23a0:	ldrbtmi	r3, [sp], #-3
    23a4:			; <UNDEFINED> instruction: 0xf7fe681e
    23a8:	ldmdbmi	ip, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    23ac:	ldrbtmi	r4, [r9], #-2588	; 0xfffff5e4
    23b0:	tstls	r1, r0, lsl #10
    23b4:	tstcs	r1, sl, ror r4
    23b8:	ldrtmi	r4, [r0], -r3, lsl #12
    23bc:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    23c0:	stmibvs	r2!, {r3, r4, r8, fp, lr}
    23c4:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
    23c8:	blx	13403ce <__assert_fail@plt+0x133f102>
    23cc:	eorsvs	lr, ip, r1, ror r7
    23d0:			; <UNDEFINED> instruction: 0xf7fee7de
    23d4:	blmi	53dc84 <__assert_fail@plt+0x53c9b8>
    23d8:	ldmdbmi	r4, {r2, r3, r4, r5, r6, r7, r9, sp}
    23dc:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    23e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    23e4:	svc	0x0072f7fe
    23e8:	andeq	r1, r1, r2, lsl ip
    23ec:	andeq	r0, r0, r4, lsr r1
    23f0:	strdeq	r1, [r1], -sl
    23f4:	strdeq	r1, [r1], -r2
    23f8:	andeq	r1, r1, ip, ror #27
    23fc:	andeq	r0, r0, r8, lsr r1
    2400:	andeq	r0, r0, r0, lsl #28
    2404:	andeq	r0, r0, ip, ror #27
    2408:	ldrdeq	r0, [r0], -r6
    240c:	andeq	r1, r0, ip, lsr r1
    2410:	andeq	r1, r0, r2, asr #2
    2414:	andeq	r1, r1, r2, ror sp
    2418:	andeq	r0, r0, r6, lsl #27
    241c:	andeq	r0, r0, r2, ror sp
    2420:	andeq	r0, r0, ip, asr sp
    2424:	andeq	r1, r0, lr, lsl r1
    2428:	andeq	r1, r0, r2, lsl r7
    242c:	andeq	r1, r0, r4, ror #1
    2430:	strdeq	r1, [r0], -sl
    2434:	mvnsmi	lr, #737280	; 0xb4000
    2438:	bmi	f13c90 <__assert_fail@plt+0xf129c4>
    243c:	blmi	f2e658 <__assert_fail@plt+0xf2d38c>
    2440:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    2444:	ldmpl	r3, {r0, r1, r3, r4, r5, r8, r9, sl, fp, lr}^
    2448:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    244c:			; <UNDEFINED> instruction: 0xf04f9303
    2450:	movwcs	r0, #768	; 0x300
    2454:			; <UNDEFINED> instruction: 0xf7fe9302
    2458:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    245c:	strmi	sp, [r6], -lr, asr #32
    2460:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    2464:	stmdacs	r0, {r7, r9, sl, lr}
    2468:	blmi	cf65dc <__assert_fail@plt+0xcf5310>
    246c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2470:	strtle	r0, [r3], #-1819	; 0xfffff8e5
    2474:	svcge	0x00024e31
    2478:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
    247c:			; <UNDEFINED> instruction: 0x4631463a
    2480:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    2484:	cmplt	r8, r2, lsl #12
    2488:	strtmi	r4, [r8], -r1, lsr #12
    248c:	mrc2	7, 7, pc, cr10, cr15, {7}
    2490:			; <UNDEFINED> instruction: 0x4631463a
    2494:			; <UNDEFINED> instruction: 0xf7fe2000
    2498:			; <UNDEFINED> instruction: 0x4602edf2
    249c:	mvnsle	r2, r0, lsl #16
    24a0:	blmi	8d4d44 <__assert_fail@plt+0x8d3a78>
    24a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24a8:	blls	dc518 <__assert_fail@plt+0xdb24c>
    24ac:	teqle	r6, sl, asr r0
    24b0:	andlt	r4, r5, r0, asr #12
    24b4:	mvnsmi	lr, #12386304	; 0xbd0000
    24b8:	ldcllt	7, cr15, [ip, #-1016]!	; 0xfffffc08
    24bc:	ldmpl	fp!, {r0, r5, r8, r9, fp, lr}^
    24c0:			; <UNDEFINED> instruction: 0xf8d34f21
    24c4:			; <UNDEFINED> instruction: 0xf7fe9000
    24c8:	stmdbmi	r0!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    24cc:	bmi	8136d0 <__assert_fail@plt+0x812404>
    24d0:	smlsdxls	r0, r9, r4, r4
    24d4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    24d8:	strmi	r2, [r3], -r1, lsl #2
    24dc:			; <UNDEFINED> instruction: 0xf7fe4648
    24e0:	stccs	14, cr14, [r2], {108}	; 0x6c
    24e4:	andsle	r6, r7, r8, lsr #16
    24e8:	tstle	r2, r4, lsl #24
    24ec:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    24f0:			; <UNDEFINED> instruction: 0x46334919
    24f4:			; <UNDEFINED> instruction: 0xf7ff4479
    24f8:			; <UNDEFINED> instruction: 0xe7bbfab5
    24fc:	blmi	314d60 <__assert_fail@plt+0x313a94>
    2500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2504:	blls	dc574 <__assert_fail@plt+0xdb2a8>
    2508:	qaddle	r4, sl, r8
    250c:	pop	{r0, r2, ip, sp, pc}
    2510:	bmi	4e34d8 <__assert_fail@plt+0x4e220c>
    2514:			; <UNDEFINED> instruction: 0xe7eb447a
    2518:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
    251c:			; <UNDEFINED> instruction: 0xf7fee7e8
    2520:	ldmdbmi	r1, {r2, r7, r8, sl, fp, sp, lr, pc}
    2524:	ldrbtmi	r2, [r9], #-1
    2528:	stc	7, cr15, [sl, #1016]	; 0x3f8
    252c:	andeq	r1, r1, r6, ror #20
    2530:	andeq	r0, r0, r4, lsr r1
    2534:	andeq	r1, r1, r0, ror #20
    2538:	muleq	r1, r8, ip
    253c:	strheq	r1, [r0], -sl
    2540:	andeq	r1, r1, r4, lsl #20
    2544:	andeq	r0, r0, r8, lsr r1
    2548:	andeq	r0, r0, ip, asr ip
    254c:	andeq	r1, r0, r0, asr #32
    2550:	andeq	r0, r0, sl, lsr ip
    2554:	andeq	r0, r0, r6, lsr pc
    2558:	andeq	r1, r0, r0, lsr #32
    255c:	andeq	r1, r1, r8, lsr #19
    2560:	andeq	r0, r0, r0, ror #31
    2564:	muleq	r0, sl, r4
    2568:	ldrdeq	r0, [r0], -r2
    256c:	svcmi	0x00f0e92d
    2570:	mcrrmi	6, 0, r4, r1, cr7
    2574:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    2578:	strmi	r8, [lr], -r2, lsl #22
    257c:			; <UNDEFINED> instruction: 0xf8df447c
    2580:			; <UNDEFINED> instruction: 0x461db0fc
    2584:	ldrbtmi	r6, [fp], #2080	; 0x820
    2588:	strbeq	fp, [r2], r5, lsl #1
    258c:	ldrdls	pc, [r0], #-141	; 0xffffff73
    2590:	ldmdavs	r4!, {r0, r1, r6, sl, ip, lr, pc}
    2594:	ble	ed3aac <__assert_fail@plt+0xed27e0>
    2598:			; <UNDEFINED> instruction: 0xf8df4b39
    259c:	ldrbtmi	sl, [fp], #-232	; 0xffffff18
    25a0:	mcr	4, 0, r4, cr8, cr10, {7}
    25a4:	blmi	e10dec <__assert_fail@plt+0xe0fb20>
    25a8:	movwls	r4, #13435	; 0x347b
    25ac:	strbmi	lr, [r9], -r7
    25b0:			; <UNDEFINED> instruction: 0xf7ff4638
    25b4:	eorsvs	pc, r4, r7, ror #28
    25b8:	strmi	r3, [r0, #1025]!	; 0x401
    25bc:			; <UNDEFINED> instruction: 0xf855d028
    25c0:			; <UNDEFINED> instruction: 0xf9922024
    25c4:	blcs	b4e5cc <__assert_fail@plt+0xb4d300>
    25c8:			; <UNDEFINED> instruction: 0xf8dad022
    25cc:	ldrbeq	r3, [fp], r0
    25d0:	blmi	bb7d8c <__assert_fail@plt+0xbb6ac0>
    25d4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    25d8:	andls	r6, r2, #1703936	; 0x1a0000
    25dc:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    25e0:	stmdbmi	fp!, {r0, r1, r9, fp, ip, pc}
    25e4:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    25e8:	tstls	r0, r2, lsl #20
    25ec:	strmi	r2, [r3], -r1, lsl #2
    25f0:	mrc	6, 0, r4, cr8, cr0, {0}
    25f4:			; <UNDEFINED> instruction: 0xf7fe2a10
    25f8:	ldmdavs	r2!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    25fc:	ldmdavs	r8!, {r0, r2, r5, r8, fp, lr}
    2600:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    2604:			; <UNDEFINED> instruction: 0xf7ff4479
    2608:			; <UNDEFINED> instruction: 0xf855fa2d
    260c:	strb	r2, [lr, r4, lsr #32]
    2610:	ldc	0, cr11, [sp], #20
    2614:	pop	{r1, r8, r9, fp, pc}
    2618:	blmi	7265e0 <__assert_fail@plt+0x725314>
    261c:			; <UNDEFINED> instruction: 0xf85b4c1e
    2620:	ldrbtmi	r3, [ip], #-3
    2624:	ldrdge	pc, [r0], -r3
    2628:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    262c:	bmi	714aa0 <__assert_fail@plt+0x7137d4>
    2630:	strls	r4, [r0], #-1145	; 0xfffffb87
    2634:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2638:	strmi	r2, [r3], -r1, lsl #2
    263c:			; <UNDEFINED> instruction: 0xf7fe4650
    2640:			; <UNDEFINED> instruction: 0xf1b9edbc
    2644:	ldmdavs	r8!, {r2, r8, r9, sl, fp}
    2648:			; <UNDEFINED> instruction: 0xf1b9d013
    264c:	andle	r0, sl, r8, lsl #30
    2650:	svceq	0x0002f1b9
    2654:	bmi	4f6684 <__assert_fail@plt+0x4f53b8>
    2658:	ldmdbmi	r3, {r1, r3, r4, r5, r6, sl, lr}
    265c:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    2660:	blx	40664 <__assert_fail@plt+0x3f398>
    2664:	bmi	47c4c0 <__assert_fail@plt+0x47b1f4>
    2668:			; <UNDEFINED> instruction: 0xe7f6447a
    266c:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    2670:	bmi	43c644 <__assert_fail@plt+0x43b378>
    2674:			; <UNDEFINED> instruction: 0xe7f0447a
    2678:	andeq	r1, r1, r8, lsl #23
    267c:	andeq	r1, r1, r2, lsr #18
    2680:	andeq	r0, r0, r2, ror fp
    2684:	andeq	r1, r1, r4, ror #22
    2688:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    268c:	andeq	r0, r0, r8, lsr r1
    2690:	andeq	r0, r0, r2, asr #22
    2694:	andeq	r0, r0, r4, ror #30
    2698:	andeq	r0, r0, r6, lsl #22
    269c:	andeq	r0, r0, r8, lsl #30
    26a0:	ldrdeq	r0, [r0], -sl
    26a4:	muleq	r0, ip, lr
    26a8:	andeq	r0, r0, r2, ror #29
    26ac:	andeq	r0, r0, r0, asr #27
    26b0:	andeq	r1, r0, r6, asr #6
    26b4:			; <UNDEFINED> instruction: 0x00000db0
    26b8:	svcmi	0x00f0e92d
    26bc:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    26c0:	ldrmi	r8, [r0], -r2, lsl #22
    26c4:	ldrmi	r4, [r7], -sp, ror #24
    26c8:	strmi	r4, [sl], sp, ror #20
    26cc:			; <UNDEFINED> instruction: 0x212a447c
    26d0:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    26d4:	ldrdlt	pc, [ip, pc]!	; <UNPREDICTABLE>
    26d8:	stmiapl	r2!, {r0, r7, ip, sp, pc}
    26dc:	orrpl	pc, r0, #54525952	; 0x3400000
    26e0:	tstcc	ip, #-83886080	; 0xfb000000
    26e4:	andsvs	r6, sl, r2, lsl r8
    26e8:	andeq	pc, r0, #79	; 0x4f
    26ec:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    26f0:	rsbsle	r2, ip, r0, lsl #16
    26f4:			; <UNDEFINED> instruction: 0xf10d1bc5
    26f8:			; <UNDEFINED> instruction: 0x4604081c
    26fc:	orrpl	pc, r0, #1325400064	; 0x4f000000
    2700:	ldrtmi	r4, [r9], -sl, lsr #12
    2704:			; <UNDEFINED> instruction: 0xf7fe4640
    2708:			; <UNDEFINED> instruction: 0xf994ec82
    270c:	stclne	0, cr6, [sl], #-4
    2710:	andls	r2, r5, #0, 6
    2714:	andcc	pc, r5, r8, lsl #16
    2718:	cdpcs	4, 0, cr4, cr0, cr5, {2}
    271c:	strbmi	sp, [r0], -r0, ror #2
    2720:	ldc	7, cr15, [r2], #1016	; 0x3f8
    2724:	stmdacs	r0, {r2, r9, sl, lr}
    2728:	blmi	15f68b4 <__assert_fail@plt+0x15f55e8>
    272c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2730:	ldrbtle	r0, [ip], #-1562	; 0xfffff9e6
    2734:			; <UNDEFINED> instruction: 0xf8df9b05
    2738:			; <UNDEFINED> instruction: 0xf5c3b154
    273c:	blmi	1518544 <__assert_fail@plt+0x1517278>
    2740:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    2744:	bcc	43df6c <__assert_fail@plt+0x43cca0>
    2748:			; <UNDEFINED> instruction: 0xf7fe4620
    274c:	mvnslt	lr, r8, ror sp
    2750:			; <UNDEFINED> instruction: 0xf1007cc3
    2754:	blcs	b82fa8 <__assert_fail@plt+0xb81cdc>
    2758:	stclvc	0, cr13, [r3], {62}	; 0x3e
    275c:	eorle	r2, fp, lr, lsr #22
    2760:	eorsle	r2, r1, r0, lsl #28
    2764:			; <UNDEFINED> instruction: 0xf04f9201
    2768:	andcs	r3, r1, #-67108861	; 0xfc000003
    276c:			; <UNDEFINED> instruction: 0x46284639
    2770:			; <UNDEFINED> instruction: 0xf8cd9602
    2774:			; <UNDEFINED> instruction: 0xf7feb000
    2778:	strbmi	lr, [r8], -r4, lsr #27
    277c:	ldrbmi	r4, [r1], -r2, asr #12
    2780:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    2784:			; <UNDEFINED> instruction: 0xf7fe4620
    2788:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    278c:	strtmi	sp, [r0], -r0, ror #3
    2790:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2794:			; <UNDEFINED> instruction: 0xf50d493f
    2798:	bmi	e575a0 <__assert_fail@plt+0xe562d4>
    279c:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    27a0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    27a4:	subsmi	r6, r1, sl, lsl r8
    27a8:			; <UNDEFINED> instruction: 0xf50dd166
    27ac:	andlt	r5, r1, r1, lsl #27
    27b0:	blhi	bdaac <__assert_fail@plt+0xbc7e0>
    27b4:	svchi	0x00f0e8bd
    27b8:	blcs	ba090c <__assert_fail@plt+0xb9f640>
    27bc:	ldmvc	r3, {r4, r6, r7, r8, ip, lr, pc}
    27c0:	sbcle	r2, r1, r0, lsl #22
    27c4:	bicle	r2, sp, r0, lsl #28
    27c8:			; <UNDEFINED> instruction: 0x46394613
    27cc:	bcs	43e034 <__assert_fail@plt+0x43cd68>
    27d0:			; <UNDEFINED> instruction: 0xf7fe4628
    27d4:	ldrb	lr, [r0, r0, asr #25]
    27d8:	blcs	2092c <__assert_fail@plt+0x1f660>
    27dc:			; <UNDEFINED> instruction: 0xe7bcd0b4
    27e0:	stclne	6, cr4, [r6], #-256	; 0xffffff00
    27e4:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    27e8:	stmdacs	r0, {r2, r9, sl, lr}
    27ec:	blmi	ab6e68 <__assert_fail@plt+0xab5b9c>
    27f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    27f4:	strble	r0, [sp, #1563]	; 0x61b
    27f8:			; <UNDEFINED> instruction: 0x4c294b28
    27fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2800:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    2804:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2808:	bmi	9d4ca8 <__assert_fail@plt+0x9d39dc>
    280c:	strls	r4, [r0], #-1145	; 0xfffffb87
    2810:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2814:	strmi	r2, [r3], -r1, lsl #2
    2818:			; <UNDEFINED> instruction: 0xf7fe4628
    281c:	stmdbmi	r3!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    2820:	ldrdeq	pc, [r0], -r9
    2824:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2828:			; <UNDEFINED> instruction: 0xf91cf7ff
    282c:	blmi	6fc6fc <__assert_fail@plt+0x6fb430>
    2830:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2834:	ldrdlt	pc, [r0], -r3
    2838:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    283c:			; <UNDEFINED> instruction: 0xf8df491c
    2840:	bmi	772a18 <__assert_fail@plt+0x77174c>
    2844:	ldrbtmi	r4, [ip], #1145	; 0x479
    2848:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    284c:			; <UNDEFINED> instruction: 0xf8cd2101
    2850:	strmi	ip, [r3], -r0
    2854:			; <UNDEFINED> instruction: 0xf7fe4658
    2858:			; <UNDEFINED> instruction: 0xf8d9ecb0
    285c:	ldrtmi	r0, [r3], -r0
    2860:	ldmdbmi	r6, {r1, r2, r3, r4, r5, r8, ip, sp, pc}
    2864:	movwls	r4, #1594	; 0x63a
    2868:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    286c:			; <UNDEFINED> instruction: 0xf8faf7ff
    2870:	blmi	4fc5f8 <__assert_fail@plt+0x4fb32c>
    2874:			; <UNDEFINED> instruction: 0xe7f4447b
    2878:	bl	ff5c0878 <__assert_fail@plt+0xff5bf5ac>
    287c:	ldrdeq	r1, [r1], -ip
    2880:	andeq	r0, r0, r4, lsr r1
    2884:	andeq	r1, r1, r8, asr #15
    2888:	ldrdeq	r1, [r1], -r8
    288c:	andeq	r0, r0, r0, ror lr
    2890:	andeq	r0, r0, r2, ror #26
    2894:	andeq	r1, r1, sl, lsl #14
    2898:	andeq	r1, r1, r4, lsl r9
    289c:	andeq	r0, r0, r8, lsr r1
    28a0:	andeq	r0, r0, r8, lsr #18
    28a4:	andeq	r0, r0, r4, lsl r9
    28a8:	strdeq	r0, [r0], -lr
    28ac:	muleq	r0, r2, sp
    28b0:	ldrdeq	r0, [r0], -ip
    28b4:	andeq	r0, r0, r2, ror #17
    28b8:	andeq	r0, r0, r6, asr #17
    28bc:	andeq	r0, r0, r6, lsl sp
    28c0:	andeq	r0, r0, r0, ror lr
    28c4:	push	{r0, r3, r5, r8, r9, fp, lr}
    28c8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    28cc:	ldrmi	r4, [r4], -sp, lsl #12
    28d0:	addlt	r6, r4, r9, lsl r8
    28d4:	strmi	r4, [r6], -r6, lsr #22
    28d8:	ldrbtmi	r0, [fp], #-1610	; 0xfffff9b6
    28dc:	stmdavs	r2!, {r0, r1, r3, r4, sl, ip, lr, pc}
    28e0:	ands	fp, r5, sl, lsr #18
    28e4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    28e8:	svccs	0x0004f854
    28ec:	smlawbcs	sl, r2, r1, fp
    28f0:	andls	r4, r3, #16, 12	; 0x1000000
    28f4:	ldc	7, cr15, [ip], {254}	; 0xfe
    28f8:	strtmi	r9, [r9], -r3, lsl #20
    28fc:	ldrtmi	r4, [r0], -r3, lsl #12
    2900:	mvnle	r2, r0, lsl #22
    2904:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    2908:	svccs	0x0004f854
    290c:	mvnle	r2, r0, lsl #20
    2910:	pop	{r2, ip, sp, pc}
    2914:	bmi	5e30dc <__assert_fail@plt+0x5e1e10>
    2918:	ldmpl	fp, {r0, r1, r2, r4, r8, r9, sl, fp, lr}
    291c:			; <UNDEFINED> instruction: 0xf8d3447f
    2920:			; <UNDEFINED> instruction: 0xf7fe8000
    2924:	ldmdbmi	r5, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2928:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    292c:	tstls	r1, r0, lsl #14
    2930:	tstcs	r1, sl, ror r4
    2934:	strbmi	r4, [r0], -r3, lsl #12
    2938:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    293c:	ldmdavs	r0!, {r2, r8, sl, fp, sp}
    2940:	stccs	0, cr13, [r8, #-64]	; 0xffffffc0
    2944:	stccs	0, cr13, [r2, #-32]	; 0xffffffe0
    2948:	bmi	3b6974 <__assert_fail@plt+0x3b56a8>
    294c:	stmdbmi	lr, {r1, r3, r4, r5, r6, sl, lr}
    2950:			; <UNDEFINED> instruction: 0xf7ff4479
    2954:	strb	pc, [r2, r7, lsl #17]	; <UNPREDICTABLE>
    2958:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    295c:	bmi	33c940 <__assert_fail@plt+0x33b674>
    2960:			; <UNDEFINED> instruction: 0xe7f4447a
    2964:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    2968:	svclt	0x0000e7f1
    296c:	andeq	r1, r1, sl, lsr r8
    2970:	andeq	r1, r1, lr, asr #11
    2974:	andeq	r0, r0, r8, lsr r1
    2978:	andeq	r0, r0, ip, lsl #16
    297c:	andeq	r0, r0, r2, lsr #25
    2980:	andeq	r0, r0, r0, ror #15
    2984:	andeq	r0, r0, r8, lsr #23
    2988:	andeq	r0, r0, r4, lsl #25
    298c:	andeq	r0, r0, lr, asr #21
    2990:	andeq	r1, r0, r4, asr r0
    2994:			; <UNDEFINED> instruction: 0x00000abe
    2998:	strdlt	fp, [r3], r0
    299c:	blmi	b95e58 <__assert_fail@plt+0xb94b8c>
    29a0:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    29a4:			; <UNDEFINED> instruction: 0x4620681c
    29a8:	bl	18c09a8 <__assert_fail@plt+0x18bf6dc>
    29ac:	strtmi	r4, [r0], -r7, lsl #12
    29b0:	bl	5409b0 <__assert_fail@plt+0x53f6e4>
    29b4:	strtmi	r4, [r0], -r6, lsl #12
    29b8:	stc	7, cr15, [sl], {254}	; 0xfe
    29bc:	bllt	1b941d4 <__assert_fail@plt+0x1b92f08>
    29c0:			; <UNDEFINED> instruction: 0xf7feb128
    29c4:	stmdavs	r3, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    29c8:	blcs	27112c <__assert_fail@plt+0x26fe60>
    29cc:	blmi	8f6e34 <__assert_fail@plt+0x8f5b68>
    29d0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    29d4:			; <UNDEFINED> instruction: 0xf7fe4620
    29d8:	strmi	lr, [r6], -ip, asr #22
    29dc:			; <UNDEFINED> instruction: 0xf7fe4620
    29e0:			; <UNDEFINED> instruction: 0x4605eafe
    29e4:			; <UNDEFINED> instruction: 0xf7fe4620
    29e8:			; <UNDEFINED> instruction: 0x4604ebf4
    29ec:			; <UNDEFINED> instruction: 0xb128bb45
    29f0:			; <UNDEFINED> instruction: 0xf7feb98e
    29f4:	stmdavs	r3, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    29f8:	tstle	ip, r9, lsl #22
    29fc:	ldcllt	0, cr11, [r0, #12]!
    2a00:	rscle	r2, r4, r0, lsr #22
    2a04:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    2a08:	andcs	r2, r0, r5, lsl #4
    2a0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a10:			; <UNDEFINED> instruction: 0xf7feeaf8
    2a14:	andcs	lr, r1, r2, lsl #24
    2a18:	b	ff9c0a18 <__assert_fail@plt+0xff9bf74c>
    2a1c:	bl	fe540a1c <__assert_fail@plt+0xfe53f750>
    2a20:	stccs	8, cr6, [r0], {3}
    2a24:	blcs	8371dc <__assert_fail@plt+0x835f10>
    2a28:	andvs	fp, r4, r8, lsl pc
    2a2c:	stmdbmi	sp, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    2a30:	andcs	r2, r0, r5, lsl #4
    2a34:			; <UNDEFINED> instruction: 0xf7fe4479
    2a38:			; <UNDEFINED> instruction: 0xf7feeae4
    2a3c:	strb	lr, [sl, r0, lsl #23]!
    2a40:	mvnle	r2, r0, lsl #16
    2a44:	bl	fe040a44 <__assert_fail@plt+0xfe03f778>
    2a48:	andls	r6, r1, r2, lsl #16
    2a4c:	svclt	0x00182a20
    2a50:	strb	r6, [r0, r4]!
    2a54:	andeq	r1, r1, r8, lsl #10
    2a58:	andeq	r0, r0, r4, asr #2
    2a5c:	andeq	r0, r0, r8, lsr r1
    2a60:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a64:	andeq	r0, r0, r8, asr #23
    2a68:	blmi	8152ec <__assert_fail@plt+0x814020>
    2a6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2a70:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    2a74:			; <UNDEFINED> instruction: 0x212fb09c
    2a78:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    2a7c:			; <UNDEFINED> instruction: 0xf04f931b
    2a80:			; <UNDEFINED> instruction: 0xf7fe0300
    2a84:	movwcs	lr, #3012	; 0xbc4
    2a88:	cmnlt	r8, fp, lsr #32
    2a8c:	andcs	r4, r4, #24, 18	; 0x60000
    2a90:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    2a94:	bl	ffdc0a94 <__assert_fail@plt+0xffdbf7c8>
    2a98:			; <UNDEFINED> instruction: 0xf7feb940
    2a9c:			; <UNDEFINED> instruction: 0xf994eb26
    2aa0:	stmdavs	r3, {r2, sp}
    2aa4:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    2aa8:	strle	r0, [sl], #-1307	; 0xfffffae5
    2aac:	bmi	44aab4 <__assert_fail@plt+0x4497e8>
    2ab0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    2ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ab8:	subsmi	r9, sl, fp, lsl fp
    2abc:	andslt	sp, ip, r2, lsl r1
    2ac0:			; <UNDEFINED> instruction: 0x4631bd70
    2ac4:	andcs	r4, r3, sl, ror #12
    2ac8:	bl	ff440ac8 <__assert_fail@plt+0xff43f7fc>
    2acc:	mvnle	r2, r0, lsl #16
    2ad0:			; <UNDEFINED> instruction: 0xf4039b04
    2ad4:			; <UNDEFINED> instruction: 0xf5b34370
    2ad8:	mvnle	r4, r0, asr #31
    2adc:	strmi	r2, [r4], #-1
    2ae0:	strb	r6, [r4, ip, lsr #32]!
    2ae4:	b	fe840ae4 <__assert_fail@plt+0xfe83f818>
    2ae8:	andeq	r1, r1, ip, lsr r4
    2aec:	andeq	r0, r0, r4, lsr r1
    2af0:	andeq	r1, r0, lr, rrx
    2af4:	strdeq	r1, [r1], -r6
    2af8:	blmi	c953c4 <__assert_fail@plt+0xc940f8>
    2afc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2b00:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    2b04:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b08:			; <UNDEFINED> instruction: 0xf04f9381
    2b0c:			; <UNDEFINED> instruction: 0xb3a10300
    2b10:	mulcc	r0, r1, r9
    2b14:	strmi	fp, [r4], -fp, lsl #7
    2b18:	cdpge	3, 4, cr11, cr1, cr8, {4}
    2b1c:	vst1.8	{d20-d21}, [pc :128], sl
    2b20:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    2b24:	ldrbtmi	r4, [sl], #-257	; 0xfffffeff
    2b28:	andls	r4, r0, #26214400	; 0x1900000
    2b2c:	andcs	r4, r1, #48, 12	; 0x3000000
    2b30:	bl	ff1c0b30 <__assert_fail@plt+0xff1bf864>
    2b34:	ldrtmi	r4, [r0], -r5, lsr #18
    2b38:			; <UNDEFINED> instruction: 0xf7fe4479
    2b3c:	strmi	lr, [r5], -ip, lsl #23
    2b40:	svcge	0x0004b1d8
    2b44:	mvnscs	r4, r2, lsl #12
    2b48:			; <UNDEFINED> instruction: 0xf7fe4638
    2b4c:			; <UNDEFINED> instruction: 0xb120ea3c
    2b50:			; <UNDEFINED> instruction: 0xf7fe4638
    2b54:	stmdacs	r1, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2b58:	strcs	sp, [r0], #-2068	; 0xfffff7ec
    2b5c:			; <UNDEFINED> instruction: 0xf7fe4628
    2b60:	bmi	6fd848 <__assert_fail@plt+0x6fc57c>
    2b64:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    2b68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b6c:	subsmi	r9, sl, r1, lsl #23
    2b70:	strtmi	sp, [r0], -r4, lsr #2
    2b74:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    2b78:	strcs	fp, [r0], #-3568	; 0xfffff210
    2b7c:	ldcmi	7, cr14, [r5], {241}	; 0xf1
    2b80:			; <UNDEFINED> instruction: 0xe7ca447c
    2b84:	bmi	513c6c <__assert_fail@plt+0x5129a0>
    2b88:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2b8c:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    2b90:	andls	r4, r0, #26214400	; 0x1900000
    2b94:	andcs	r2, r1, #0, 14
    2b98:	stcvc	8, cr15, [r1], {-0}
    2b9c:			; <UNDEFINED> instruction: 0xf7fe4630
    2ba0:			; <UNDEFINED> instruction: 0xf994eb90
    2ba4:	stmdblt	r1!, {ip}
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4630
    2bac:	stmdacs	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
    2bb0:			; <UNDEFINED> instruction: 0x4630d1d3
    2bb4:	b	cc0bb4 <__assert_fail@plt+0xcbf8e8>
    2bb8:	strb	r4, [pc, r4, lsl #12]
    2bbc:	b	d40bbc <__assert_fail@plt+0xd3f8f0>
    2bc0:	andeq	r1, r1, ip, lsr #7
    2bc4:	andeq	r0, r0, r4, lsr r1
    2bc8:	andeq	r0, r0, r2, ror #31
    2bcc:	andeq	r0, r0, r8, lsr #31
    2bd0:	andeq	r1, r1, r2, asr #6
    2bd4:	andeq	r0, r0, r4, ror #22
    2bd8:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    2bdc:	andcs	r4, r0, r1, lsl #12
    2be0:	svclt	0x008af7ff
    2be4:	bmi	d550bc <__assert_fail@plt+0xd53df0>
    2be8:	mvnsmi	lr, sp, lsr #18
    2bec:			; <UNDEFINED> instruction: 0xf5ad4479
    2bf0:	addlt	r5, r2, r0, lsl #27
    2bf4:			; <UNDEFINED> instruction: 0xf50d588a
    2bf8:	movwcc	r5, #17280	; 0x4380
    2bfc:	andsvs	r6, sl, r2, lsl r8
    2c00:	andeq	pc, r0, #79	; 0x4f
    2c04:	suble	r2, pc, r0, lsl #16
    2c08:	mulcc	r0, r0, r9
    2c0c:	blcs	bd4424 <__assert_fail@plt+0xbd3158>
    2c10:	cdpge	0, 0, cr13, cr1, cr10, {2}
    2c14:	orrpl	pc, r0, pc, asr #8
    2c18:			; <UNDEFINED> instruction: 0xf7fe4630
    2c1c:	strmi	lr, [r5], -ip, ror #20
    2c20:	stmdavc	r3!, {r3, r6, r8, ip, sp, pc}
    2c24:	eorsle	r2, r4, lr, lsr #22
    2c28:	mulcc	r0, r4, r9
    2c2c:	ldrtmi	fp, [r0], -r3, lsr #19
    2c30:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c34:	stmdbmi	r2!, {r0, r2, r9, sl, lr}
    2c38:	orrpl	pc, r0, #54525952	; 0x3400000
    2c3c:	movwcc	r4, #18975	; 0x4a1f
    2c40:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2c44:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2c48:	teqle	r3, r1, asr r0
    2c4c:			; <UNDEFINED> instruction: 0xf50d4628
    2c50:	andlt	r5, r2, r0, lsl #27
    2c54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2c58:			; <UNDEFINED> instruction: 0xf7fe4630
    2c5c:	strmi	lr, [r7], -r4, ror #20
    2c60:			; <UNDEFINED> instruction: 0xf7fe4620
    2c64:	strmi	lr, [r0], r0, ror #20
    2c68:	andcc	r1, r2, r8, lsr r8
    2c6c:	b	940c6c <__assert_fail@plt+0x93f9a0>
    2c70:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2c74:			; <UNDEFINED> instruction: 0x4631d0df
    2c78:			; <UNDEFINED> instruction: 0xf7fe463a
    2c7c:	stmibne	r8!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    2c80:			; <UNDEFINED> instruction: 0xf108232f
    2c84:	strtmi	r0, [r1], -r1, lsl #4
    2c88:	andcc	r5, r1, fp, ror #11
    2c8c:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c90:	stmdavc	r2!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2c94:	svclt	0x00082a2f
    2c98:	sbcle	r3, r5, r2, lsl #8
    2c9c:	bicle	r2, r3, lr, lsr #22
    2ca0:	blcs	20e34 <__assert_fail@plt+0x1fb68>
    2ca4:	ldr	sp, [pc, r3, asr #1]!
    2ca8:	b	13c0ca8 <__assert_fail@plt+0x13bf9dc>
    2cac:	tstcs	r6, #0, 10
    2cb0:	strb	r6, [r0, r3]
    2cb4:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cb8:			; <UNDEFINED> instruction: 0x000112bc
    2cbc:	andeq	r0, r0, r4, lsr r1
    2cc0:	andeq	r1, r1, r8, ror #4
    2cc4:	blmi	815548 <__assert_fail@plt+0x81427c>
    2cc8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2ccc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2cd0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2cd4:			; <UNDEFINED> instruction: 0xf04f9301
    2cd8:	cmnlt	r8, #0, 6
    2cdc:	mulmi	r0, r0, r9
    2ce0:	tstcs	r0, r4, asr #2
    2ce4:	b	ff6c0ce4 <__assert_fail@plt+0xff6bfa18>
    2ce8:	biclt	r4, r8, r4, lsl #12
    2cec:			; <UNDEFINED> instruction: 0xf7ff4669
    2cf0:	ldmdblt	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    2cf4:	blmi	515550 <__assert_fail@plt+0x514284>
    2cf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2cfc:	blls	5cd6c <__assert_fail@plt+0x5baa0>
    2d00:	tstle	sp, sl, asr r0
    2d04:	andlt	r4, r3, r0, lsr #12
    2d08:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    2d0c:			; <UNDEFINED> instruction: 0xff66f7ff
    2d10:	stmdacs	r0, {r0, r1, r9, sl, lr}
    2d14:	strtmi	sp, [r0], -lr, ror #1
    2d18:			; <UNDEFINED> instruction: 0xf7fe461c
    2d1c:	strb	lr, [r9, lr, asr #18]!
    2d20:	blmi	255554 <__assert_fail@plt+0x254288>
    2d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d28:	blls	5cd98 <__assert_fail@plt+0x5bacc>
    2d2c:	qaddle	r4, sl, r7
    2d30:	andlt	r4, r3, r8, lsr #12
    2d34:	ldrhtmi	lr, [r0], -sp
    2d38:	stmdblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d3c:	ldrb	r4, [r9, r4, lsl #12]
    2d40:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d44:	andeq	r1, r1, r0, ror #3
    2d48:	andeq	r0, r0, r4, lsr r1
    2d4c:			; <UNDEFINED> instruction: 0x000111b0
    2d50:	andeq	r1, r1, r4, lsl #3
    2d54:	blmi	ff4d58a4 <__assert_fail@plt+0xff4d45d8>
    2d58:	push	{r1, r3, r4, r5, r6, sl, lr}
    2d5c:	strdlt	r4, [r9], r0
    2d60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d64:			; <UNDEFINED> instruction: 0xf04f9307
    2d68:	stmdacs	r0, {r8, r9}
    2d6c:	adchi	pc, r5, r0
    2d70:	mulcc	r0, r0, r9
    2d74:	blcs	14594 <__assert_fail@plt+0x132c8>
    2d78:	addshi	pc, pc, r0
    2d7c:			; <UNDEFINED> instruction: 0xf7fea805
    2d80:	strmi	lr, [r4], -lr, lsr #20
    2d84:			; <UNDEFINED> instruction: 0xf0402800
    2d88:			; <UNDEFINED> instruction: 0xf7fe8098
    2d8c:	vmovne	s9, s10, lr, r3
    2d90:			; <UNDEFINED> instruction: 0xf0004605
    2d94:	stmdacs	r0, {r5, r7, pc}
    2d98:	adchi	pc, r4, r0
    2d9c:	vadd.i8	d25, d11, d6
    2da0:			; <UNDEFINED> instruction: 0xf7fe2980
    2da4:			; <UNDEFINED> instruction: 0xf04fea82
    2da8:	strls	r3, [r2], #-1023	; 0xfffffc01
    2dac:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    2db0:			; <UNDEFINED> instruction: 0xf7fe9306
    2db4:	svcls	0x0005e9ca
    2db8:	bleq	23f1f4 <__assert_fail@plt+0x23df28>
    2dbc:			; <UNDEFINED> instruction: 0xf04f46a0
    2dc0:	blge	c55d8 <__assert_fail@plt+0xc430c>
    2dc4:	strmi	r9, [r6], -r0, lsl #6
    2dc8:			; <UNDEFINED> instruction: 0x46594652
    2dcc:			; <UNDEFINED> instruction: 0xf7fe4638
    2dd0:	stmdacs	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    2dd4:	bl	feeba210 <__assert_fail@plt+0xfeeb8f44>
    2dd8:	strmi	r0, [r3], #2560	; 0xa00
    2ddc:			; <UNDEFINED> instruction: 0xf0004480
    2de0:	ldrbmi	r8, [r2], -pc, asr #2
    2de4:			; <UNDEFINED> instruction: 0x46384659
    2de8:			; <UNDEFINED> instruction: 0xf7fe2400
    2dec:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr, pc}
    2df0:	strdle	sp, [r7], -r1
    2df4:	blcs	11cec8 <__assert_fail@plt+0x11bbfc>
    2df8:	blcs	2f2a60 <__assert_fail@plt+0x2f1794>
    2dfc:	stfcsd	f5, [r4], {2}
    2e00:	msrhi	LR_irq, r0
    2e04:			; <UNDEFINED> instruction: 0xf1b89f05
    2e08:			; <UNDEFINED> instruction: 0xf0000f00
    2e0c:			; <UNDEFINED> instruction: 0xf1b880f7
    2e10:			; <UNDEFINED> instruction: 0xf0400f04
    2e14:	stmdals	r2, {r0, r4, r5, r6, r7, pc}
    2e18:	svclt	0x00bc2800
    2e1c:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    2e20:	vaddhn.i16	d18, q0, q0
    2e24:	andcc	r8, r1, r9, lsl r1
    2e28:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e2c:	stmdacs	r0, {r2, r9, sl, lr}
    2e30:	tsthi	r0, r0	; <UNPREDICTABLE>
    2e34:	ldrdlt	pc, [r8], -sp
    2e38:	ldrbmi	r2, [sl], -r0, lsl #2
    2e3c:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e40:	svceq	0x0000f1bb
    2e44:	vqadd.s8	d29, d11, d20
    2e48:			; <UNDEFINED> instruction: 0xf6c02a80
    2e4c:	strtmi	r6, [r1], r6, ror #21
    2e50:			; <UNDEFINED> instruction: 0xf04fab03
    2e54:	movwls	r0, #6144	; 0x1800
    2e58:	andhi	pc, r0, sp, asr #17
    2e5c:			; <UNDEFINED> instruction: 0x4649465a
    2e60:			; <UNDEFINED> instruction: 0xf7fe4638
    2e64:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
    2e68:	bl	feefa2a4 <__assert_fail@plt+0xfeef8fd8>
    2e6c:	strmi	r0, [r1], #2816	; 0xb00
    2e70:	andsle	r4, r7, r0, lsl #9
    2e74:			; <UNDEFINED> instruction: 0x4649465a
    2e78:	movwcs	r4, #1592	; 0x638
    2e7c:			; <UNDEFINED> instruction: 0xf7fe9300
    2e80:	stmdacs	r0, {r1, r2, r3, r7, fp, sp, lr, pc}
    2e84:	strdle	sp, [r8], -r1
    2e88:	blcs	11cf5c <__assert_fail@plt+0x11bc90>
    2e8c:	blcs	2f2af4 <__assert_fail@plt+0x2f1828>
    2e90:	blls	372a4 <__assert_fail@plt+0x35fd8>
    2e94:	vqrdmulh.s<illegal width 8>	d18, d0, d4
    2e98:			; <UNDEFINED> instruction: 0xf1b880ea
    2e9c:	svclt	0x00080f00
    2ea0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2ea4:	svcls	0x00059b02
    2ea8:			; <UNDEFINED> instruction: 0xf0404543
    2eac:			; <UNDEFINED> instruction: 0x46c380da
    2eb0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2eb4:	andhi	pc, fp, r4, lsl #16
    2eb8:	strcs	lr, [r0], #-161	; 0xffffff5f
    2ebc:	blmi	1e558ac <__assert_fail@plt+0x1e545e0>
    2ec0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ec4:	blls	1dcf34 <__assert_fail@plt+0x1dbc68>
    2ec8:			; <UNDEFINED> instruction: 0xf040405a
    2ecc:	strtmi	r8, [r0], -r6, ror #1
    2ed0:	pop	{r0, r3, ip, sp, pc}
    2ed4:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ed8:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2edc:			; <UNDEFINED> instruction: 0xf7fe9806
    2ee0:	strb	lr, [fp, r4, ror #19]!
    2ee4:			; <UNDEFINED> instruction: 0xf7fe9805
    2ee8:			; <UNDEFINED> instruction: 0xf04fe9e0
    2eec:	movwls	r3, #21503	; 0x53ff
    2ef0:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ef4:	strmi	r6, [r4], -r5
    2ef8:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2efc:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f00:	vmlal.s8	q1, d0, d0
    2f04:	stmdavs	r5!, {r0, r1, r2, r7, pc}
    2f08:	andseq	pc, r5, pc, rrx
    2f0c:	rsbmi	fp, r8, #1073741827	; 0x40000003
    2f10:	svcls	0x00062500
    2f14:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    2f18:	beq	23f354 <__assert_fail@plt+0x23e088>
    2f1c:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    2f20:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    2f24:	bleq	13f068 <__assert_fail@plt+0x13dd9c>
    2f28:	andls	r2, r2, r0, lsl #12
    2f2c:			; <UNDEFINED> instruction: 0x4651465a
    2f30:	eorvs	r4, r6, r8, lsr r6
    2f34:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f38:	stcle	8, cr2, [sp, #-0]
    2f3c:	bleq	3de30 <__assert_fail@plt+0x3cb64>
    2f40:	andsle	r6, r1, r2, lsr #16
    2f44:	strmi	r2, [r2], #2571	; 0xa0b
    2f48:	strdcs	sp, [r0, -r0]
    2f4c:	stmib	sp, {r3, r6, r9, sl, lr}^
    2f50:			; <UNDEFINED> instruction: 0xf7fe6803
    2f54:			; <UNDEFINED> instruction: 0xe7e9e83e
    2f58:	blcs	11cfec <__assert_fail@plt+0x11bd20>
    2f5c:	blcs	2f2bc4 <__assert_fail@plt+0x2f18f8>
    2f60:	blcs	2f73a4 <__assert_fail@plt+0x2f60d8>
    2f64:	ldrb	sp, [r0, r2, ror #3]!
    2f68:	tstle	sl, fp, lsl #20
    2f6c:	ldrbmi	sl, [r9], -r3, lsl #16
    2f70:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    2f74:	andlt	pc, ip, sp, asr #17
    2f78:	mvnvs	pc, #192, 12	; 0xc000000
    2f7c:			; <UNDEFINED> instruction: 0xf7fe9304
    2f80:			; <UNDEFINED> instruction: 0xb3b5e828
    2f84:	ldrdge	pc, [r8], -sp
    2f88:			; <UNDEFINED> instruction: 0xf1ba9e06
    2f8c:	eorsle	r0, r0, r0, lsl #30
    2f90:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    2f94:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    2f98:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    2f9c:	ldrbmi	r2, [r2], -r0, lsl #14
    2fa0:	ldrtmi	r4, [r0], -r9, lsr #12
    2fa4:			; <UNDEFINED> instruction: 0xf7fe6027
    2fa8:	stmdavs	r3!, {r1, r8, fp, sp, lr, pc}
    2fac:	stcle	8, cr2, [ip, #-0]
    2fb0:	beq	3dea0 <__assert_fail@plt+0x3cbd4>
    2fb4:	blcs	2f6ffc <__assert_fail@plt+0x2f5d30>
    2fb8:	mvnsle	r4, r5, lsl #8
    2fbc:	strbmi	r2, [r8], -r0, lsl #2
    2fc0:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2fc4:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fc8:	blcs	13cf74 <__assert_fail@plt+0x13bca8>
    2fcc:	blcs	2f2c34 <__assert_fail@plt+0x2f1968>
    2fd0:	blcs	2f7414 <__assert_fail@plt+0x2f6148>
    2fd4:	ldrb	sp, [r1, r3, ror #3]!
    2fd8:	tstle	sl, fp, lsl #22
    2fdc:	ldrbmi	sl, [r1], -r3, lsl #16
    2fe0:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    2fe4:	andge	pc, ip, sp, asr #17
    2fe8:	mvnvs	pc, #192, 12	; 0xc000000
    2fec:			; <UNDEFINED> instruction: 0xf7fd9304
    2ff0:	strdcs	lr, [r0], -r0
    2ff4:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ff8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ffc:	ldrtmi	r4, [r8], -r4, asr #12
    3000:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3004:	strtmi	r2, [r8], -r0, lsl #4
    3008:			; <UNDEFINED> instruction: 0xf7fe4611
    300c:			; <UNDEFINED> instruction: 0xf8c6e82c
    3010:	ldrb	r8, [r3, -r0]
    3014:	svc	0x00c8f7fd
    3018:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    301c:			; <UNDEFINED> instruction: 0xf6ff2800
    3020:	qsub16mi	sl, r9, r2
    3024:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    3028:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    302c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3030:	svcge	0x0069f43f
    3034:			; <UNDEFINED> instruction: 0xf7ffa903
    3038:	bllt	64249c <__assert_fail@plt+0x6411d0>
    303c:			; <UNDEFINED> instruction: 0xf7fe4628
    3040:			; <UNDEFINED> instruction: 0xe766e872
    3044:	stmdals	r0, {r8, sp}
    3048:	stmib	sp, {r0, sl, ip, sp}^
    304c:			; <UNDEFINED> instruction: 0xf7fd1903
    3050:	ldrt	lr, [r9], r0, asr #31
    3054:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3058:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    305c:	svc	0x00acf7fd
    3060:			; <UNDEFINED> instruction: 0xf8d6e7cd
    3064:			; <UNDEFINED> instruction: 0xf1b88000
    3068:	sbcle	r0, r8, r0, lsl #30
    306c:	strdcs	lr, [r0, -r4]
    3070:	movwcc	r9, #6145	; 0x1801
    3074:	bne	fd7b0 <__assert_fail@plt+0xfc4e4>
    3078:			; <UNDEFINED> instruction: 0xf7fd9300
    307c:	strbt	lr, [sp], sl, lsr #31
    3080:	strb	r9, [r4], r5, lsl #30
    3084:			; <UNDEFINED> instruction: 0xf7ff9803
    3088:	strmi	pc, [r3], -r9, lsr #27
    308c:	sbcsle	r2, r5, r0, lsl #16
    3090:	ldrmi	r4, [sp], -r8, lsr #12
    3094:	svc	0x0090f7fd
    3098:			; <UNDEFINED> instruction: 0xf7fde7d0
    309c:	svclt	0x0000efc6
    30a0:	andeq	r1, r1, r0, asr r1
    30a4:	andeq	r0, r0, r4, lsr r1
    30a8:	andeq	r0, r1, r8, ror #31
    30ac:	mvnsmi	lr, #737280	; 0xb4000
    30b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    30b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    30b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    30bc:	svc	0x004cf7fd
    30c0:	blne	1d942bc <__assert_fail@plt+0x1d92ff0>
    30c4:	strhle	r1, [sl], -r6
    30c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    30cc:	svccc	0x0004f855
    30d0:	strbmi	r3, [sl], -r1, lsl #8
    30d4:	ldrtmi	r4, [r8], -r1, asr #12
    30d8:	adcmi	r4, r6, #152, 14	; 0x2600000
    30dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    30e0:	svclt	0x000083f8
    30e4:	andeq	r0, r1, sl, ror #25
    30e8:	andeq	r0, r1, r0, ror #25
    30ec:	svclt	0x00004770
    30f0:	tstcs	r0, r2, lsl #22
    30f4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    30f8:	ldmdalt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30fc:	andeq	r0, r1, ip, lsl #30

Disassembly of section .fini:

00003100 <.fini>:
    3100:	push	{r3, lr}
    3104:	pop	{r3, pc}
