

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_12'
================================================================
* Date:           Wed Oct  8 15:53:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      135|      135|  1.350 us|  1.350 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_12  |      133|      133|         7|          1|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_19 = load i11 %i" [activation_accelerator.cpp:277]   --->   Operation 13 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_19, i32 10" [activation_accelerator.cpp:277]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %tmp, void %for.inc.i21.split, void %for.inc34.preheader.exitStub" [activation_accelerator.cpp:277]   --->   Operation 16 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_19, i32 2, i32 9" [activation_accelerator.cpp:280]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %lshr_ln" [activation_accelerator.cpp:280]   --->   Operation 18 'zext' 'zext_ln280' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 19 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:280]   --->   Operation 20 'load' 'x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%y_load = load i8 %y_addr" [activation_accelerator.cpp:280]   --->   Operation 22 'load' 'y_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln282_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_19, i32 3, i32 9" [activation_accelerator.cpp:282]   --->   Operation 23 'partselect' 'lshr_ln282_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 24 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:280]   --->   Operation 25 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y_1_addr = getelementptr i32 %y_1, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 26 'getelementptr' 'y_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%y_1_load = load i8 %y_1_addr" [activation_accelerator.cpp:280]   --->   Operation 27 'load' 'y_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 28 'getelementptr' 'x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:280]   --->   Operation 29 'load' 'x_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_2_addr = getelementptr i32 %y_2, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 30 'getelementptr' 'y_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%y_2_load = load i8 %y_2_addr" [activation_accelerator.cpp:280]   --->   Operation 31 'load' 'y_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 32 'getelementptr' 'x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:280]   --->   Operation 33 'load' 'x_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_3_addr = getelementptr i32 %y_3, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 34 'getelementptr' 'y_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%y_3_load = load i8 %y_3_addr" [activation_accelerator.cpp:280]   --->   Operation 35 'load' 'y_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln280 = or i8 %lshr_ln, i8 1" [activation_accelerator.cpp:280]   --->   Operation 36 'or' 'or_ln280' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i8 %or_ln280" [activation_accelerator.cpp:280]   --->   Operation 37 'zext' 'zext_ln280_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 38 'getelementptr' 'x_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_load_1 = load i8 %x_addr_1" [activation_accelerator.cpp:280]   --->   Operation 39 'load' 'x_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr i32 %y, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 40 'getelementptr' 'y_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%y_load_1 = load i8 %y_addr_1" [activation_accelerator.cpp:280]   --->   Operation 41 'load' 'y_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_2_addr_1 = getelementptr i32 %x_2, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 42 'getelementptr' 'x_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_2_load_1 = load i8 %x_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 43 'load' 'x_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%y_1_addr_1 = getelementptr i32 %y_1, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 44 'getelementptr' 'y_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%y_1_load_1 = load i8 %y_1_addr_1" [activation_accelerator.cpp:280]   --->   Operation 45 'load' 'y_1_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_4_addr_1 = getelementptr i32 %x_4, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 46 'getelementptr' 'x_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_4_load_1 = load i8 %x_4_addr_1" [activation_accelerator.cpp:280]   --->   Operation 47 'load' 'x_4_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%y_2_addr_1 = getelementptr i32 %y_2, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 48 'getelementptr' 'y_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%y_2_load_1 = load i8 %y_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 49 'load' 'y_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_6_addr_1 = getelementptr i32 %x_6, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 50 'getelementptr' 'x_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_6_load_1 = load i8 %x_6_addr_1" [activation_accelerator.cpp:280]   --->   Operation 51 'load' 'x_6_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%y_3_addr_1 = getelementptr i32 %y_3, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 52 'getelementptr' 'y_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%y_3_load_1 = load i8 %y_3_addr_1" [activation_accelerator.cpp:280]   --->   Operation 53 'load' 'y_3_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln277 = add i11 %i_19, i11 8" [activation_accelerator.cpp:277]   --->   Operation 54 'add' 'add_ln277' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln277 = store i11 %add_ln277, i11 %i" [activation_accelerator.cpp:277]   --->   Operation 55 'store' 'store_ln277' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:280]   --->   Operation 56 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%y_load = load i8 %y_addr" [activation_accelerator.cpp:280]   --->   Operation 57 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:280]   --->   Operation 58 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%y_1_load = load i8 %y_1_addr" [activation_accelerator.cpp:280]   --->   Operation 59 'load' 'y_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:280]   --->   Operation 60 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%y_2_load = load i8 %y_2_addr" [activation_accelerator.cpp:280]   --->   Operation 61 'load' 'y_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:280]   --->   Operation 62 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%y_3_load = load i8 %y_3_addr" [activation_accelerator.cpp:280]   --->   Operation 63 'load' 'y_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_load_1 = load i8 %x_addr_1" [activation_accelerator.cpp:280]   --->   Operation 64 'load' 'x_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%y_load_1 = load i8 %y_addr_1" [activation_accelerator.cpp:280]   --->   Operation 65 'load' 'y_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_2_load_1 = load i8 %x_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 66 'load' 'x_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%y_1_load_1 = load i8 %y_1_addr_1" [activation_accelerator.cpp:280]   --->   Operation 67 'load' 'y_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_4_load_1 = load i8 %x_4_addr_1" [activation_accelerator.cpp:280]   --->   Operation 68 'load' 'x_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%y_2_load_1 = load i8 %y_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 69 'load' 'y_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_6_load_1 = load i8 %x_6_addr_1" [activation_accelerator.cpp:280]   --->   Operation 70 'load' 'x_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%y_3_load_1 = load i8 %y_3_addr_1" [activation_accelerator.cpp:280]   --->   Operation 71 'load' 'y_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 72 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [4/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 73 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [4/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 74 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [4/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 75 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [4/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 76 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [4/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 77 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [4/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 78 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [4/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 79 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 80 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 80 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 81 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 82 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 83 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 84 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 85 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 86 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 87 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 88 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 88 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 89 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 90 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 91 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 92 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 93 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 94 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 95 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 96 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 96 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i32 %sum_3" [activation_accelerator.cpp:282]   --->   Operation 97 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i32 %sum" [activation_accelerator.cpp:282]   --->   Operation 100 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln282_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_1, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 101 'partselect' 'trunc_ln282_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 102 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln282_2 = bitcast i32 %sum_4" [activation_accelerator.cpp:282]   --->   Operation 103 'bitcast' 'bitcast_ln282_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln282_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_2, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 104 'partselect' 'trunc_ln282_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 105 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln282_3 = bitcast i32 %sum_5" [activation_accelerator.cpp:282]   --->   Operation 106 'bitcast' 'bitcast_ln282_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln282_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_3, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 107 'partselect' 'trunc_ln282_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 108 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln282_4 = bitcast i32 %sum_6" [activation_accelerator.cpp:282]   --->   Operation 109 'bitcast' 'bitcast_ln282_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln282_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_4, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 110 'partselect' 'trunc_ln282_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 111 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln282_5 = bitcast i32 %sum_7" [activation_accelerator.cpp:282]   --->   Operation 112 'bitcast' 'bitcast_ln282_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln282_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_5, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 113 'partselect' 'trunc_ln282_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 114 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln282_6 = bitcast i32 %sum_8" [activation_accelerator.cpp:282]   --->   Operation 115 'bitcast' 'bitcast_ln282_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln282_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_6, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 116 'partselect' 'trunc_ln282_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 117 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln282_7 = bitcast i32 %sum_9" [activation_accelerator.cpp:282]   --->   Operation 118 'bitcast' 'bitcast_ln282_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln282_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_7, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 119 'partselect' 'trunc_ln282_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:278]   --->   Operation 120 'specpipeline' 'specpipeline_ln278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:277]   --->   Operation 121 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i7 %lshr_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 122 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 123 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240" [activation_accelerator.cpp:282]   --->   Operation 124 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 125 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_1, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241" [activation_accelerator.cpp:282]   --->   Operation 126 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 127 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_2, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242" [activation_accelerator.cpp:282]   --->   Operation 128 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 129 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_3, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243" [activation_accelerator.cpp:282]   --->   Operation 130 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 131 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_4, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244" [activation_accelerator.cpp:282]   --->   Operation 132 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 133 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_5, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245" [activation_accelerator.cpp:282]   --->   Operation 134 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 135 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_6, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246" [activation_accelerator.cpp:282]   --->   Operation 136 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 137 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_7, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247" [activation_accelerator.cpp:282]   --->   Operation 138 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc.i21" [activation_accelerator.cpp:277]   --->   Operation 139 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:277) on local variable 'i' [21]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:280) [30]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:280) on array 'x' [31]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:280) on array 'x' [31]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:280) [34]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:280) [34]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:280) [34]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:280) [34]  (6.44 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240', activation_accelerator.cpp:282) [39]  (0 ns)
	'store' operation ('store_ln282', activation_accelerator.cpp:282) of variable 'trunc_ln', activation_accelerator.cpp:282 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' [40]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
