### File Name: C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\Controller_fil.log
### Created: 07-Nov-2022 15:06:00
### Generated by MATLAB 9.3 

### FPGA-in-the-Loop Summary
###    Board: Altera Cyclone V GX Copy
###    DUT frequency: 25MHz

### Saving the current state of filWizard in C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\Controller_fil.mat ...
###    C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\Controller_fil.mat
### 
### To restore filWizard: Use the MAT-file to launch FPGA-in-the-Loop wizard with data 
### from current session: 
###    filWizard('C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\Controller_fil.mat')

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\fpgaproj\Controller_fil.qpf
###    Target Device:
###       Cyclone V 5CGXFC7D6F31C7ES
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       C:\Program Files\MATLAB\R2017b\toolbox\shared\eda\fil\fildemos\fil_pid\Controller.vhd
###       C:\Program Files\MATLAB\R2017b\toolbox\shared\eda\fil\fildemos\fil_pid\D_component.vhd
###       C:\Program Files\MATLAB\R2017b\toolbox\shared\eda\fil\fildemos\fil_pid\I_component.vhd
###    Generated files:
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWClkMgr.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\rgmiiBridge.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwrxmac.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwtxmac.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwpingram.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWMAC.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWDPRAM.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILUDPCRC.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILPktMUX.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILCmdProc.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWAsyncFIFO.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILDataProc.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWPKTBuffer.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWUDPPKTBuilder.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILPktProc.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILCommLayer.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_dpscram.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_udfifo.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_bus2dut.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_chifcore.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_controller.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_dut2bus.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\Controller_wrapper.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\mwfil_chiftop.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\FILCore.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MWMdioAdv.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\MDIOROM.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\Controller_fil.vhd
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\Controller_fil.qsf
###       C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\filsrc\Controller_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    C:\Users\test\Documents\MATLAB\FIL\pid_ethernet\Controller_fil.sof

