gpasm-1.9.6 (Apr 26 2017)    _mullong.asm       2017-4-27  10:00:41          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Thu Apr 27 10:00:41 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_mullong.c"
                      00009         list    p=7122
                      00010         radix dec
                      00011         include "7122.inc"
                      00001                 LIST
                      00002 ;mc32f7122.inc    Standard Header File, Version 1.00 by Sinomcu
Message[301]: Processor-header file mismatch.  Verify selected processor.
                      00643                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __mullong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__mullong_0  udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
0008                  00054 r0x1010 res     1
                      00055 ;--------------------------------------------------------
                      00056 ; initialized data
                      00057 ;--------------------------------------------------------
                      00058 ;--------------------------------------------------------
                      00059 ; overlayable items in internal ram 
                      00060 ;--------------------------------------------------------
                      00061 ;       udata_ovr
                      00062 ;--------------------------------------------------------
                      00063 ; code
                      00064 ;--------------------------------------------------------
                      00065 code__mullong   code
                      00066 ;***
                      00067 ;  pBlock Stats: dbName = C
                      00068 ;***
                      00069 ;entry:  __mullong      ;Function start
                      00070 ; 2 exit points
                      00071 ;has an exit
                      00072 ;24 compiler assigned registers:
                      00073 ;   r0x1000
                      00074 ;   STK00
                      00075 ;   r0x1001
                      00076 ;   STK01
                      00077 ;   r0x1002
                      00078 ;   STK02
                      00079 ;   r0x1003
                      00080 ;   STK03
                      00081 ;   r0x1004
                      00082 ;   STK04
                      00083 ;   r0x1005
                      00084 ;   STK05
                      00085 ;   r0x1006
                      00086 ;   STK06
                      00087 ;   r0x1007
                      00088 ;   r0x1008
                      00089 ;   r0x1009
                      00090 ;   r0x100A
                      00091 ;   r0x100B
                      00092 ;   r0x100C
                      00093 ;   r0x100D
                      00094 ;   r0x100E
                      00095 ;   r0x100F
                      00096 ;   r0x1010
                      00097 ;; Starting pCode block
                      00098 ;;[ICODE] ../libsdcc/_mullong.c:33:  _entry($16) :
                      00099 ;;[ICODE] ../libsdcc/_mullong.c:33:     proc __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0000                  00100 __mullong       ;Function start
                      00101 ; 2 exit points
                      00102 ;;[ICODE] ../libsdcc/_mullong.c:33: iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
                      00103 ;       .line   33; "../libsdcc/_mullong.c"     _mullong (long a, long b)
0000   5600           00104         MOVRA   r0x1000
0001   5800           00105         MOVAR   STK00
0002   5600           00106         MOVRA   r0x1001
0003   5800           00107         MOVAR   STK01
0004   5600           00108         MOVRA   r0x1002
0005   5800           00109         MOVAR   STK02
0006   5600           00110         MOVRA   r0x1003
                      00111 ;;[ICODE] ../libsdcc/_mullong.c:33: iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0007   5800           00112         MOVAR   STK03
0008   5600           00113         MOVRA   r0x1004
0009   5800           00114         MOVAR   STK04
000A   5600           00115         MOVRA   r0x1005
000B   5800           00116         MOVAR   STK05
000C   5600           00117         MOVRA   r0x1006
000D   5800           00118         MOVAR   STK06
000E   5600           00119         MOVRA   r0x1007
                      00120 ;;[ICODE] ../libsdcc/_mullong.c:35:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {long-int literal}
                      00121 ;       .line   35; "../libsdcc/_mullong.c"     long result = 0;
000F   7600           00122         CLRR    r0x1008
0010   7600           00123         CLRR    r0x1009
0011   7600           00124         CLRR    r0x100A
0012   7600           00125         CLRR    r0x100B
                      00126 ;;[ICODE] ../libsdcc/_mullong.c:39:     iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] := 0x8 {unsigned-char literal}
                      00127 ;       .line   39; "../libsdcc/_mullong.c"     for (i = 0; i < 8u; i++) {
0013   3C08           00128         MOVAI   0x08
0014   5600           00129         MOVRA   r0x100C
                      00130 ;;[ICODE] ../libsdcc/_mullong.c:39:  _forcontinue_0($14) :
                      00131 ;;[ICODE] ../libsdcc/_mullong.c:41:     iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} = iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] & 0x1 {long-int literal}
0015                  00132 _00118_DS_
                      00133 ;       .line   41; "../libsdcc/_mullong.c"     if (a & 0x0001u) result += b;
0015   E000           00134         JBSET   r0x1003,0
0016   A000           00135         GOTO    _00109_DS_
                      00136 ;;[ICODE] ../libsdcc/_mullong.c:41:     if iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} == 0 goto _andif_0($5)
                      00137 ;;[ICODE] ../libsdcc/_mullong.c:41:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
0017   5800           00138         MOVAR   r0x1007
0018   7E00           00139         ADDRA   r0x1008
0019   5800           00140         MOVAR   r0x1006
001A   F187           00141         JBCLR   STATUS,0
001B   6000           00142         JZAR    r0x1006
001C   7E00           00143         ADDRA   r0x1009
001D   5800           00144         MOVAR   r0x1005
001E   F187           00145         JBCLR   STATUS,0
001F   6000           00146         JZAR    r0x1005
0020   7E00           00147         ADDRA   r0x100A
0021   5800           00148         MOVAR   r0x1004
0022   F187           00149         JBCLR   STATUS,0
0023   6000           00150         JZAR    r0x1004
0024   7E00           00151         ADDRA   r0x100B
                      00152 ;;[ICODE] ../libsdcc/_mullong.c:42:  _andif_0($5) :
                      00153 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp6 [k12 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0025                  00154 _00109_DS_
                      00155 ;       .line   42; "../libsdcc/_mullong.c"     if (sizeof (a) > 1 && (a & 0x00000100ul)) result += (b << 8u);
0025   5800           00156         MOVAR   r0x1003
0026   5600           00157         MOVRA   r0x100D
0027   5800           00158         MOVAR   r0x1002
0028   5600           00159         MOVRA   r0x100E
0029   5800           00160         MOVAR   r0x1001
002A   5600           00161         MOVRA   r0x100F
002B   5800           00162         MOVAR   r0x1000
002C   5600           00163         MOVRA   r0x1010
                      00164 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp6 [k12 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x100 {const-unsigned-long-int literal}
002D   E000           00165         JBSET   r0x100E,0
002E   A000           00166         GOTO    _00112_DS_
                      00167 ;;[ICODE] ../libsdcc/_mullong.c:42:     if iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _andif_1($8)
                      00168 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp8 [k14 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x8 {const-unsigned-int literal}
002F   5800           00169         MOVAR   r0x1005
0030   5600           00170         MOVRA   r0x1010
0031   5800           00171         MOVAR   r0x1006
0032   5600           00172         MOVRA   r0x100F
                      00173 ;;100   MOVAR   r0x1007
0033   7600           00174         CLRR    r0x100D
                      00175 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp8 [k14 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0034   3C00           00176         MOVAI   0x00
0035   7E00           00177         ADDRA   r0x1008
                      00178 ;;99    MOVAR   r0x100E
0036   5800           00179         MOVAR   r0x1007
0037   5600           00180         MOVRA   r0x100E
0038   F187           00181         JBCLR   STATUS,0
0039   6000           00182         JZAR    r0x100E
003A   7E00           00183         ADDRA   r0x1009
003B   5800           00184         MOVAR   r0x100F
003C   F187           00185         JBCLR   STATUS,0
003D   6000           00186         JZAR    r0x100F
003E   7E00           00187         ADDRA   r0x100A
003F   5800           00188         MOVAR   r0x1010
0040   F187           00189         JBCLR   STATUS,0
0041   6000           00190         JZAR    r0x1010
0042   7E00           00191         ADDRA   r0x100B
                      00192 ;;[ICODE] ../libsdcc/_mullong.c:43:  _andif_1($8) :
                      00193 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp10 [k16 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0043                  00194 _00112_DS_
                      00195 ;       .line   43; "../libsdcc/_mullong.c"     if (sizeof (a) > 2 && (a & 0x00010000ul)) result += (b << 16u);
0043   5800           00196         MOVAR   r0x1003
0044   5600           00197         MOVRA   r0x100D
0045   5800           00198         MOVAR   r0x1002
0046   5600           00199         MOVRA   r0x100E
0047   5800           00200         MOVAR   r0x1001
0048   5600           00201         MOVRA   r0x100F
0049   5800           00202         MOVAR   r0x1000
004A   5600           00203         MOVRA   r0x1010
                      00204 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp11 [k17 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp10 [k16 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x10000 {const-unsigned-long-int literal}
004B   E000           00205         JBSET   r0x100F,0
004C   A000           00206         GOTO    _00115_DS_
                      00207 ;;[ICODE] ../libsdcc/_mullong.c:43:     if iTemp11 [k17 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _andif_2($11)
                      00208 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp12 [k18 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x10 {const-unsigned-int literal}
004D   5800           00209         MOVAR   r0x1006
004E   5600           00210         MOVRA   r0x1010
004F   5800           00211         MOVAR   r0x1007
0050   5600           00212         MOVRA   r0x100F
0051   7600           00213         CLRR    r0x100E
0052   7600           00214         CLRR    r0x100D
                      00215 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp12 [k18 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0053   3C00           00216         MOVAI   0x00
0054   7E00           00217         ADDRA   r0x1008
0055   3C00           00218         MOVAI   0x00
0056   F187           00219         JBCLR   STATUS,0
0057   6000           00220         JZAR    r0x100E
0058   7E00           00221         ADDRA   r0x1009
0059   5800           00222         MOVAR   r0x100F
005A   F187           00223         JBCLR   STATUS,0
005B   6000           00224         JZAR    r0x100F
005C   7E00           00225         ADDRA   r0x100A
005D   5800           00226         MOVAR   r0x1010
005E   F187           00227         JBCLR   STATUS,0
005F   6000           00228         JZAR    r0x1010
0060   7E00           00229         ADDRA   r0x100B
                      00230 ;;[ICODE] ../libsdcc/_mullong.c:44:  _andif_2($11) :
                      00231 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp14 [k20 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0061                  00232 _00115_DS_
                      00233 ;       .line   44; "../libsdcc/_mullong.c"     if (sizeof (a) > 3 && (a & 0x01000000ul)) result += (b << 24u);
0061   5800           00234         MOVAR   r0x1003
0062   5600           00235         MOVRA   r0x100D
0063   5800           00236         MOVAR   r0x1002
0064   5600           00237         MOVRA   r0x100E
0065   5800           00238         MOVAR   r0x1001
0066   5600           00239         MOVRA   r0x100F
0067   5800           00240         MOVAR   r0x1000
0068   5600           00241         MOVRA   r0x1010
                      00242 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp15 [k21 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp14 [k20 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x1000000 {const-unsigned-long-int literal}
0069   E000           00243         JBSET   r0x1010,0
006A   A000           00244         GOTO    _00114_DS_
                      00245 ;;[ICODE] ../libsdcc/_mullong.c:44:     if iTemp15 [k21 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _iffalse_3($10)
                      00246 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp16 [k22 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x18 {const-unsigned-int literal}
006B   5800           00247         MOVAR   r0x1007
006C   5600           00248         MOVRA   r0x1010
006D   7600           00249         CLRR    r0x100F
006E   7600           00250         CLRR    r0x100E
006F   7600           00251         CLRR    r0x100D
                      00252 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp16 [k22 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0070   3C00           00253         MOVAI   0x00
0071   7E00           00254         ADDRA   r0x1008
0072   3C00           00255         MOVAI   0x00
0073   F187           00256         JBCLR   STATUS,0
0074   6000           00257         JZAR    r0x100E
0075   7E00           00258         ADDRA   r0x1009
0076   5800           00259         MOVAR   r0x100F
0077   F187           00260         JBCLR   STATUS,0
0078   6000           00261         JZAR    r0x100F
0079   7E00           00262         ADDRA   r0x100A
007A   5800           00263         MOVAR   r0x1010
007B   F187           00264         JBCLR   STATUS,0
007C   6000           00265         JZAR    r0x1010
007D   7E00           00266         ADDRA   r0x100B
                      00267 ;;[ICODE] ../libsdcc/_mullong.c:44:  _iffalse_3($10) :
                      00268 ;;[ICODE] ../libsdcc/_mullong.c:45:     iTemp18 [k24 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int fixed)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
007E                  00269 _00114_DS_
                      00270 ;       .line   45; "../libsdcc/_mullong.c"     a = ((unsigned long)a) >> 1u;
007E   5800           00271         MOVAR   r0x1003
007F   5600           00272         MOVRA   r0x100D
0080   5800           00273         MOVAR   r0x1002
0081   5600           00274         MOVRA   r0x100E
0082   5800           00275         MOVAR   r0x1001
0083   5600           00276         MOVRA   r0x100F
0084   5800           00277         MOVAR   r0x1000
0085   5600           00278         MOVRA   r0x1010
                      00279 ;;[ICODE] ../libsdcc/_mullong.c:45:     iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp18 [k24 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] >> 0x1 {const-unsigned-int literal}
                      00280 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=0, offr=0
0086   D187           00281         BCLR    STATUS,0
0087   4C00           00282         RRAR    r0x1010
0088   5600           00283         MOVRA   r0x1000
0089   4C00           00284         RRAR    r0x100F
008A   5600           00285         MOVRA   r0x1001
008B   4C00           00286         RRAR    r0x100E
008C   5600           00287         MOVRA   r0x1002
008D   4C00           00288         RRAR    r0x100D
008E   5600           00289         MOVRA   r0x1003
                      00290 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-int literal}
                      00291 ;       .line   46; "../libsdcc/_mullong.c"     b <<= 1u;
008F   D187           00292         BCLR    STATUS,0
0090   5200           00293         RLR     r0x1007
0091   5200           00294         RLR     r0x1006
0092   5200           00295         RLR     r0x1005
0093   5200           00296         RLR     r0x1004
                      00297 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp21 [k27 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x100D ] = (char register)iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ]
0094   5800           00298         MOVAR   r0x100C
0095   5600           00299         MOVRA   r0x100D
                      00300 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] = iTemp21 [k27 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x100D ] - 0x1 {const-char literal}
0096   6C00           00301         DECAR   r0x100D
0097   5600           00302         MOVRA   r0x100C
                      00303 ;;[ICODE] ../libsdcc/_mullong.c:39:     if iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] != 0 goto _forcontinue_0($14)
                      00304 ;       .line   39; "../libsdcc/_mullong.c"     for (i = 0; i < 8u; i++) {
0098   3C00           00305         MOVAI   0x00
0099   5C00           00306         ORAR    r0x100C
009A   E587           00307         JBSET   STATUS,2
009B   A000           00308         GOTO    _00118_DS_
                      00309 ;;[ICODE] ../libsdcc/_mullong.c:49:     ret iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
                      00310 ;       .line   49; "../libsdcc/_mullong.c"     return result;
009C   5800           00311         MOVAR   r0x1008
009D   5600           00312         MOVRA   STK02
009E   5800           00313         MOVAR   r0x1009
009F   5600           00314         MOVRA   STK01
00A0   5800           00315         MOVAR   r0x100A
00A1   5600           00316         MOVRA   STK00
00A2   5800           00317         MOVAR   r0x100B
                      00318 ;;[ICODE] ../libsdcc/_mullong.c:49:  _return($15) :
                      00319 ;;[ICODE] ../libsdcc/_mullong.c:49:     eproc __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
00A3   000C           00320         RETURN  
                      00321 ; exit point of __mullong
                      00322 
                      00323 
                      00324 ;       code size estimation:
                      00325 ;         164+    0 =   164 instructions (  328 byte)
                      00326 
                      00327         end
gpasm-1.9.6 (Apr 26 2017)    _mullong.asm       2017-4-27  10:00:41          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B8
ADCR1                             000001B9
ADIOS0                            000001BC
ADIOS1                            000001BD
ADRH                              000001BA
ADRL                              000001BB
CP0CLR                            000001CC
CP1CLR                            000001CD
CP2CLR                            000001CE
CP3CLR                            000001CF
CPCR                              000001C8
CPSR                              000001C9
CPVR0                             000001CA
CPVR1                             000001CB
EEAR                              000001B6
EECR                              000001B4
EEDR                              000001B7
EEMASK                            000001B5
FSR                               00000184
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
IICAR                             000001B1
IICCR                             000001B0
IICDR                             000001B2
INDF                              00000180
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTE1                             0000018D
INTF                              0000018B
INTF1                             0000018E
IOP0                              00000190
IOP1                              00000194
IOP2                              00000198
LCDCR                             0000018F
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OEP2                              00000199
OPACLR                            000001C5
OPACR                             000001C4
OSADJCR                           000001BE
OSCM                              0000018C
PCL                               00000186
PDP0                              00000193
PDP1                              00000197
PDP2                              0000019B
PFLAG                             00000187
PPGCR                             000001C0
PPGLOAD                           000001C1
PPGTDB                            000001C3
PPGTDL                            000001C2
PUP0                              00000192
PUP1                              00000196
PUP2                              0000019A
STATUS                            00000187
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0EFR                             000001A4
T0LOAD                            000001A2
T1CNT                             000001A6
T1CR                              000001A5
T1LOAD                            000001A7
T2CNT                             000001A9
T2CR                              000001A8
T2EFR                             000001AC
T2LOAD                            000001AA
T3CNT                             000001AE
T3CR                              000001AD
T3LOAD                            000001AF
_00109_DS_                        00000025
_00112_DS_                        00000043
_00114_DS_                        0000007E
_00115_DS_                        00000061
_00118_DS_                        00000015
_CONFIG0                          00008000
_CONFIG1                          00008001
__7122                            00000001
__mullong                         00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F
r0x1010                           00000010
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR1,4
ADCKS1                            ADCR1,5
ADEN                              ADCR0,0
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADRSEL                            ADCR1,7
ADSPS0                            ADCR1,0
ADSPS1                            ADCR1,1
ADVRS                             ADCR0,2
BUZ0OE                            T0CR,5
C                                 PFLAG,0
CLKS                              OSCM,2
CP0CLR0                           CP0CLR,0
CP0CLR1                           CP0CLR,1
CP0CLR2                           CP0CLR,2
CP0CLR3                           CP0CLR,3
CP0CLR4                           CP0CLR,4
CP0CLR5                           CP0CLR,5
CP0CLRS                           CP0CLR,6
CP0EN                             CPCR,0
CP0MOD                            CP0CLR,7
CP0OP                             CPSR,0
CP1CLR0                           CP1CLR,0
CP1CLR1                           CP1CLR,1
CP1CLR2                           CP1CLR,2
CP1CLR3                           CP1CLR,3
CP1CLR4                           CP1CLR,4
CP1CLR5                           CP1CLR,5
CP1CLRS                           CP1CLR,6
CP1EN                             CPCR,1
CP1IE                             INTE1,5
CP1IF                             INTF1,5
CP1MOD                            CP1CLR,7
CP1NS                             CPCR,4
CP1OP                             CPSR,1
CP1VS0                            CPVR0,0
CP1VS1                            CPVR0,1
CP1VS2                            CPVR0,2
CP1VS3                            CPVR0,3
CP2CLR0                           CP2CLR,0
CP2CLR1                           CP2CLR,1
CP2CLR2                           CP2CLR,2
CP2CLR3                           CP2CLR,3
CP2CLR4                           CP2CLR,4
CP2CLR5                           CP2CLR,5
CP2CLRS                           CP2CLR,6
CP2EN                             CPCR,2
CP2IE                             INTE1,6
CP2IF                             INTF1,6
CP2MOD                            CP2CLR,7
CP2OP                             CPSR,2
CP2VS0                            CPVR0,4
CP2VS2                            CPVR0,6
CP2VS3                            CPVR0,7
CP3CLR0                           CP3CLR,0
CP3CLR1                           CP3CLR,1
CP3CLR2                           CP3CLR,2
CP3CLR3                           CP3CLR,3
CP3CLR4                           CP3CLR,4
CP3CLR5                           CP3CLR,5
CP3CLRS                           CP3CLR,6
CP3EN                             CPCR,3
CP3IE                             INTE1,7
CP3IF                             INTF1,7
CP3MOD                            CP3CLR,7
CP3NS0                            CPCR,5
CP3NS1                            CPCR,6
CP3OP                             CPSR,3
CP3VS0                            CPVR1,0
CP3VS1                            CPVR1,1
CP3VS2                            CPVR1,2
CP3VS3                            CPVR1,3
CP3VS4                            CPVR1,4
DC                                PFLAG,1
EERW                              EECR,6
EETRIG                            EECR,7
GIE                               MCR,7
HFEN                              OSCM,0
IICAAS                            IICCR,6
IICAD0                            IICAR,1
IICAD1                            IICAR,2
IICAD2                            IICAR,3
IICAD3                            IICAR,4
IICAD4                            IICAR,5
IICAD5                            IICAR,6
IICAD6                            IICAR,7
IICBUSY                           IICCR,5
IICEN                             IICCR,1
IICEOF                            IICCR,7
IICIE                             INTE,5
IICIF                             INTF,5
IICMOD                            IICCR,4
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
LFEN                              OSCM,1
LVDEN                             LCDCR,7
LVDF                              LCDCR,0
LVDIE                             INTE,4
LVDIF                             INTF,4
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
MSTCMD                            IICCR,2
OPACLRS                           OPACLR,6
OPADLR0                           OPACLR,0
OPADLR1                           OPACLR,1
OPADLR2                           OPACLR,2
OPADLR3                           OPACLR,3
OPADLR4                           OPACLR,4
OPADLR5                           OPACLR,5
OPAEN                             OPACR,7
OPAMOD                            OPACLR,7
OPAOP                             OPACR,6
OPAOS0                            OPACR,2
OPAOS1                            OPACR,3
OPAPS0                            OPACR,0
OPAPS1                            OPACR,1
OSADJEN                           OSADJCR,7
OSADJTR0                          OSADJCR,0
OSADJTR1                          OSADJCR,1
OSADJTR2                          OSADJCR,2
OSADJTR3                          OSADJCR,3
OSADJTR4                          OSADJCR,4
OSADJTR5                          OSADJCR,5
P00ADS                            ADIOS0,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PD                             PDP0,0
P00PU                             PUP0,0
P01ADS                            ADIOS0,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PD                             PDP0,1
P01PU                             PUP0,1
P02ADS                            ADIOS0,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PD                             PDP0,2
P02PU                             PUP0,2
P03ADS                            ADIOS0,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PD                             PDP0,3
P03PU                             PUP0,3
P04ADS                            ADIOS0,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PD                             PDP0,4
P04PU                             PUP0,4
P05ADS                            ADIOS0,5
P05D                              IOP0,5
P05OE                             OEP0,5
P05PD                             PDP0,5
P05PU                             PUP0,5
P06ADS                            ADIOS0,6
P06D                              IOP0,6
P06OE                             OEP0,6
P06PD                             PDP0,6
P06PU                             PUP0,6
P07ADS                            ADIOS0,7
P07D                              IOP0,7
P07OE                             OEP0,7
P07PD                             PDP0,7
P07PU                             PUP0,7
P10ADS                            ADIOS1,0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PD                             PDP1,0
P10PU                             PUP1,0
P11ADS                            ADIOS1,1
P11D                              IOP1,1
P11OE                             OEP1,1
P11PD                             PDP1,1
P11PU                             PUP1,1
P12ADS                            ADIOS1,2
P12D                              IOP1,2
P12OE                             OEP1,2
P12PD                             PDP1,2
P12PU                             PUP1,2
P13ADS                            ADIOS1,3
P13D                              IOP1,3
P13OE                             OEP1,3
P13PD                             PDP1,3
P13PU                             PUP1,3
P14ADS                            ADIOS1,4
P14D                              IOP1,4
P14OE                             OEP1,4
P14PD                             PDP1,4
P14PU                             PUP1,4
P15ADS                            ADIOS1,5
P15D                              IOP1,5
P15OE                             OEP1,5
P15PD                             PDP1,5
P15PU                             PUP1,5
P16ADS                            ADIOS1,6
P16D                              IOP1,6
P16OE                             OEP1,6
P16PD                             PDP1,6
P16PU                             PUP1,6
P17ADS                            ADIOS1,7
P17D                              IOP1,7
P17OE                             OEP1,7
P17PD                             PDP1,7
P17PU                             PUP1,7
P20D                              IOP2,0
P20OE                             OEP2,0
P20PD                             PDP2,0
P20PU                             PUP2,0
P21D                              IOP2,1
P21OE                             OEP2,1
P21PD                             PDP2,1
P21PU                             PUP2,1
PD                                MCR,4
PGLOAD0                           PPGLOAD,0
PGLOAD1                           PPGLOAD,1
PGLOAD2                           PPGLOAD,2
PGLOAD3                           PPGLOAD,3
PGLOAD4                           PPGLOAD,4
PGLOAD5                           PPGLOAD,5
PGLOAD6                           PPGLOAD,6
PGLOAD7                           PPGLOAD,7
PGLOAD8                           PPGTDL,6
PGLOAD9                           PPGTDL,7
POLEV                             PPGCR,6
PPGEN                             PPGCR,7
PPGPRS0                           PPGCR,0
PPGPRS1                           PPGCR,1
PPGSTR                            PPGCR,2
PPGTDB0                           PPGTDB,0
PPGTDB1                           PPGTDB,1
PPGTDB2                           PPGTDB,2
PPGTDB3                           PPGTDB,3
PPGTDB4                           PPGTDB,4
PPGTDB5                           PPGTDB,5
PPGTDL0                           PPGTDL,0
PPGTDL1                           PPGTDL,1
PPGTDL2                           PPGTDL,2
PPGTDL3                           PPGTDL,3
PPGTDL4                           PPGTDL,4
PPGTDL5                           PPGTDL,5
PPGTEG                            PPGTDB,6
PPGTIE                            INTE,7
PPGTIF                            INTF,7
PPGTIS                            PPGTDB,7
PSTPEN                            PPGCR,4
PSTREN                            PPGCR,5
PWM0OE                            T0CR,6
PWMOD0                            T0EFR,0
PWMOD1                            T0EFR,1
PWMOD2                            T0EFR,2
RACK                              IICCR,0
SACK                              IICCR,3
STBH                              OSCM,4
STBL                              OSCM,5
T0CKS0                            T0CR,3
T0CKS1                            T0CR,4
T0EN                              T0CR,7
T0IE                              INTE,0
T0IF                              INTF,0
T0PRS0                            T0CR,0
T0PRS1                            T0CR,1
T0PRS2                            T0CR,2
T1CKS0                            T1CR,3
T1CKS1                            T1CR,4
T1CNT0                            T1CNT,0
T1CNT1                            T1CNT,1
T1CNT2                            T1CNT,2
T1CNT3                            T1CNT,3
T1CNT4                            T1CNT,4
T1CNT5                            T1CNT,5
T1CNT6                            T1CNT,6
T1CNT7                            T1CNT,7
T1EN                              T1CR,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PRS0                            T1CR,0
T1PRS1                            T1CR,1
T1PRS2                            T1CR,2
T2CKS0                            T2CR,3
T2CKS1                            T2CR,4
T2CNT0                            T2CNT,0
T2CNT1                            T2CNT,1
T2CNT2                            T2CNT,2
T2CNT3                            T2CNT,3
T2CNT4                            T2CNT,4
T2CNT5                            T2CNT,5
T2CNT6                            T2CNT,6
T2CNT7                            T2CNT,7
T2EN                              T2CR,7
T2IE                              INTE1,0
T2IF                              INTF1,0
T2LOAD0                           T2LOAD,0
T2LOAD1                           T2LOAD,1
T2LOAD2                           T2LOAD,2
T2LOAD3                           T2LOAD,3
T2LOAD4                           T2LOAD,4
T2LOAD5                           T2LOAD,5
T2LOAD6                           T2LOAD,6
T2LOAD7                           T2LOAD,7
T2MOD                             T2CR,6
T2PIS                             T2EFR,1
T2PLS                             T2EFR,0
T2PRS0                            T2CR,0
T2PRS1                            T2CR,1
T2PRS2                            T2CR,2
T3CKS0                            T3CR,3
T3CKS1                            T3CR,4
T3CNT0                            T3CNT,0
T3CNT1                            T3CNT,1
T3CNT2                            T3CNT,2
T3CNT3                            T3CNT,3
T3CNT4                            T3CNT,4
T3CNT5                            T3CNT,5
T3CNT6                            T3CNT,6
T3CNT7                            T3CNT,7
T3EN                              T3CR,7
T3IE                              INTE1,1
T3IF                              INTF1,1
T3LOAD0                           T3LOAD,0
T3LOAD1                           T3LOAD,1
T3LOAD2                           T3LOAD,2
T3LOAD3                           T3LOAD,3
T3LOAD4                           T3LOAD,4
T3LOAD5                           T3LOAD,5
T3LOAD6                           T3LOAD,6
T3LOAD7                           T3LOAD,7
T3MOD                             T3CR,6
T3PRS0                            T3CR,0
T3PRS1                            T3CR,1
T3PRS2                            T3CR,2
TO                                MCR,5
TRIGSYN                           PPGCR,3
VLVDS                             LCDCR,4
VP2VS1                            CPVR0,5
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     1 reported,     0 suppressed

