Simulator report for CPU5A
Wed Oct 09 16:05:24 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ALTSYNCRAM
  6. |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 1200 nodes   ;
; Simulation Coverage         ;       8.18 % ;
; Total Number of Transitions ; 1004         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C40Q240C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; CPU5A.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------------------------------------------------------------+
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       8.18 % ;
; Total nodes checked                                 ; 1200         ;
; Total output ports checked                          ; 1418         ;
; Total output ports with complete 1/0-value coverage ; 116          ;
; Total output ports with no 1/0-value coverage       ; 1244         ;
; Total output ports with no 1-value coverage         ; 1298         ;
; Total output ports with no 0-value coverage         ; 1248         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~8  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[0]~8  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~5  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~6  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~7  ; combout          ;
; |CPU5A|BUS[6]~5                                                                        ; |CPU5A|BUS[6]~5                                                                        ; combout          ;
; |CPU5A|BUS[6]~6                                                                        ; |CPU5A|BUS[6]~6                                                                        ; combout          ;
; |CPU5A|BUS[6]~7                                                                        ; |CPU5A|BUS[6]~7                                                                        ; combout          ;
; |CPU5A|BUS[6]~8                                                                        ; |CPU5A|BUS[6]~8                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[2]~3  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[2]~3  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~11 ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~11 ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~8   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[0]~8   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~5   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~6   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~7   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~7   ; combout          ;
; |CPU5A|BUS[4]~10                                                                       ; |CPU5A|BUS[4]~10                                                                       ; combout          ;
; |CPU5A|BUS[4]~11                                                                       ; |CPU5A|BUS[4]~11                                                                       ; combout          ;
; |CPU5A|BUS[4]~12                                                                       ; |CPU5A|BUS[4]~12                                                                       ; combout          ;
; |CPU5A|BUS[4]~13                                                                       ; |CPU5A|BUS[4]~13                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~3   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[2]~3   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~10  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3         ; combout          ;
; |CPU5A|BUS[1]~19                                                                       ; |CPU5A|BUS[1]~19                                                                       ; combout          ;
; |CPU5A|BUS[1]~21                                                                       ; |CPU5A|BUS[1]~21                                                                       ; combout          ;
; |CPU5A|BUS[1]~24                                                                       ; |CPU5A|BUS[1]~24                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~3   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[2]~3   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~8   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[0]~8   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~6   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~7   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~10  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~11  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~11  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~12  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~12  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~4         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~5         ; combout          ;
; |CPU5A|BUS[2]~25                                                                       ; |CPU5A|BUS[2]~25                                                                       ; combout          ;
; |CPU5A|BUS[2]~27                                                                       ; |CPU5A|BUS[2]~27                                                                       ; combout          ;
; |CPU5A|BUS[2]~30                                                                       ; |CPU5A|BUS[2]~30                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[2]~3   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[2]~3   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~8   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[0]~8   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~6   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~7   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~10  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~11  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~11  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~12  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~12  ; combout          ;
; |CPU5A|BUS[0]~32                                                                       ; |CPU5A|BUS[0]~32                                                                       ; combout          ;
; |CPU5A|BUS[0]~33                                                                       ; |CPU5A|BUS[0]~33                                                                       ; combout          ;
; |CPU5A|BUS[0]~34                                                                       ; |CPU5A|BUS[0]~34                                                                       ; combout          ;
; |CPU5A|BUS[0]~35                                                                       ; |CPU5A|BUS[0]~35                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~3    ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[2]~3    ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~8    ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[0]~8    ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6    ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6    ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7    ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~7    ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~11   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~11   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~12   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~12   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8         ; combout          ;
; |CPU5A|BUS[7]~37                                                                       ; |CPU5A|BUS[7]~37                                                                       ; combout          ;
; |CPU5A|BUS[7]~38                                                                       ; |CPU5A|BUS[7]~38                                                                       ; combout          ;
; |CPU5A|BUS[7]~39                                                                       ; |CPU5A|BUS[7]~39                                                                       ; combout          ;
; |CPU5A|BUS[7]~40                                                                       ; |CPU5A|BUS[7]~40                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~3  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[2]~3  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~3  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~9  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11 ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~11 ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~12 ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~12 ; combout          ;
; |CPU5A|BUS[5]~42                                                                       ; |CPU5A|BUS[5]~42                                                                       ; combout          ;
; |CPU5A|BUS[5]~43                                                                       ; |CPU5A|BUS[5]~43                                                                       ; combout          ;
; |CPU5A|BUS[5]~44                                                                       ; |CPU5A|BUS[5]~44                                                                       ; combout          ;
; |CPU5A|BUS[5]~45                                                                       ; |CPU5A|BUS[5]~45                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[2]~3   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[2]~3   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~8   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[0]~8   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~6   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7   ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~7   ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~10  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~11  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~12  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~12  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~9         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~10        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11        ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~clear_lut                                         ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~clear_lut                                         ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~clear_lut                                         ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~clear_lut                                         ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~clear_lut                                         ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~clear_lut                                         ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~clear_lut                                         ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~clear_lut                                         ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~clear_lut                                         ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~clear_lut                                         ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~12 ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~12 ; combout          ;
; |CPU5A|BUS[1]~46                                                                       ; |CPU5A|BUS[1]~46                                                                       ; combout          ;
; |CPU5A|BUS[2]~47                                                                       ; |CPU5A|BUS[2]~47                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~12  ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~12  ; combout          ;
; |CPU5A|P10_1~output                                                                    ; |CPU5A|P10_1~output                                                                    ; o                ;
; |CPU5A|P10_1                                                                           ; |CPU5A|P10_1                                                                           ; padout           ;
; |CPU5A|IN[6]~input                                                                     ; |CPU5A|IN[6]~input                                                                     ; o                ;
; |CPU5A|IN[6]                                                                           ; |CPU5A|IN[6]                                                                           ; padout           ;
; |CPU5A|IN[4]~input                                                                     ; |CPU5A|IN[4]~input                                                                     ; o                ;
; |CPU5A|IN[4]                                                                           ; |CPU5A|IN[4]                                                                           ; padout           ;
; |CPU5A|IN[1]~input                                                                     ; |CPU5A|IN[1]~input                                                                     ; o                ;
; |CPU5A|IN[1]                                                                           ; |CPU5A|IN[1]                                                                           ; padout           ;
; |CPU5A|IN[2]~input                                                                     ; |CPU5A|IN[2]~input                                                                     ; o                ;
; |CPU5A|IN[2]                                                                           ; |CPU5A|IN[2]                                                                           ; padout           ;
; |CPU5A|IN[0]~input                                                                     ; |CPU5A|IN[0]~input                                                                     ; o                ;
; |CPU5A|IN[0]                                                                           ; |CPU5A|IN[0]                                                                           ; padout           ;
; |CPU5A|IN[7]~input                                                                     ; |CPU5A|IN[7]~input                                                                     ; o                ;
; |CPU5A|IN[7]                                                                           ; |CPU5A|IN[7]                                                                           ; padout           ;
; |CPU5A|IN[5]~input                                                                     ; |CPU5A|IN[5]~input                                                                     ; o                ;
; |CPU5A|IN[5]                                                                           ; |CPU5A|IN[5]                                                                           ; padout           ;
; |CPU5A|RST~input                                                                       ; |CPU5A|RST~input                                                                       ; o                ;
; |CPU5A|RST                                                                             ; |CPU5A|RST                                                                             ; padout           ;
; |CPU5A|STEP~input                                                                      ; |CPU5A|STEP~input                                                                      ; o                ;
; |CPU5A|STEP                                                                            ; |CPU5A|STEP                                                                            ; padout           ;
; |CPU5A|SWB~input                                                                       ; |CPU5A|SWB~input                                                                       ; o                ;
; |CPU5A|SWB                                                                             ; |CPU5A|SWB                                                                             ; padout           ;
; |CPU5A|SWA~input                                                                       ; |CPU5A|SWA~input                                                                       ; o                ;
; |CPU5A|SWA                                                                             ; |CPU5A|SWA                                                                             ; padout           ;
; |CPU5A|RST~inputclkctrl                                                                ; |CPU5A|RST~inputclkctrl                                                                ; outclk           ;
; |CPU5A|STEP~inputclkctrl                                                               ; |CPU5A|STEP~inputclkctrl                                                               ; outclk           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                   ; Output Port Name                                                                                                                                                                                           ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~13                                                                                                                                                                  ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1                ; portadataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a3                ; portadataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a4                ; portadataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a6                ; portadataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a9                ; portadataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a10               ; portadataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a11               ; portadataout6    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a12               ; portadataout7    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a14               ; portadataout8    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a15               ; portadataout9    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a16               ; portadataout10   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a17               ; portadataout11   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a18               ; portadataout12   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a19               ; portadataout13   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a20               ; portadataout14   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a21               ; portadataout15   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a22               ; portadataout16   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a23               ; portadataout17   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1~PORTBDATAOUT0  ; portbdataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a3~PORTBDATAOUT0  ; portbdataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a4~PORTBDATAOUT0  ; portbdataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a6~PORTBDATAOUT0  ; portbdataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a9~PORTBDATAOUT0  ; portbdataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a10~PORTBDATAOUT0 ; portbdataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a11~PORTBDATAOUT0 ; portbdataout6    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a12~PORTBDATAOUT0 ; portbdataout7    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a14~PORTBDATAOUT0 ; portbdataout8    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a15~PORTBDATAOUT0 ; portbdataout9    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a16~PORTBDATAOUT0 ; portbdataout10   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a17~PORTBDATAOUT0 ; portbdataout11   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a18~PORTBDATAOUT0 ; portbdataout12   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a19~PORTBDATAOUT0 ; portbdataout13   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a20~PORTBDATAOUT0 ; portbdataout14   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a21~PORTBDATAOUT0 ; portbdataout15   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a22~PORTBDATAOUT0 ; portbdataout16   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a23~PORTBDATAOUT0 ; portbdataout17   ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0                ; portadataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a2                ; portadataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a5                ; portadataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a7                ; portadataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a8                ; portadataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a13               ; portadataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0~PORTBDATAOUT0  ; portbdataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a2~PORTBDATAOUT0  ; portbdataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a5~PORTBDATAOUT0  ; portbdataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a7~PORTBDATAOUT0  ; portbdataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a8~PORTBDATAOUT0  ; portbdataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a13~PORTBDATAOUT0 ; portbdataout5    ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                          ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[0]                                                                                       ; portadataout0    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[1]                                                                                       ; portadataout1    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[2]                                                                                       ; portadataout2    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[3]                                                                                       ; portadataout3    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[4]                                                                                       ; portadataout4    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[5]                                                                                       ; portadataout5    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[6]                                                                                       ; portadataout6    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[7]                                                                                       ; portadataout7    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[0]                                                                                       ; portbdataout0    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[1]                                                                                       ; portbdataout1    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[2]                                                                                       ; portbdataout2    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[3]                                                                                       ; portbdataout3    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[4]                                                                                       ; portbdataout4    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[5]                                                                                       ; portbdataout5    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[6]                                                                                       ; portbdataout6    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[7]                                                                                       ; portbdataout7    ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                          ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~15                                                                                                                                                                  ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                  ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita4                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita4                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                     ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                            ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita2                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~19                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~21                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~23                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~25                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~27                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                               ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~25                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~27                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~29                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~31                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~33                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~35                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~37                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                                         ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~16                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~28                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~30                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~26                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~28                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~30                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~32                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~13                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~15                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~17                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                                              ; combout          ;
; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|pll1                                                                                                                 ; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                    ; clk0             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[4]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[4]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[3]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[3]                                                                                                               ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~193                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~193                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~194                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~194                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~195                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~195                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~196                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~196                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~197                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~197                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~198                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~198                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~199                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~199                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~200                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~200                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~201                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~201                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~202                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~202                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~203                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~203                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~204                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~204                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~205                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~205                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~206                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~206                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~207                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~207                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~208                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~208                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~209                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~209                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~210                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~210                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~211                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~211                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~212                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~212                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~213                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~213                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~104                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~104                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~214                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~214                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~215                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~215                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~216                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~216                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~217                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~217                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~218                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~218                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~219                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~219                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~220                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~220                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~221                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~221                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[1]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[1]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[0]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[0]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[2]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[2]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~368                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~9                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~9                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~8                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~0                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~0                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[6]~4                                                                                                                                                                             ; |CPU5A|BUS[6]~4                                                                                                                                                                                            ; combout          ;
; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~1                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~1                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                                     ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[1]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[1]                                                                                                               ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~102                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~102                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~369                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|BUS[4]~9                                                                                                                                                                             ; |CPU5A|BUS[4]~9                                                                                                                                                                                            ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[2]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[2]                                                                                                               ; q                ;
; |CPU5A|BUS[3]~14                                                                                                                                                                            ; |CPU5A|BUS[3]~14                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~15                                                                                                                                                                            ; |CPU5A|BUS[3]~15                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~16                                                                                                                                                                            ; |CPU5A|BUS[3]~16                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~17                                                                                                                                                                            ; |CPU5A|BUS[3]~17                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~101                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~101                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~19                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[3]~18                                                                                                                                                                            ; |CPU5A|BUS[3]~18                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[3]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                                      ; combout          ;
; |CPU5A|BUS[1]~20                                                                                                                                                                            ; |CPU5A|BUS[1]~20                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~99                                                                                                                                                     ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~99                                                                                                                                                                    ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~18                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[1]~22                                                                                                                                                                            ; |CPU5A|BUS[1]~22                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[1]~23                                                                                                                                                                            ; |CPU5A|BUS[1]~23                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~371                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[3]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[0]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[0]                                                                                                               ; q                ;
; |CPU5A|BUS[2]~26                                                                                                                                                                            ; |CPU5A|BUS[2]~26                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~100                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~100                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~18                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[2]~28                                                                                                                                                                            ; |CPU5A|BUS[2]~28                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[2]~29                                                                                                                                                                            ; |CPU5A|BUS[2]~29                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~372                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[3]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|BUS[0]~31                                                                                                                                                                            ; |CPU5A|BUS[0]~31                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~98                                                                                                                                                     ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~98                                                                                                                                                                    ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~19                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~20                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~20                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~21                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~21                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~22                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~22                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~23                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~23                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~24                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~24                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~25                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~25                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~26                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~26                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~373                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~9                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~9                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~10                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~10                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                                        ; combout          ;
; |CPU5A|BUS[7]~36                                                                                                                                                                            ; |CPU5A|BUS[7]~36                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~222                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~222                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~223                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~223                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~224                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~224                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~105                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~105                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~225                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~225                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[3]~1                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1219w[3]~1                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                                     ; combout          ;
; |CPU5A|BUS[5]~41                                                                                                                                                                            ; |CPU5A|BUS[5]~41                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~103                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~103                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~374                                                                                                                                        ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst3                                                                                                                                                        ; |CPU5A|uPC:inst2|uA_reg:inst18|inst3                                                                                                                                                                       ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[3]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                       ; combout          ;
; |CPU5A|step3:inst43|inst                                                                                                                                                                    ; |CPU5A|step3:inst43|inst                                                                                                                                                                                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; q                ;
; |CPU5A|step3:inst43|inst1                                                                                                                                                                   ; |CPU5A|step3:inst43|inst1                                                                                                                                                                                  ; q                ;
; |CPU5A|ALU_MD:inst6|inst33~0                                                                                                                                                                ; |CPU5A|ALU_MD:inst6|inst33~0                                                                                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|inst32                                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|inst32                                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst34~0                                                                                                                                                               ; |CPU5A|REGS_MD:inst7|inst34~0                                                                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|inst32~0                                                                                                                                                                ; |CPU5A|ALU_MD:inst6|inst32~0                                                                                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst31                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst31                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|decoder_A:inst4|74138:inst|19~0                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_A:inst4|74138:inst|19~0                                                                                                                                                           ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                                 ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst28                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst28                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~head_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~head_lut                                                                                                                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~head_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~head_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~head_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~head_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~head_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~head_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~head_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~head_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                            ; q                ;
; |CPU5A|step3:inst43|inst2                                                                                                                                                                   ; |CPU5A|step3:inst43|inst2                                                                                                                                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~19      ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~19                     ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                             ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~49                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~49                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                     ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15                ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15                               ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                       ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                               ; combout          ;
; |CPU5A|step3:inst43|inst3                                                                                                                                                                   ; |CPU5A|step3:inst43|inst3                                                                                                                                                                                  ; q                ;
; |CPU5A|step3:inst43|inst6~0                                                                                                                                                                 ; |CPU5A|step3:inst43|inst6~0                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|135                                                                                                                                                              ; |CPU5A|dsplay:inst3|dsp:48|135                                                                                                                                                                             ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                                  ; combout          ;
; |CPU5A|REGS_MD:inst7|inst17                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst17                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~4                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~4                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~data_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~data_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst~0                                                                                                                                                         ; |CPU5A|uPC:inst2|uI_C:inst12|inst~0                                                                                                                                                                        ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst~1                                                                                                                                                         ; |CPU5A|uPC:inst2|uI_C:inst12|inst~1                                                                                                                                                                        ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~1                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~3                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~3                                                                                                                                                                      ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~15                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst                                                                                                                                                           ; |CPU5A|uPC:inst2|uI_C:inst12|inst                                                                                                                                                                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~data_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~data_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst2~0                                                                                                                                                        ; |CPU5A|uPC:inst2|uI_C:inst12|inst2~0                                                                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~data_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~data_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~1                                                                                                                                                                      ; combout          ;
; |CPU5A|step3:inst43|inst6~1                                                                                                                                                                 ; |CPU5A|step3:inst43|inst6~1                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~data_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~data_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst3~0                                                                                                                                                        ; |CPU5A|uPC:inst2|uI_C:inst12|inst3~0                                                                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~data_lut                                                                                                                                               ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~data_lut                                                                                                                                                              ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~1                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~35 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~35                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~36 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~36                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                             ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36                          ; combout          ;
; |CPU5A|step3:inst43|inst4                                                                                                                                                                   ; |CPU5A|step3:inst43|inst4                                                                                                                                                                                  ; q                ;
; |CPU5A|step3:inst43|inst5                                                                                                                                                                   ; |CPU5A|step3:inst43|inst5                                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~5                                                                                                                                                                   ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~26                                                                         ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~39 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~39                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~11                                                                                                                      ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                                             ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[6]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[6]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[4]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[4]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[3]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[3]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[1]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[1]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[2]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[2]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[0]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[0]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                                             ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[7]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[7]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[5]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[5]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                            ; combout          ;
; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                             ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                            ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~latch                                                                                                                                                  ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~latch                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~latch                                                                                                                                                  ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~latch                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~latch                                                                                                                                                  ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~latch                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~latch                                                                                                                                                  ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~latch                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~latch                                                                                                                                                  ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~latch                                                                                                                                                                 ; combout          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TDO                                                                                                                                                                            ; tdo              ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TMSUTAP                                                                                                                                                                        ; tmsutap          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TCKUTAP                                                                                                                                                                        ; tckutap          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TDIUTAP                                                                                                                                                                        ; tdiutap          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~36                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|tdo                                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                               ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                                ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~60                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~60                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                                ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~61                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~61                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~21                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~21                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]~31                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]~31                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~32                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~32                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~33                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~33                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~34                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~34                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~35                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~35                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~36                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~36                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~37                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~37                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~38                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~38                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~39                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~39                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~41                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~41                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~62                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~62                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~63                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~63                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~64                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~64                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~65                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~65                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~42                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~42                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~68                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~68                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~44                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~44                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~45                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~45                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~69                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~69                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~71                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~71                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~74                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~74                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~75                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~75                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~27                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~27                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                                  ; combout          ;
; |CPU5A|RAMWE~output                                                                                                                                                                         ; |CPU5A|RAMWE~output                                                                                                                                                                                        ; o                ;
; |CPU5A|RAMWE                                                                                                                                                                                ; |CPU5A|RAMWE                                                                                                                                                                                               ; padout           ;
; |CPU5A|PA32~output                                                                                                                                                                          ; |CPU5A|PA32~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA32                                                                                                                                                                                 ; |CPU5A|PA32                                                                                                                                                                                                ; padout           ;
; |CPU5A|PA33~output                                                                                                                                                                          ; |CPU5A|PA33~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA33                                                                                                                                                                                 ; |CPU5A|PA33                                                                                                                                                                                                ; padout           ;
; |CPU5A|PA34~output                                                                                                                                                                          ; |CPU5A|PA34~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA34                                                                                                                                                                                 ; |CPU5A|PA34                                                                                                                                                                                                ; padout           ;
; |CPU5A|IN[3]~input                                                                                                                                                                          ; |CPU5A|IN[3]~input                                                                                                                                                                                         ; o                ;
; |CPU5A|IN[3]                                                                                                                                                                                ; |CPU5A|IN[3]                                                                                                                                                                                               ; padout           ;
; |CPU5A|P12_3~input                                                                                                                                                                          ; |CPU5A|P12_3~input                                                                                                                                                                                         ; o                ;
; |CPU5A|P12_3                                                                                                                                                                                ; |CPU5A|P12_3                                                                                                                                                                                               ; padout           ;
; |CPU5A|P11_2~input                                                                                                                                                                          ; |CPU5A|P11_2~input                                                                                                                                                                                         ; o                ;
; |CPU5A|P11_2                                                                                                                                                                                ; |CPU5A|P11_2                                                                                                                                                                                               ; padout           ;
; |CPU5A|CLK0~input                                                                                                                                                                           ; |CPU5A|CLK0~input                                                                                                                                                                                          ; o                ;
; |CPU5A|CLK0                                                                                                                                                                                 ; |CPU5A|CLK0                                                                                                                                                                                                ; padout           ;
; |CPU5A|altera_reserved_tms~input                                                                                                                                                            ; |CPU5A|altera_reserved_tms~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tms                                                                                                                                                                  ; |CPU5A|altera_reserved_tms                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tck~input                                                                                                                                                            ; |CPU5A|altera_reserved_tck~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tck                                                                                                                                                                  ; |CPU5A|altera_reserved_tck                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tdi~input                                                                                                                                                            ; |CPU5A|altera_reserved_tdi~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tdi                                                                                                                                                                  ; |CPU5A|altera_reserved_tdi                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tdo~output                                                                                                                                                           ; |CPU5A|altera_reserved_tdo~output                                                                                                                                                                          ; o                ;
; |CPU5A|altera_reserved_tdo                                                                                                                                                                  ; |CPU5A|altera_reserved_tdo                                                                                                                                                                                 ; padout           ;
; |CPU5A|~QIC_CREATED_GND~I                                                                                                                                                                   ; |CPU5A|~QIC_CREATED_GND~I                                                                                                                                                                                  ; combout          ;
; |CPU5A|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; |CPU5A|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                 ; outclk           ;
; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                             ; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                            ; outclk           ;
; |CPU5A|ALU_MD:inst6|inst32~clkctrl                                                                                                                                                          ; |CPU5A|ALU_MD:inst6|inst32~clkctrl                                                                                                                                                                         ; outclk           ;
; |CPU5A|step3:inst43|inst~clkctrl                                                                                                                                                            ; |CPU5A|step3:inst43|inst~clkctrl                                                                                                                                                                           ; outclk           ;
; |CPU5A|ALU_MD:inst6|inst33~0clkctrl                                                                                                                                                         ; |CPU5A|ALU_MD:inst6|inst33~0clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst28~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst28~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst17~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst17~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst31~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst31~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|dsplay:inst3|dsp:48|135~clkctrl                                                                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|135~clkctrl                                                                                                                                                                     ; outclk           ;
; |CPU5A|step3:inst43|inst5~clkctrl                                                                                                                                                           ; |CPU5A|step3:inst43|inst5~clkctrl                                                                                                                                                                          ; outclk           ;
; |CPU5A|P11_2~inputclkctrl                                                                                                                                                                   ; |CPU5A|P11_2~inputclkctrl                                                                                                                                                                                  ; outclk           ;
; |CPU5A|P12_3~inputclkctrl                                                                                                                                                                   ; |CPU5A|P12_3~inputclkctrl                                                                                                                                                                                  ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst34~0clkctrl                                                                                                                                                        ; |CPU5A|REGS_MD:inst7|inst34~0clkctrl                                                                                                                                                                       ; outclk           ;
; |CPU5A|step3:inst43|inst2~clkctrl                                                                                                                                                           ; |CPU5A|step3:inst43|inst2~clkctrl                                                                                                                                                                          ; outclk           ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst3~feeder                                                                                                                                                 ; |CPU5A|uPC:inst2|uA_reg:inst18|inst3~feeder                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                      ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                                ; combout          ;
; |CPU5A|step3:inst43|inst1~feeder                                                                                                                                                            ; |CPU5A|step3:inst43|inst1~feeder                                                                                                                                                                           ; combout          ;
; |CPU5A|step3:inst43|inst3~feeder                                                                                                                                                            ; |CPU5A|step3:inst43|inst3~feeder                                                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]~feeder                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]~feeder                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]~feeder                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]~feeder                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg~feeder                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg~feeder                                                                                                                                                           ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                   ; Output Port Name                                                                                                                                                                                           ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~13                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~1                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~1                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~2                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~3                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~4                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~5                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~6                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~7                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~8                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~9                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~10                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~11                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~12                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~13                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~1                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~3                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~5                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~7                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~9                                                                                                                                                                   ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~11                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~13                                                                                                                                                                  ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1                ; portadataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a3                ; portadataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a4                ; portadataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a6                ; portadataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a9                ; portadataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a10               ; portadataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a11               ; portadataout6    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a12               ; portadataout7    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a14               ; portadataout8    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a15               ; portadataout9    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a16               ; portadataout10   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a17               ; portadataout11   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a18               ; portadataout12   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a19               ; portadataout13   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a20               ; portadataout14   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a21               ; portadataout15   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a22               ; portadataout16   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a23               ; portadataout17   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1~PORTBDATAOUT0  ; portbdataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a3~PORTBDATAOUT0  ; portbdataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a4~PORTBDATAOUT0  ; portbdataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a6~PORTBDATAOUT0  ; portbdataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a9~PORTBDATAOUT0  ; portbdataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a10~PORTBDATAOUT0 ; portbdataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a11~PORTBDATAOUT0 ; portbdataout6    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a12~PORTBDATAOUT0 ; portbdataout7    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a14~PORTBDATAOUT0 ; portbdataout8    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a15~PORTBDATAOUT0 ; portbdataout9    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a16~PORTBDATAOUT0 ; portbdataout10   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a17~PORTBDATAOUT0 ; portbdataout11   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a18~PORTBDATAOUT0 ; portbdataout12   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a19~PORTBDATAOUT0 ; portbdataout13   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a20~PORTBDATAOUT0 ; portbdataout14   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a21~PORTBDATAOUT0 ; portbdataout15   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a22~PORTBDATAOUT0 ; portbdataout16   ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a1 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a23~PORTBDATAOUT0 ; portbdataout17   ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0                ; portadataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a2                ; portadataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a5                ; portadataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a7                ; portadataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a8                ; portadataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a13               ; portadataout5    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0~PORTBDATAOUT0  ; portbdataout0    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a2~PORTBDATAOUT0  ; portbdataout1    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a5~PORTBDATAOUT0  ; portbdataout2    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a7~PORTBDATAOUT0  ; portbdataout3    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a8~PORTBDATAOUT0  ; portbdataout4    ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a0 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|altsyncram_0ve2:altsyncram1|altsyncram:ram_block3a0|altsyncram_tvk3:auto_generated|ram_block1a13~PORTBDATAOUT0 ; portbdataout5    ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                                          ; q                ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                                          ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[0]                                                                                       ; portadataout0    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[1]                                                                                       ; portadataout1    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[2]                                                                                       ; portadataout2    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[3]                                                                                       ; portadataout3    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[4]                                                                                       ; portadataout4    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[5]                                                                                       ; portadataout5    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[6]                                                                                       ; portadataout6    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_a[7]                                                                                       ; portadataout7    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[0]                                                                                       ; portbdataout0    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[1]                                                                                       ; portbdataout1    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[2]                                                                                       ; portbdataout2    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[3]                                                                                       ; portbdataout3    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[4]                                                                                       ; portbdataout4    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[5]                                                                                       ; portbdataout5    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[6]                                                                                       ; portbdataout6    ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ram_block3a0                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|q_b[7]                                                                                       ; portbdataout7    ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                                          ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~15                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~14                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~15                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~17                                                                                                                                                                  ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~17                                                                                                                                                                 ; cout             ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~15                                                                                                                                                                  ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                                          ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                  ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita0~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita1~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita2~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita3~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita4                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_comb_bita4                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita1~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita2~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita3~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita4~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita5~COUT                                                                     ; cout             ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                                          ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita6~COUT                                                                     ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                            ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita0~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                               ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita1~COUT                                                                                                          ; cout             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita2                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_comb_bita2                                                                                                               ; combout          ;
; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                           ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita7                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]              ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~19                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~21                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~23                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~25                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~27                                                               ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                               ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~24                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~25                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~27                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~28                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~29                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~30                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~31                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~32                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~33                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~34                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~35                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                                         ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~36                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~37                                                                         ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~38                                                                         ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add8~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add4~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add6~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add10~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add13~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add11~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add15~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add17~16                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add0~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add1~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add2~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add20~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~18                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add18~18                                                                                                                                                                 ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~16                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Add22~16                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~27 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~28                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~29 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~30                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~31 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~32                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~33 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~34                ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~37                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~15                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~16                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~17                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~18                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~19                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~20                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~21                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~22                                                    ; cout             ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~23                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~25           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~26                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~27           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~28                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~29           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~30                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~31           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~32                          ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~33                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~13                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~14                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~15                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~16                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~17                                                              ; cout             ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~18                                                              ; combout          ;
; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|pll1                                                                                                                 ; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                    ; clk0             ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[4]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[4]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[3]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[3]                                                                                                               ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~193                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~193                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~194                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~194                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~195                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~195                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~196                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~196                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~197                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~197                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~198                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~198                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~199                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~199                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~200                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~200                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~201                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~201                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~202                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~202                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~203                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~203                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~204                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~204                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~205                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~205                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~206                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~206                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~207                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~207                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~208                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~208                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~209                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~209                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~210                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~210                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~211                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~211                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~212                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~212                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~213                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~213                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~104                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~104                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~214                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~214                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~215                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~215                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~216                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~216                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~217                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~217                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~218                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~218                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~219                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~219                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~220                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~220                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~221                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~221                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux2~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[1]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[1]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[0]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[0]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[2]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated|counter_reg_bit[2]                                                                                                               ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~9                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[1]~9                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~4                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~0                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~0                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[6]~4                                                                                                                                                                             ; |CPU5A|BUS[6]~4                                                                                                                                                                                            ; combout          ;
; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~1                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst|17~1                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10                                                                                                                     ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[1]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[1]                                                                                                               ; q                ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~102                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~102                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux4~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs721w[1]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|BUS[4]~9                                                                                                                                                                             ; |CPU5A|BUS[4]~9                                                                                                                                                                                            ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs714w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[2]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[2]                                                                                                               ; q                ;
; |CPU5A|BUS[3]~14                                                                                                                                                                            ; |CPU5A|BUS[3]~14                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~15                                                                                                                                                                            ; |CPU5A|BUS[3]~15                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~16                                                                                                                                                                            ; |CPU5A|BUS[3]~16                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[3]~17                                                                                                                                                                            ; |CPU5A|BUS[3]~17                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~101                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~101                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux5~19                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[3]~18                                                                                                                                                                            ; |CPU5A|BUS[3]~18                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[2]~3                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|_~370                                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs555w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~6                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~7                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~11                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs548w[0]~12                                                                                                                      ; combout          ;
; |CPU5A|BUS[1]~20                                                                                                                                                                            ; |CPU5A|BUS[1]~20                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~99                                                                                                                                                     ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~99                                                                                                                                                                    ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~18                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[1]~22                                                                                                                                                                            ; |CPU5A|BUS[1]~22                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[1]~23                                                                                                                                                                            ; |CPU5A|BUS[1]~23                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux7~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs223w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs216w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[0]                                                                                                ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated|counter_reg_bit[0]                                                                                                               ; q                ;
; |CPU5A|BUS[2]~26                                                                                                                                                                            ; |CPU5A|BUS[2]~26                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~100                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~100                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~18                                                                                                                                                                  ; combout          ;
; |CPU5A|BUS[2]~28                                                                                                                                                                            ; |CPU5A|BUS[2]~28                                                                                                                                                                                           ; combout          ;
; |CPU5A|BUS[2]~29                                                                                                                                                                            ; |CPU5A|BUS[2]~29                                                                                                                                                                                           ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux6~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs389w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs382w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|BUS[0]~31                                                                                                                                                                            ; |CPU5A|BUS[0]~31                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~98                                                                                                                                                     ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~98                                                                                                                                                                    ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~19                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~20                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~20                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~21                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~21                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~22                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~22                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~23                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~23                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~24                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~24                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~25                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~25                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~26                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8~26                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~2                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~3                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~4                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~10                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[1]~10                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~5                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~8                                                                                                                        ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                         ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9                                                                                                                        ; combout          ;
; |CPU5A|BUS[7]~36                                                                                                                                                                            ; |CPU5A|BUS[7]~36                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~222                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~222                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~223                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~223                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~224                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~224                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~105                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~105                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~225                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~225                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux1~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~2                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~4                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~5                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~6                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~7                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~8                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1212w[0]~10                                                                                                                     ; combout          ;
; |CPU5A|BUS[5]~41                                                                                                                                                                            ; |CPU5A|BUS[5]~41                                                                                                                                                                                           ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~103                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|F9~103                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~15                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~16                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~16                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~17                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~17                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~18                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~18                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~19                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux3~19                                                                                                                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~2                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~3                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst3                                                                                                                                                        ; |CPU5A|uPC:inst2|uA_reg:inst18|inst3                                                                                                                                                                       ; q                ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~4                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~10                                                                                                       ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs887w[1]~10                                                                                                                      ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~5                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~8                                                                                                                       ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                        ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs880w[0]~9                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                       ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                       ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                            ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2                                                                                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3                                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                       ; combout          ;
; |CPU5A|step3:inst43|inst                                                                                                                                                                    ; |CPU5A|step3:inst43|inst                                                                                                                                                                                   ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; q                ;
; |CPU5A|step3:inst43|inst1                                                                                                                                                                   ; |CPU5A|step3:inst43|inst1                                                                                                                                                                                  ; q                ;
; |CPU5A|ALU_MD:inst6|inst33~0                                                                                                                                                                ; |CPU5A|ALU_MD:inst6|inst33~0                                                                                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|inst32                                                                                                                                                                  ; |CPU5A|ALU_MD:inst6|inst32                                                                                                                                                                                 ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst34~0                                                                                                                                                               ; |CPU5A|REGS_MD:inst7|inst34~0                                                                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|inst32~0                                                                                                                                                                ; |CPU5A|ALU_MD:inst6|inst32~0                                                                                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst31                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst31                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|decoder_A:inst4|74138:inst|19~0                                                                                                                                            ; |CPU5A|uPC:inst2|decoder_A:inst4|74138:inst|19~0                                                                                                                                                           ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                 ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                  ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                                 ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                 ; q                ;
; |CPU5A|REGS_MD:inst7|inst28                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst28                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst5~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst4~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst7~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst8~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~_emulated                                                                                                                                              ; |CPU5A|uPC:inst2|uA_reg:inst18|inst2~_emulated                                                                                                                                                             ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                            ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                            ; q                ;
; |CPU5A|step3:inst43|inst2                                                                                                                                                                   ; |CPU5A|step3:inst43|inst2                                                                                                                                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                 ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~19      ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~19                     ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                             ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~48                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~49                                                ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~49                                                               ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                     ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2                                                                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15                ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~15                               ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                       ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                    ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                                               ; combout          ;
; |CPU5A|step3:inst43|inst3                                                                                                                                                                   ; |CPU5A|step3:inst43|inst3                                                                                                                                                                                  ; q                ;
; |CPU5A|step3:inst43|inst6~0                                                                                                                                                                 ; |CPU5A|step3:inst43|inst6~0                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~50                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                     ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                           ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                          ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~51                                                                  ; combout          ;
; |CPU5A|dsplay:inst3|dsp:48|135                                                                                                                                                              ; |CPU5A|dsplay:inst3|dsp:48|135                                                                                                                                                                             ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~52                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~53                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~54                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~55                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~56                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~57                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~58                                                                  ; combout          ;
; |CPU5A|REGS_MD:inst7|inst17                                                                                                                                                                 ; |CPU5A|REGS_MD:inst7|inst17                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~59                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~60                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~61                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~3                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~4                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~4                                                                            ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                               ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                                              ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                     ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                                                    ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~62                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~63                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~64                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst~0                                                                                                                                                         ; |CPU5A|uPC:inst2|uI_C:inst12|inst~0                                                                                                                                                                        ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst~1                                                                                                                                                         ; |CPU5A|uPC:inst2|uI_C:inst12|inst~1                                                                                                                                                                        ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~1                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst10~3                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst10~3                                                                                                                                                                      ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~0                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~0                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~1                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~1                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~5                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~6                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~6                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~7                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~7                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~8                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~8                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~9                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~9                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~10                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~10                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~11                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~11                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~12                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~12                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~13                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~13                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~14                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~14                                                                                                                                                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~15                                                                                                                                                   ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux0~15                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst                                                                                                                                                           ; |CPU5A|uPC:inst2|uI_C:inst12|inst                                                                                                                                                                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~65                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst2~0                                                                                                                                                        ; |CPU5A|uPC:inst2|uI_C:inst12|inst2~0                                                                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~66                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~1                                                                                                                                                                      ; combout          ;
; |CPU5A|step3:inst43|inst6~1                                                                                                                                                                 ; |CPU5A|step3:inst43|inst6~1                                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst15~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst15~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~67                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst3~0                                                                                                                                                        ; |CPU5A|uPC:inst2|uI_C:inst12|inst3~0                                                                                                                                                                       ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~0                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~0                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~1                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~1                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uI_C:inst12|inst16~2                                                                                                                                                       ; |CPU5A|uPC:inst2|uI_C:inst12|inst16~2                                                                                                                                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~68                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~69                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~70                                                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25                                                             ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25                                                                            ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~71                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                   ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~72                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~35 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~35                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~36 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~36                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                             ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~35                          ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36           ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~36                          ; combout          ;
; |CPU5A|step3:inst43|inst4                                                                                                                                                                   ; |CPU5A|step3:inst43|inst4                                                                                                                                                                                  ; q                ;
; |CPU5A|step3:inst43|inst5                                                                                                                                                                   ; |CPU5A|step3:inst43|inst5                                                                                                                                                                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                        ; q                ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                  ; q                ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23                                  ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                        ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~29                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~4                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~4                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~5                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst11~5                                                                                                                                                                   ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30         ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~30                        ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~26                                                          ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~26                                                                         ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~39 ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~39                ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~26                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~27                                  ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                   ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~28                                  ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~2                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~2                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~3                                                                                                                                                    ; |CPU5A|ALU_MD:inst6|LDR0_2:inst|inst12~3                                                                                                                                                                   ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                                                                                                              ; combout          ;
; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                              ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                                             ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; combout          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TDO                                                                                                                                                                            ; tdo              ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TMSUTAP                                                                                                                                                                        ; tmsutap          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TCKUTAP                                                                                                                                                                        ; tckutap          ;
; |CPU5A|altera_internal_jtag                                                                                                                                                                 ; |CPU5A|altera_internal_jtag~TDIUTAP                                                                                                                                                                        ; tdiutap          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~29                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~30                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~31                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~35                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~36                                                                                                                                     ; cout             ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~37                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|tdo                                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                               ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                               ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                        ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~6                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal3~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal9~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~7                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~8                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~70                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_proc~2                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~29                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~71                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~72                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]~73                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~74                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~75                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~76                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                    ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~77                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~78                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][0]~79                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~80                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~81                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~82                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|irf_reg~83                                                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~1                                                                                                                                                                ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~60                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~60                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~15                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~16                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|node_ena_proc~0                                                                                                                                                                ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~17                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                            ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~19                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~20                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~61                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]~61                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|node_ena~21                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|node_ena~21                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|clr_reg_proc~0                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[3]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[4]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~1                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]                                                                                                                                                                 ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal1~0                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~13                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~19                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~20                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~32                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~24                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~26                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~30                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]~31                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[5]~31                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~32                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~32                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~33                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~33                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~34                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[6]~34                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                 ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~35                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~35                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~36                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~36                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~37                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~37                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~38                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~38                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~39                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]~39                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                ; |CPU5A|sld_hub:sld_hub_inst|tdo_bypass_reg~0                                                                                                                                                               ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~40                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~41                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~41                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~62                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~62                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~63                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~63                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~64                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]~64                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~65                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~65                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg_proc~2                                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal3~1                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~12                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~13                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[1]~14                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~66                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~67                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~42                                                                                                                                                     ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg~42                                                                                                                                                                    ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~68                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~68                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~43                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~44                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~44                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~45                                                                                                                                                  ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[4]~45                                                                                                                                                                 ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~69                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~69                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~70                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~71                                                                                                                                         ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~71                                                                                                                                                        ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~72                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~73                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~74                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~74                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~75                                                                                                                                               ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg~75                                                                                                                                                              ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                        ; |CPU5A|sld_hub:sld_hub_inst|Equal0~2                                                                                                                                                                       ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~15                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                  ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[2]~16                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                           ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~4                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|hub_mode_reg[0]~17                                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~18                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~19                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~34                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                             ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                            ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~20                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                             ; q                ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~21                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~22                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~23                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~24                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~25                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                              ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~26                                                                                                                                             ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|tdo~9                                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~27                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~27                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                      ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~39                                                                                                                                     ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                   ; |CPU5A|sld_hub:sld_hub_inst|tdo~_wirecell                                                                                                                                                                  ; combout          ;
; |CPU5A|RAMWE~output                                                                                                                                                                         ; |CPU5A|RAMWE~output                                                                                                                                                                                        ; o                ;
; |CPU5A|RAMWE                                                                                                                                                                                ; |CPU5A|RAMWE                                                                                                                                                                                               ; padout           ;
; |CPU5A|PA32~output                                                                                                                                                                          ; |CPU5A|PA32~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA32                                                                                                                                                                                 ; |CPU5A|PA32                                                                                                                                                                                                ; padout           ;
; |CPU5A|PA33~output                                                                                                                                                                          ; |CPU5A|PA33~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA33                                                                                                                                                                                 ; |CPU5A|PA33                                                                                                                                                                                                ; padout           ;
; |CPU5A|PA34~output                                                                                                                                                                          ; |CPU5A|PA34~output                                                                                                                                                                                         ; o                ;
; |CPU5A|PA34                                                                                                                                                                                 ; |CPU5A|PA34                                                                                                                                                                                                ; padout           ;
; |CPU5A|IN[3]~input                                                                                                                                                                          ; |CPU5A|IN[3]~input                                                                                                                                                                                         ; o                ;
; |CPU5A|IN[3]                                                                                                                                                                                ; |CPU5A|IN[3]                                                                                                                                                                                               ; padout           ;
; |CPU5A|P12_3~input                                                                                                                                                                          ; |CPU5A|P12_3~input                                                                                                                                                                                         ; o                ;
; |CPU5A|P12_3                                                                                                                                                                                ; |CPU5A|P12_3                                                                                                                                                                                               ; padout           ;
; |CPU5A|P11_2~input                                                                                                                                                                          ; |CPU5A|P11_2~input                                                                                                                                                                                         ; o                ;
; |CPU5A|P11_2                                                                                                                                                                                ; |CPU5A|P11_2                                                                                                                                                                                               ; padout           ;
; |CPU5A|CLK0~input                                                                                                                                                                           ; |CPU5A|CLK0~input                                                                                                                                                                                          ; o                ;
; |CPU5A|CLK0                                                                                                                                                                                 ; |CPU5A|CLK0                                                                                                                                                                                                ; padout           ;
; |CPU5A|altera_reserved_tms~input                                                                                                                                                            ; |CPU5A|altera_reserved_tms~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tms                                                                                                                                                                  ; |CPU5A|altera_reserved_tms                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tck~input                                                                                                                                                            ; |CPU5A|altera_reserved_tck~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tck                                                                                                                                                                  ; |CPU5A|altera_reserved_tck                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tdi~input                                                                                                                                                            ; |CPU5A|altera_reserved_tdi~input                                                                                                                                                                           ; o                ;
; |CPU5A|altera_reserved_tdi                                                                                                                                                                  ; |CPU5A|altera_reserved_tdi                                                                                                                                                                                 ; padout           ;
; |CPU5A|altera_reserved_tdo~output                                                                                                                                                           ; |CPU5A|altera_reserved_tdo~output                                                                                                                                                                          ; o                ;
; |CPU5A|altera_reserved_tdo                                                                                                                                                                  ; |CPU5A|altera_reserved_tdo                                                                                                                                                                                 ; padout           ;
; |CPU5A|~QIC_CREATED_GND~I                                                                                                                                                                   ; |CPU5A|~QIC_CREATED_GND~I                                                                                                                                                                                  ; combout          ;
; |CPU5A|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                  ; |CPU5A|altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                 ; outclk           ;
; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                             ; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                            ; outclk           ;
; |CPU5A|ALU_MD:inst6|inst32~clkctrl                                                                                                                                                          ; |CPU5A|ALU_MD:inst6|inst32~clkctrl                                                                                                                                                                         ; outclk           ;
; |CPU5A|step3:inst43|inst~clkctrl                                                                                                                                                            ; |CPU5A|step3:inst43|inst~clkctrl                                                                                                                                                                           ; outclk           ;
; |CPU5A|ALU_MD:inst6|inst33~0clkctrl                                                                                                                                                         ; |CPU5A|ALU_MD:inst6|inst33~0clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst28~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst28~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst4~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst17~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst17~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst3~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0clkctrl                                                                                                                                            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|inst5~0clkctrl                                                                                                                                                           ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst31~clkctrl                                                                                                                                                         ; |CPU5A|REGS_MD:inst7|inst31~clkctrl                                                                                                                                                                        ; outclk           ;
; |CPU5A|dsplay:inst3|dsp:48|135~clkctrl                                                                                                                                                      ; |CPU5A|dsplay:inst3|dsp:48|135~clkctrl                                                                                                                                                                     ; outclk           ;
; |CPU5A|step3:inst43|inst5~clkctrl                                                                                                                                                           ; |CPU5A|step3:inst43|inst5~clkctrl                                                                                                                                                                          ; outclk           ;
; |CPU5A|P11_2~inputclkctrl                                                                                                                                                                   ; |CPU5A|P11_2~inputclkctrl                                                                                                                                                                                  ; outclk           ;
; |CPU5A|P12_3~inputclkctrl                                                                                                                                                                   ; |CPU5A|P12_3~inputclkctrl                                                                                                                                                                                  ; outclk           ;
; |CPU5A|REGS_MD:inst7|inst34~0clkctrl                                                                                                                                                        ; |CPU5A|REGS_MD:inst7|inst34~0clkctrl                                                                                                                                                                       ; outclk           ;
; |CPU5A|step3:inst43|inst2~clkctrl                                                                                                                                                           ; |CPU5A|step3:inst43|inst2~clkctrl                                                                                                                                                                          ; outclk           ;
; |CPU5A|uPC:inst2|uA_reg:inst18|inst3~feeder                                                                                                                                                 ; |CPU5A|uPC:inst2|uA_reg:inst18|inst3~feeder                                                                                                                                                                ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder                                                      ; combout          ;
; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                       ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_ugd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                      ; combout          ;
; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                 ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder                                                                ; combout          ;
; |CPU5A|step3:inst43|inst1~feeder                                                                                                                                                            ; |CPU5A|step3:inst43|inst1~feeder                                                                                                                                                                           ; combout          ;
; |CPU5A|step3:inst43|inst3~feeder                                                                                                                                                            ; |CPU5A|step3:inst43|inst3~feeder                                                                                                                                                                           ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]~feeder                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]~feeder                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]~feeder                                                                                                                       ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]~feeder                                                                                                                                      ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[0]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[8]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[7]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[6]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[5]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[2]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                           ; |CPU5A|sld_hub:sld_hub_inst|jtag_ir_reg[1]~feeder                                                                                                                                                          ; combout          ;
; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg~feeder                                                                                                                                            ; |CPU5A|sld_hub:sld_hub_inst|reset_ena_reg~feeder                                                                                                                                                           ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 09 16:05:24 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU5A -c CPU5A
Info: Using vector source file "C://CH5_Expt/DEMO51_CPU5/CPU5A.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "CLK" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU[0]" in design.
Warning: Compiler packed, optimized or synthesized away node "BUS[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "BUS[0]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR1[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DR2[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "R0[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "T1" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "T2" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "T3" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "T4" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PC[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "uA[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "DOUT[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "LDAR" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "SW_B" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_B" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "OUT_B" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "LDDR1" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "LDDR2" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "LDIR" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "ALU_B" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "LDPC" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "FC" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "IR[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "AR[0]" in design.
Warning: Can't find signal in vector source file for input pin "|CPU5A|P12_3"
Warning: Can't find signal in vector source file for input pin "|CPU5A|P11_2"
Warning: Can't find signal in vector source file for input pin "|CPU5A|CLK0"
Info: Inverted registers were found during simulation
    Info: Register: |CPU5A|sld_hub:sld_hub_inst|tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       8.18 %
Info: Number of transitions in simulation is 1004
Info: Quartus II Simulator was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Wed Oct 09 16:05:24 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


