// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft_top1_fft_top1,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.896000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=12250,HLS_SYN_LUT=15125,HLS_VERSION=2021_1}" *)

module fft_top1 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TSTRB,
        data_in_TUSER,
        data_in_TLAST,
        data_in_TID,
        data_in_TDEST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TSTRB,
        data_out_TUSER,
        data_out_TLAST,
        data_out_TID,
        data_out_TDEST
);

parameter    ap_ST_fsm_state1 = 58'd1;
parameter    ap_ST_fsm_state2 = 58'd2;
parameter    ap_ST_fsm_state3 = 58'd4;
parameter    ap_ST_fsm_state4 = 58'd8;
parameter    ap_ST_fsm_state5 = 58'd16;
parameter    ap_ST_fsm_state6 = 58'd32;
parameter    ap_ST_fsm_state7 = 58'd64;
parameter    ap_ST_fsm_state8 = 58'd128;
parameter    ap_ST_fsm_state9 = 58'd256;
parameter    ap_ST_fsm_state10 = 58'd512;
parameter    ap_ST_fsm_state11 = 58'd1024;
parameter    ap_ST_fsm_state12 = 58'd2048;
parameter    ap_ST_fsm_state13 = 58'd4096;
parameter    ap_ST_fsm_state14 = 58'd8192;
parameter    ap_ST_fsm_state15 = 58'd16384;
parameter    ap_ST_fsm_state16 = 58'd32768;
parameter    ap_ST_fsm_state17 = 58'd65536;
parameter    ap_ST_fsm_state18 = 58'd131072;
parameter    ap_ST_fsm_state19 = 58'd262144;
parameter    ap_ST_fsm_state20 = 58'd524288;
parameter    ap_ST_fsm_state21 = 58'd1048576;
parameter    ap_ST_fsm_state22 = 58'd2097152;
parameter    ap_ST_fsm_state23 = 58'd4194304;
parameter    ap_ST_fsm_state24 = 58'd8388608;
parameter    ap_ST_fsm_state25 = 58'd16777216;
parameter    ap_ST_fsm_state26 = 58'd33554432;
parameter    ap_ST_fsm_state27 = 58'd67108864;
parameter    ap_ST_fsm_state28 = 58'd134217728;
parameter    ap_ST_fsm_state29 = 58'd268435456;
parameter    ap_ST_fsm_state30 = 58'd536870912;
parameter    ap_ST_fsm_state31 = 58'd1073741824;
parameter    ap_ST_fsm_state32 = 58'd2147483648;
parameter    ap_ST_fsm_state33 = 58'd4294967296;
parameter    ap_ST_fsm_state34 = 58'd8589934592;
parameter    ap_ST_fsm_state35 = 58'd17179869184;
parameter    ap_ST_fsm_state36 = 58'd34359738368;
parameter    ap_ST_fsm_state37 = 58'd68719476736;
parameter    ap_ST_fsm_state38 = 58'd137438953472;
parameter    ap_ST_fsm_state39 = 58'd274877906944;
parameter    ap_ST_fsm_state40 = 58'd549755813888;
parameter    ap_ST_fsm_state41 = 58'd1099511627776;
parameter    ap_ST_fsm_state42 = 58'd2199023255552;
parameter    ap_ST_fsm_state43 = 58'd4398046511104;
parameter    ap_ST_fsm_state44 = 58'd8796093022208;
parameter    ap_ST_fsm_state45 = 58'd17592186044416;
parameter    ap_ST_fsm_state46 = 58'd35184372088832;
parameter    ap_ST_fsm_state47 = 58'd70368744177664;
parameter    ap_ST_fsm_state48 = 58'd140737488355328;
parameter    ap_ST_fsm_state49 = 58'd281474976710656;
parameter    ap_ST_fsm_state50 = 58'd562949953421312;
parameter    ap_ST_fsm_state51 = 58'd1125899906842624;
parameter    ap_ST_fsm_state52 = 58'd2251799813685248;
parameter    ap_ST_fsm_state53 = 58'd4503599627370496;
parameter    ap_ST_fsm_state54 = 58'd9007199254740992;
parameter    ap_ST_fsm_state55 = 58'd18014398509481984;
parameter    ap_ST_fsm_state56 = 58'd36028797018963968;
parameter    ap_ST_fsm_state57 = 58'd72057594037927936;
parameter    ap_ST_fsm_state58 = 58'd144115188075855872;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [7:0] data_in_TSTRB;
input  [0:0] data_in_TUSER;
input  [0:0] data_in_TLAST;
input  [0:0] data_in_TID;
input  [0:0] data_in_TDEST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [7:0] data_out_TSTRB;
output  [0:0] data_out_TUSER;
output  [0:0] data_out_TLAST;
output  [0:0] data_out_TID;
output  [0:0] data_out_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [57:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] mul_fu_660_p2;
wire    ap_CS_fsm_state17;
wire   [31:0] grp_fu_684_p2;
reg   [31:0] div20_reg_812;
wire    ap_CS_fsm_state52;
wire   [38:0] tmp_7_fu_696_p3;
reg   [38:0] tmp_7_reg_827;
wire   [0:0] icmp_ln156_fu_690_p2;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_done;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_idle;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_ready;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TREADY;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_in_TREADY;
wire   [63:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDATA;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID;
wire   [7:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TKEEP;
wire   [7:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TSTRB;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TUSER;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TLAST;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TID;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDEST;
wire   [31:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_pilot_width_4_out;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_pilot_width_4_out_ap_vld;
wire  signed [31:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_sym_num_2_out;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_sym_num_2_out_ap_vld;
wire  signed [31:0] grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_DATA_LEN_1_out;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_DATA_LEN_1_out_ap_vld;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_done;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_idle;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_ready;
wire   [19:0] grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_din;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_write;
wire   [19:0] grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_din;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_write;
wire   [19:0] grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_din;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_write;
wire   [19:0] grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_din;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_write;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_data_in_TREADY;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_0_read;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_01_read;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_0_read;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_02_read;
wire   [26:0] grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_din;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_write;
wire   [26:0] grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_din;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_write;
wire   [26:0] grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_din;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_write;
wire   [26:0] grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_din;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_write;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready;
wire    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_idle;
reg    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_continue;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_done;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_idle;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_ready;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_0_read;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_0_read;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_1_read;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_1_read;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TREADY;
wire   [63:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDATA;
wire    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID;
wire   [7:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TKEEP;
wire   [7:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TSTRB;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TUSER;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TLAST;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TID;
wire   [0:0] grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDEST;
reg    grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg;
wire    ap_CS_fsm_state53;
wire    p_inData_V_M_real_V_0_full_n;
reg    p_inData_V_M_real_V_0_write;
wire    p_inData_V_M_imag_V_0_full_n;
reg    p_inData_V_M_imag_V_0_write;
wire    p_inData_V_M_real_V_1_full_n;
reg    p_inData_V_M_real_V_1_write;
wire    p_inData_V_M_imag_V_1_full_n;
reg    p_inData_V_M_imag_V_1_write;
reg    grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg;
wire    ap_CS_fsm_state55;
wire   [0:0] icmp_ln167_fu_717_p2;
wire    ap_CS_fsm_state56;
wire    ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready;
wire    ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done;
reg    ap_block_state56_on_subcall_done;
reg    ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready;
reg    ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done;
wire   [19:0] p_inData_V_M_real_V_0_dout;
wire    p_inData_V_M_real_V_0_empty_n;
reg    p_inData_V_M_real_V_0_read;
wire   [19:0] p_inData_V_M_real_V_1_dout;
wire    p_inData_V_M_real_V_1_empty_n;
reg    p_inData_V_M_real_V_1_read;
wire   [19:0] p_inData_V_M_imag_V_0_dout;
wire    p_inData_V_M_imag_V_0_empty_n;
reg    p_inData_V_M_imag_V_0_read;
wire   [19:0] p_inData_V_M_imag_V_1_dout;
wire    p_inData_V_M_imag_V_1_empty_n;
reg    p_inData_V_M_imag_V_1_read;
wire    p_outData_V_M_real_V_0_full_n;
reg    p_outData_V_M_real_V_0_write;
wire    p_outData_V_M_real_V_1_full_n;
reg    p_outData_V_M_real_V_1_write;
wire    p_outData_V_M_imag_V_0_full_n;
reg    p_outData_V_M_imag_V_0_write;
wire    p_outData_V_M_imag_V_1_full_n;
reg    p_outData_V_M_imag_V_1_write;
reg    grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg;
wire    ap_CS_fsm_state57;
wire   [26:0] p_outData_V_M_real_V_0_dout;
wire    p_outData_V_M_real_V_0_empty_n;
reg    p_outData_V_M_real_V_0_read;
wire   [26:0] p_outData_V_M_imag_V_0_dout;
wire    p_outData_V_M_imag_V_0_empty_n;
reg    p_outData_V_M_imag_V_0_read;
wire   [26:0] p_outData_V_M_real_V_1_dout;
wire    p_outData_V_M_real_V_1_empty_n;
reg    p_outData_V_M_real_V_1_read;
wire   [26:0] p_outData_V_M_imag_V_1_dout;
wire    p_outData_V_M_imag_V_1_empty_n;
reg    p_outData_V_M_imag_V_1_read;
wire    ap_CS_fsm_state4;
reg   [30:0] k_fu_350;
wire   [30:0] k_2_fu_722_p2;
wire   [9:0] grp_fu_648_p0;
wire   [8:0] grp_fu_648_p2;
wire   [8:0] empty_74_fu_666_p1;
wire  signed [9:0] div_cast_cast_cast_fu_670_p1;
wire  signed [9:0] sub19_fu_674_p2;
wire   [31:0] zext_ln167_fu_713_p1;
reg    grp_fu_648_ap_start;
wire    grp_fu_648_ap_done;
reg    grp_fu_684_ap_start;
wire    grp_fu_684_ap_done;
wire    ap_CS_fsm_state58;
wire    regslice_both_data_out_V_data_V_U_apdone_blk;
reg   [57:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    regslice_both_data_in_V_data_V_U_apdone_blk;
wire   [63:0] data_in_TDATA_int_regslice;
wire    data_in_TVALID_int_regslice;
reg    data_in_TREADY_int_regslice;
wire    regslice_both_data_in_V_data_V_U_ack_in;
wire    regslice_both_data_in_V_keep_V_U_apdone_blk;
wire   [7:0] data_in_TKEEP_int_regslice;
wire    regslice_both_data_in_V_keep_V_U_vld_out;
wire    regslice_both_data_in_V_keep_V_U_ack_in;
wire    regslice_both_data_in_V_strb_V_U_apdone_blk;
wire   [7:0] data_in_TSTRB_int_regslice;
wire    regslice_both_data_in_V_strb_V_U_vld_out;
wire    regslice_both_data_in_V_strb_V_U_ack_in;
wire    regslice_both_data_in_V_user_V_U_apdone_blk;
wire   [0:0] data_in_TUSER_int_regslice;
wire    regslice_both_data_in_V_user_V_U_vld_out;
wire    regslice_both_data_in_V_user_V_U_ack_in;
wire    regslice_both_data_in_V_last_V_U_apdone_blk;
wire   [0:0] data_in_TLAST_int_regslice;
wire    regslice_both_data_in_V_last_V_U_vld_out;
wire    regslice_both_data_in_V_last_V_U_ack_in;
wire    regslice_both_data_in_V_id_V_U_apdone_blk;
wire   [0:0] data_in_TID_int_regslice;
wire    regslice_both_data_in_V_id_V_U_vld_out;
wire    regslice_both_data_in_V_id_V_U_ack_in;
wire    regslice_both_data_in_V_dest_V_U_apdone_blk;
wire   [0:0] data_in_TDEST_int_regslice;
wire    regslice_both_data_in_V_dest_V_U_vld_out;
wire    regslice_both_data_in_V_dest_V_U_ack_in;
reg   [63:0] data_out_TDATA_int_regslice;
reg    data_out_TVALID_int_regslice;
wire    data_out_TREADY_int_regslice;
wire    regslice_both_data_out_V_data_V_U_vld_out;
wire    regslice_both_data_out_V_keep_V_U_apdone_blk;
reg   [7:0] data_out_TKEEP_int_regslice;
wire    regslice_both_data_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_keep_V_U_vld_out;
wire    regslice_both_data_out_V_strb_V_U_apdone_blk;
reg   [7:0] data_out_TSTRB_int_regslice;
wire    regslice_both_data_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_strb_V_U_vld_out;
wire    regslice_both_data_out_V_user_V_U_apdone_blk;
reg   [0:0] data_out_TUSER_int_regslice;
wire    regslice_both_data_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_user_V_U_vld_out;
wire    regslice_both_data_out_V_last_V_U_apdone_blk;
reg   [0:0] data_out_TLAST_int_regslice;
wire    regslice_both_data_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_last_V_U_vld_out;
wire    regslice_both_data_out_V_id_V_U_apdone_blk;
reg   [0:0] data_out_TID_int_regslice;
wire    regslice_both_data_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_id_V_U_vld_out;
wire    regslice_both_data_out_V_dest_V_U_apdone_blk;
reg   [0:0] data_out_TDEST_int_regslice;
wire    regslice_both_data_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_dest_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 58'd1;
#0 grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg = 1'b0;
#0 grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg = 1'b0;
#0 grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready = 1'b0;
#0 ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done = 1'b0;
#0 grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg = 1'b0;
end

fft_top1_fft_top1_Pipeline_VITIS_LOOP_134_1 grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start),
    .ap_done(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_done),
    .ap_idle(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_idle),
    .ap_ready(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_out_TREADY(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TREADY),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice),
    .data_out_TDATA(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDATA),
    .data_out_TVALID(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID),
    .data_out_TKEEP(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TKEEP),
    .data_out_TSTRB(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TSTRB),
    .data_out_TUSER(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TUSER),
    .data_out_TLAST(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TLAST),
    .data_out_TID(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TID),
    .data_out_TDEST(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDEST),
    .pilot_width_4_out(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_pilot_width_4_out),
    .pilot_width_4_out_ap_vld(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_pilot_width_4_out_ap_vld),
    .sym_num_2_out(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_sym_num_2_out),
    .sym_num_2_out_ap_vld(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_sym_num_2_out_ap_vld),
    .DATA_LEN_1_out(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_DATA_LEN_1_out),
    .DATA_LEN_1_out_ap_vld(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_DATA_LEN_1_out_ap_vld)
);

fft_top1_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4 grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start),
    .ap_done(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_done),
    .ap_idle(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_idle),
    .ap_ready(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .p_inData_V_M_real_V_0_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_din),
    .p_inData_V_M_real_V_0_full_n(p_inData_V_M_real_V_0_full_n),
    .p_inData_V_M_real_V_0_write(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_write),
    .p_inData_V_M_imag_V_0_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_din),
    .p_inData_V_M_imag_V_0_full_n(p_inData_V_M_imag_V_0_full_n),
    .p_inData_V_M_imag_V_0_write(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_write),
    .p_inData_V_M_real_V_1_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_din),
    .p_inData_V_M_real_V_1_full_n(p_inData_V_M_real_V_1_full_n),
    .p_inData_V_M_real_V_1_write(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_write),
    .p_inData_V_M_imag_V_1_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_din),
    .p_inData_V_M_imag_V_1_full_n(p_inData_V_M_imag_V_1_full_n),
    .p_inData_V_M_imag_V_1_write(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_write),
    .zext_ln156(tmp_7_reg_827),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice)
);

fft_top1_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412(
    .p_fftInData_0_0_0_0_0_dout(p_inData_V_M_real_V_0_dout),
    .p_fftInData_0_0_0_0_0_empty_n(p_inData_V_M_real_V_0_empty_n),
    .p_fftInData_0_0_0_0_0_read(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_0_read),
    .p_fftInData_0_0_0_0_01_dout(p_inData_V_M_real_V_1_dout),
    .p_fftInData_0_0_0_0_01_empty_n(p_inData_V_M_real_V_1_empty_n),
    .p_fftInData_0_0_0_0_01_read(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_01_read),
    .p_fftInData_0_1_0_0_0_dout(p_inData_V_M_imag_V_0_dout),
    .p_fftInData_0_1_0_0_0_empty_n(p_inData_V_M_imag_V_0_empty_n),
    .p_fftInData_0_1_0_0_0_read(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_0_read),
    .p_fftInData_0_1_0_0_02_dout(p_inData_V_M_imag_V_1_dout),
    .p_fftInData_0_1_0_0_02_empty_n(p_inData_V_M_imag_V_1_empty_n),
    .p_fftInData_0_1_0_0_02_read(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_02_read),
    .p_fftOutData_0_0_0_0_0_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_din),
    .p_fftOutData_0_0_0_0_0_full_n(p_outData_V_M_real_V_0_full_n),
    .p_fftOutData_0_0_0_0_0_write(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_write),
    .p_fftOutData_0_0_0_0_03_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_din),
    .p_fftOutData_0_0_0_0_03_full_n(p_outData_V_M_real_V_1_full_n),
    .p_fftOutData_0_0_0_0_03_write(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_write),
    .p_fftOutData_0_1_0_0_0_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_din),
    .p_fftOutData_0_1_0_0_0_full_n(p_outData_V_M_imag_V_0_full_n),
    .p_fftOutData_0_1_0_0_0_write(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_write),
    .p_fftOutData_0_1_0_0_04_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_din),
    .p_fftOutData_0_1_0_0_04_full_n(p_outData_V_M_imag_V_1_full_n),
    .p_fftOutData_0_1_0_0_04_write(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start),
    .ap_done(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done),
    .ap_ready(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready),
    .ap_idle(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_idle),
    .ap_continue(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_continue)
);

fft_top1_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8 grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start),
    .ap_done(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_done),
    .ap_idle(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_idle),
    .ap_ready(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_ready),
    .p_outData_V_M_real_V_0_dout(p_outData_V_M_real_V_0_dout),
    .p_outData_V_M_real_V_0_empty_n(p_outData_V_M_real_V_0_empty_n),
    .p_outData_V_M_real_V_0_read(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_0_read),
    .p_outData_V_M_imag_V_0_dout(p_outData_V_M_imag_V_0_dout),
    .p_outData_V_M_imag_V_0_empty_n(p_outData_V_M_imag_V_0_empty_n),
    .p_outData_V_M_imag_V_0_read(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_0_read),
    .p_outData_V_M_real_V_1_dout(p_outData_V_M_real_V_1_dout),
    .p_outData_V_M_real_V_1_empty_n(p_outData_V_M_real_V_1_empty_n),
    .p_outData_V_M_real_V_1_read(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_1_read),
    .p_outData_V_M_imag_V_1_dout(p_outData_V_M_imag_V_1_dout),
    .p_outData_V_M_imag_V_1_empty_n(p_outData_V_M_imag_V_1_empty_n),
    .p_outData_V_M_imag_V_1_read(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_1_read),
    .data_out_TREADY(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TREADY),
    .zext_ln156(tmp_7_reg_827),
    .data_out_TDATA(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDATA),
    .data_out_TVALID(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID),
    .data_out_TKEEP(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TKEEP),
    .data_out_TSTRB(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TSTRB),
    .data_out_TUSER(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TUSER),
    .data_out_TLAST(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TLAST),
    .data_out_TID(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TID),
    .data_out_TDEST(grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDEST)
);

fft_top1_sdiv_10ns_32ns_9_14_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 9 ))
sdiv_10ns_32ns_9_14_seq_1_U248(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_648_ap_start),
    .done(grp_fu_648_ap_done),
    .din0(grp_fu_648_p0),
    .din1(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_pilot_width_4_out),
    .ce(1'b1),
    .dout(grp_fu_648_p2)
);

fft_top1_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U249(
    .din0(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_sym_num_2_out),
    .din1(grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_DATA_LEN_1_out),
    .dout(mul_fu_660_p2)
);

fft_top1_sdiv_32ns_10s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_10s_32_36_seq_1_U250(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_684_ap_start),
    .done(grp_fu_684_ap_done),
    .din0(mul_fu_660_p2),
    .din1(sub19_fu_674_p2),
    .ce(1'b1),
    .dout(grp_fu_684_p2)
);

fft_top1_fifo_w20_d2_S p_inData_V_M_real_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_din),
    .if_full_n(p_inData_V_M_real_V_0_full_n),
    .if_write(p_inData_V_M_real_V_0_write),
    .if_dout(p_inData_V_M_real_V_0_dout),
    .if_empty_n(p_inData_V_M_real_V_0_empty_n),
    .if_read(p_inData_V_M_real_V_0_read)
);

fft_top1_fifo_w20_d2_S p_inData_V_M_real_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_din),
    .if_full_n(p_inData_V_M_real_V_1_full_n),
    .if_write(p_inData_V_M_real_V_1_write),
    .if_dout(p_inData_V_M_real_V_1_dout),
    .if_empty_n(p_inData_V_M_real_V_1_empty_n),
    .if_read(p_inData_V_M_real_V_1_read)
);

fft_top1_fifo_w20_d2_S p_inData_V_M_imag_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_din),
    .if_full_n(p_inData_V_M_imag_V_0_full_n),
    .if_write(p_inData_V_M_imag_V_0_write),
    .if_dout(p_inData_V_M_imag_V_0_dout),
    .if_empty_n(p_inData_V_M_imag_V_0_empty_n),
    .if_read(p_inData_V_M_imag_V_0_read)
);

fft_top1_fifo_w20_d2_S p_inData_V_M_imag_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_din),
    .if_full_n(p_inData_V_M_imag_V_1_full_n),
    .if_write(p_inData_V_M_imag_V_1_write),
    .if_dout(p_inData_V_M_imag_V_1_dout),
    .if_empty_n(p_inData_V_M_imag_V_1_empty_n),
    .if_read(p_inData_V_M_imag_V_1_read)
);

fft_top1_fifo_w27_d2_S p_outData_V_M_real_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_din),
    .if_full_n(p_outData_V_M_real_V_0_full_n),
    .if_write(p_outData_V_M_real_V_0_write),
    .if_dout(p_outData_V_M_real_V_0_dout),
    .if_empty_n(p_outData_V_M_real_V_0_empty_n),
    .if_read(p_outData_V_M_real_V_0_read)
);

fft_top1_fifo_w27_d2_S p_outData_V_M_real_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_din),
    .if_full_n(p_outData_V_M_real_V_1_full_n),
    .if_write(p_outData_V_M_real_V_1_write),
    .if_dout(p_outData_V_M_real_V_1_dout),
    .if_empty_n(p_outData_V_M_real_V_1_empty_n),
    .if_read(p_outData_V_M_real_V_1_read)
);

fft_top1_fifo_w27_d2_S p_outData_V_M_imag_V_0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_din),
    .if_full_n(p_outData_V_M_imag_V_0_full_n),
    .if_write(p_outData_V_M_imag_V_0_write),
    .if_dout(p_outData_V_M_imag_V_0_dout),
    .if_empty_n(p_outData_V_M_imag_V_0_empty_n),
    .if_read(p_outData_V_M_imag_V_0_read)
);

fft_top1_fifo_w27_d2_S p_outData_V_M_imag_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_din),
    .if_full_n(p_outData_V_M_imag_V_1_full_n),
    .if_write(p_outData_V_M_imag_V_1_write),
    .if_dout(p_outData_V_M_imag_V_1_dout),
    .if_empty_n(p_outData_V_M_imag_V_1_empty_n),
    .if_read(p_outData_V_M_imag_V_1_read)
);

fft_top1_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDATA),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_data_V_U_ack_in),
    .data_out(data_in_TDATA_int_regslice),
    .vld_out(data_in_TVALID_int_regslice),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_data_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TKEEP),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_keep_V_U_ack_in),
    .data_out(data_in_TKEEP_int_regslice),
    .vld_out(regslice_both_data_in_V_keep_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_keep_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TSTRB),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_strb_V_U_ack_in),
    .data_out(data_in_TSTRB_int_regslice),
    .vld_out(regslice_both_data_in_V_strb_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_strb_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TUSER),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_user_V_U_ack_in),
    .data_out(data_in_TUSER_int_regslice),
    .vld_out(regslice_both_data_in_V_user_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_user_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TLAST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_last_V_U_ack_in),
    .data_out(data_in_TLAST_int_regslice),
    .vld_out(regslice_both_data_in_V_last_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_last_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TID),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_id_V_U_ack_in),
    .data_out(data_in_TID_int_regslice),
    .vld_out(regslice_both_data_in_V_id_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_id_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDEST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_dest_V_U_ack_in),
    .data_out(data_in_TDEST_int_regslice),
    .vld_out(regslice_both_data_in_V_dest_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_dest_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDATA_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(data_out_TREADY_int_regslice),
    .data_out(data_out_TDATA),
    .vld_out(regslice_both_data_out_V_data_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_data_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TKEEP_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_keep_V_U_ack_in_dummy),
    .data_out(data_out_TKEEP),
    .vld_out(regslice_both_data_out_V_keep_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_keep_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TSTRB_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_strb_V_U_ack_in_dummy),
    .data_out(data_out_TSTRB),
    .vld_out(regslice_both_data_out_V_strb_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_strb_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TUSER_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_user_V_U_ack_in_dummy),
    .data_out(data_out_TUSER),
    .vld_out(regslice_both_data_out_V_user_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_user_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TLAST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_last_V_U_ack_in_dummy),
    .data_out(data_out_TLAST),
    .vld_out(regslice_both_data_out_V_last_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_last_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TID_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_id_V_U_ack_in_dummy),
    .data_out(data_out_TID),
    .vld_out(regslice_both_data_out_V_id_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_id_V_U_apdone_blk)
);

fft_top1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDEST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_dest_V_U_ack_in_dummy),
    .data_out(data_out_TDEST),
    .vld_out(regslice_both_data_out_V_dest_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56))) begin
            ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done <= 1'b0;
        end else if ((grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done == 1'b1)) begin
            ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56))) begin
            ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready <= 1'b0;
        end else if ((grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_ready == 1'b1)) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln156_fu_690_p2 == 1'd1))) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg <= 1'b1;
        end else if ((grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_ready == 1'b1)) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln167_fu_717_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg <= 1'b1;
        end else if ((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_ready == 1'b1)) begin
            grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln167_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)))) begin
            grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg <= 1'b1;
        end else if ((grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready == 1'b1)) begin
            grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln156_fu_690_p2 == 1'd1))) begin
        k_fu_350 <= 31'd0;
    end else if (((icmp_ln167_fu_717_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        k_fu_350 <= k_2_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        div20_reg_812 <= grp_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln156_fu_690_p2 == 1'd1))) begin
        tmp_7_reg_827[38 : 7] <= tmp_7_fu_696_p3[38 : 7];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state56_on_subcall_done)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state58))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state58))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        data_in_TREADY_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_data_in_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_in_TREADY_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_in_TREADY;
    end else begin
        data_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TDATA_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TDATA_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDATA;
    end else begin
        data_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TDEST_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TDEST;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TDEST_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TDEST;
    end else begin
        data_out_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TID_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TID;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TID_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TID;
    end else begin
        data_out_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TKEEP_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TKEEP;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TKEEP_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TKEEP;
    end else begin
        data_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TLAST_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TLAST;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TLAST_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TLAST;
    end else begin
        data_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TSTRB_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TSTRB_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TSTRB;
    end else begin
        data_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        data_out_TUSER_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TUSER;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID == 1'b1))) begin
        data_out_TUSER_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TUSER;
    end else begin
        data_out_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        data_out_TVALID_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out_TVALID_int_regslice = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TVALID;
    end else begin
        data_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_648_ap_start = 1'b1;
    end else begin
        grp_fu_648_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_684_ap_start = 1'b1;
    end else begin
        grp_fu_684_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56))) begin
        grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_continue = 1'b1;
    end else begin
        grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_inData_V_M_imag_V_0_read = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_0_read;
    end else begin
        p_inData_V_M_imag_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_inData_V_M_imag_V_0_write = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_0_write;
    end else begin
        p_inData_V_M_imag_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_inData_V_M_imag_V_1_read = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_1_0_0_02_read;
    end else begin
        p_inData_V_M_imag_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_inData_V_M_imag_V_1_write = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_imag_V_1_write;
    end else begin
        p_inData_V_M_imag_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_inData_V_M_real_V_0_read = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_0_read;
    end else begin
        p_inData_V_M_real_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_inData_V_M_real_V_0_write = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_0_write;
    end else begin
        p_inData_V_M_real_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_inData_V_M_real_V_1_read = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftInData_0_0_0_0_01_read;
    end else begin
        p_inData_V_M_real_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_inData_V_M_real_V_1_write = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_p_inData_V_M_real_V_1_write;
    end else begin
        p_inData_V_M_real_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_outData_V_M_imag_V_0_read = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_0_read;
    end else begin
        p_outData_V_M_imag_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_outData_V_M_imag_V_0_write = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_0_write;
    end else begin
        p_outData_V_M_imag_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_outData_V_M_imag_V_1_read = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_imag_V_1_read;
    end else begin
        p_outData_V_M_imag_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_outData_V_M_imag_V_1_write = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_1_0_0_04_write;
    end else begin
        p_outData_V_M_imag_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_outData_V_M_real_V_0_read = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_0_read;
    end else begin
        p_outData_V_M_real_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_outData_V_M_real_V_0_write = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_0_write;
    end else begin
        p_outData_V_M_real_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_outData_V_M_real_V_1_read = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_p_outData_V_M_real_V_1_read;
    end else begin
        p_outData_V_M_real_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_outData_V_M_real_V_1_write = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_p_fftOutData_0_0_0_0_03_write;
    end else begin
        p_outData_V_M_real_V_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln156_fu_690_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((icmp_ln167_fu_717_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

always @ (*) begin
    ap_block_state56_on_subcall_done = ((ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready & ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done) == 1'b0);
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done = (grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done | ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_done);

assign ap_sync_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready = (grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready | ap_sync_reg_grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_ready);

assign data_in_TREADY = regslice_both_data_in_V_data_V_U_ack_in;

assign data_out_TVALID = regslice_both_data_out_V_data_V_U_vld_out;

assign div_cast_cast_cast_fu_670_p1 = $signed(empty_74_fu_666_p1);

assign empty_74_fu_666_p1 = grp_fu_648_p2[8:0];

assign grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start = grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_ap_start_reg;

assign grp_fft_top1_Pipeline_VITIS_LOOP_134_1_fu_354_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state3);

assign grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start = grp_fft_top1_Pipeline_VITIS_LOOP_156_2_VITIS_LOOP_157_3_VITIS_LOOP_158_4_fu_389_ap_start_reg;

assign grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start = grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_ap_start_reg;

assign grp_fft_top1_Pipeline_VITIS_LOOP_171_6_VITIS_LOOP_172_7_VITIS_LOOP_173_8_fu_622_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state57);

assign grp_fu_648_p0 = 32'd128;

assign grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start = grp_innerFFT_128_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_412_ap_start_reg;

assign icmp_ln156_fu_690_p2 = (($signed(grp_fu_684_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_717_p2 = ((zext_ln167_fu_713_p1 == div20_reg_812) ? 1'b1 : 1'b0);

assign k_2_fu_722_p2 = (k_fu_350 + 31'd1);

assign sub19_fu_674_p2 = ($signed(10'd128) - $signed(div_cast_cast_cast_fu_670_p1));

assign tmp_7_fu_696_p3 = {{grp_fu_684_p2}, {7'd0}};

assign zext_ln167_fu_713_p1 = k_fu_350;

always @ (posedge ap_clk) begin
    tmp_7_reg_827[6:0] <= 7'b0000000;
end

endmodule //fft_top1
