
006_HseMeasurement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800035c  08000364  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800035c  0800035c  00010364  2**0
                  CONTENTS
  4 .ARM          00000000  0800035c  0800035c  00010364  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800035c  08000364  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800035c  0800035c  0001035c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000360  08000360  00010360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010364  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010364  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000116  00000000  00000000  0001038e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000086  00000000  00000000  000104a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  00010530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  00010578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fbe  00000000  00000000  000105a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000446  00000000  00000000  00011566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003dca  00000000  00000000  000119ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00015776  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000058  00000000  00000000  000157cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000344 	.word	0x08000344

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000344 	.word	0x08000344

080001ec <main>:
#define BIT_17                          (1UL << 17)
#define BIT_22                          (1UL << 22)
#define BIT_25                          (1UL << 25)
#define BIT_26                          (1UL << 26)

int main(void) {
 80001ec:	b480      	push	{r7}
 80001ee:	b087      	sub	sp, #28
 80001f0:	af00      	add	r7, sp, #0
    uint32_t *pRccCtrlReg = (uint32_t*) RCC_CTRL_REG_ADDRESS ;
 80001f2:	4b28      	ldr	r3, [pc, #160]	; (8000294 <main+0xa8>)
 80001f4:	617b      	str	r3, [r7, #20]
    uint32_t *pRccCfgrReg = (uint32_t*) RCC_CFGR_REG_ADDR ;
 80001f6:	4b28      	ldr	r3, [pc, #160]	; (8000298 <main+0xac>)
 80001f8:	613b      	str	r3, [r7, #16]

    // 1. Enable the HSE clock using HSEON bit (RCC_CR)
    *pRccCtrlReg |= BIT_16 ;
 80001fa:	697b      	ldr	r3, [r7, #20]
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000202:	697b      	ldr	r3, [r7, #20]
 8000204:	601a      	str	r2, [r3, #0]

    // 2. Wait until HSE clock from external crystal stabilizes
    while (! (*pRccCtrlReg & BIT_17)) ;
 8000206:	bf00      	nop
 8000208:	697b      	ldr	r3, [r7, #20]
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <main+0x1c>

    // 4. Switch the system clock to HSE
    *pRccCfgrReg |= BIT_0 ;
 8000214:	693b      	ldr	r3, [r7, #16]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f043 0201 	orr.w	r2, r3, #1
 800021c:	693b      	ldr	r3, [r7, #16]
 800021e:	601a      	str	r2, [r3, #0]

/******************************** MCOx Settings ********************************/
    // 1. Enable the RCC_CFGR MCO1 bit fields to select HSE as clock source
    *pRccCfgrReg &= ~(0x3 << 21) ;   // Clear
 8000220:	693b      	ldr	r3, [r7, #16]
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	f423 02c0 	bic.w	r2, r3, #6291456	; 0x600000
 8000228:	693b      	ldr	r3, [r7, #16]
 800022a:	601a      	str	r2, [r3, #0]
    *pRccCfgrReg |= BIT_22 ;         // Set
 800022c:	693b      	ldr	r3, [r7, #16]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000234:	693b      	ldr	r3, [r7, #16]
 8000236:	601a      	str	r2, [r3, #0]
    // Configure MCO1 precaler to divide by 4 ; ref manual is wrong - should be 26:24 rather than 24:26
    *pRccCfgrReg |= BIT_26 ;
 8000238:	693b      	ldr	r3, [r7, #16]
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8000240:	693b      	ldr	r3, [r7, #16]
 8000242:	601a      	str	r2, [r3, #0]
    *pRccCfgrReg |= BIT_25 ;
 8000244:	693b      	ldr	r3, [r7, #16]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800024c:	693b      	ldr	r3, [r7, #16]
 800024e:	601a      	str	r2, [r3, #0]
     * because the code is related to GPIO configurations, which will be
     * covered in later sections of this course
     */
    
    // 3. Enable the peripheral clock for GPIOA peripheral
    uint32_t *pRccAhb1Enr = (uint32_t*)(RCC_BASE_ADDR + RCC_AHB1_EN_REG_OFFSET) ;
 8000250:	4b12      	ldr	r3, [pc, #72]	; (800029c <main+0xb0>)
 8000252:	60fb      	str	r3, [r7, #12]
    *pRccAhb1Enr |= BIT_0 ;                                                                 // Enable GPIOA peripheral clock
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	f043 0201 	orr.w	r2, r3, #1
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	601a      	str	r2, [r3, #0]

    // 4. Configure the mode of GPIOA pin 8 as alternate function mode
    uint32_t *pGPIOAModeReg = (uint32_t*)(GPIOA_BASE_ADDR + GPIOA_PORT_MODE_REG_OFFSET) ;
 8000260:	4b0f      	ldr	r3, [pc, #60]	; (80002a0 <main+0xb4>)
 8000262:	60bb      	str	r3, [r7, #8]
    *pGPIOAModeReg &= ~(0x03 << 16) ;                                                       // Clear MODER8[1:0]
 8000264:	68bb      	ldr	r3, [r7, #8]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800026c:	68bb      	ldr	r3, [r7, #8]
 800026e:	601a      	str	r2, [r3, #0]
    *pGPIOAModeReg |= (0x02 << 16) ;                                                        // Set MODER8[1:0] into Alternate Function Mode
 8000270:	68bb      	ldr	r3, [r7, #8]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	601a      	str	r2, [r3, #0]

    // 5. Configure the alternation function register to set the mode 0 for PA8
    uint32_t *pGPiOAAltFunHighReg = (uint32_t*)(GPIOA_BASE_ADDR + GPIOA_ALT_FUN_HIGH_REG_OFFSET) ;
 800027c:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <main+0xb8>)
 800027e:	607b      	str	r3, [r7, #4]
     * other board, then you can skip the testing and come back to this section to modify the code
     * when you have a better understanding of GPIO settings
     * 
     * This code does, however, work just fine on the STM32F429ZIT Discovery 1 board.
     */
    *pGPiOAAltFunHighReg *= ~(0xF << 0) ;                                                   // Clear all bits in AFRH8[3:0]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	681a      	ldr	r2, [r3, #0]
 8000284:	4613      	mov	r3, r2
 8000286:	071b      	lsls	r3, r3, #28
 8000288:	1a9b      	subs	r3, r3, r2
 800028a:	011b      	lsls	r3, r3, #4
 800028c:	461a      	mov	r2, r3
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	601a      	str	r2, [r3, #0]
    /* Loop forever */
	for(;;);
 8000292:	e7fe      	b.n	8000292 <main+0xa6>
 8000294:	40023800 	.word	0x40023800
 8000298:	40023808 	.word	0x40023808
 800029c:	40023830 	.word	0x40023830
 80002a0:	40020000 	.word	0x40020000
 80002a4:	40020024 	.word	0x40020024

080002a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a8:	480d      	ldr	r0, [pc, #52]	; (80002e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002b2:	490d      	ldr	r1, [pc, #52]	; (80002e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b4:	4a0d      	ldr	r2, [pc, #52]	; (80002ec <LoopForever+0xe>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b8:	e002      	b.n	80002c0 <LoopCopyDataInit>

080002ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002be:	3304      	adds	r3, #4

080002c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c4:	d3f9      	bcc.n	80002ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c6:	4a0a      	ldr	r2, [pc, #40]	; (80002f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c8:	4c0a      	ldr	r4, [pc, #40]	; (80002f4 <LoopForever+0x16>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002cc:	e001      	b.n	80002d2 <LoopFillZerobss>

080002ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d0:	3204      	adds	r2, #4

080002d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d4:	d3fb      	bcc.n	80002ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002d6:	f000 f811 	bl	80002fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002da:	f7ff ff87 	bl	80001ec <main>

080002de <LoopForever>:

LoopForever:
    b LoopForever
 80002de:	e7fe      	b.n	80002de <LoopForever>
  ldr   r0, =_estack
 80002e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80002e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002ec:	08000364 	.word	0x08000364
  ldr r2, =_sbss
 80002f0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f4:	2000001c 	.word	0x2000001c

080002f8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f8:	e7fe      	b.n	80002f8 <ADC_IRQHandler>
	...

080002fc <__libc_init_array>:
 80002fc:	b570      	push	{r4, r5, r6, lr}
 80002fe:	4d0d      	ldr	r5, [pc, #52]	; (8000334 <__libc_init_array+0x38>)
 8000300:	4c0d      	ldr	r4, [pc, #52]	; (8000338 <__libc_init_array+0x3c>)
 8000302:	1b64      	subs	r4, r4, r5
 8000304:	10a4      	asrs	r4, r4, #2
 8000306:	2600      	movs	r6, #0
 8000308:	42a6      	cmp	r6, r4
 800030a:	d109      	bne.n	8000320 <__libc_init_array+0x24>
 800030c:	4d0b      	ldr	r5, [pc, #44]	; (800033c <__libc_init_array+0x40>)
 800030e:	4c0c      	ldr	r4, [pc, #48]	; (8000340 <__libc_init_array+0x44>)
 8000310:	f000 f818 	bl	8000344 <_init>
 8000314:	1b64      	subs	r4, r4, r5
 8000316:	10a4      	asrs	r4, r4, #2
 8000318:	2600      	movs	r6, #0
 800031a:	42a6      	cmp	r6, r4
 800031c:	d105      	bne.n	800032a <__libc_init_array+0x2e>
 800031e:	bd70      	pop	{r4, r5, r6, pc}
 8000320:	f855 3b04 	ldr.w	r3, [r5], #4
 8000324:	4798      	blx	r3
 8000326:	3601      	adds	r6, #1
 8000328:	e7ee      	b.n	8000308 <__libc_init_array+0xc>
 800032a:	f855 3b04 	ldr.w	r3, [r5], #4
 800032e:	4798      	blx	r3
 8000330:	3601      	adds	r6, #1
 8000332:	e7f2      	b.n	800031a <__libc_init_array+0x1e>
 8000334:	0800035c 	.word	0x0800035c
 8000338:	0800035c 	.word	0x0800035c
 800033c:	0800035c 	.word	0x0800035c
 8000340:	08000360 	.word	0x08000360

08000344 <_init>:
 8000344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000346:	bf00      	nop
 8000348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034a:	bc08      	pop	{r3}
 800034c:	469e      	mov	lr, r3
 800034e:	4770      	bx	lr

08000350 <_fini>:
 8000350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000352:	bf00      	nop
 8000354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000356:	bc08      	pop	{r3}
 8000358:	469e      	mov	lr, r3
 800035a:	4770      	bx	lr
