// Seed: 607550153
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri id_9
);
  assign id_5 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4
    , id_10,
    output logic id_5,
    output uwire id_6,
    input  wand  id_7,
    input  wire  id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_3,
      id_6,
      id_8,
      id_1,
      id_0,
      id_7,
      id_0,
      id_0
  );
  logic id_12;
  always id_5 = id_2;
endmodule
