
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  0000106e  00001102  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000106e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800132  00800132  00001134  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001134  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001190  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  000011cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000234e  00000000  00000000  0000127c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000adb  00000000  00000000  000035ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dd2  00000000  00000000  000040a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001d4  00000000  00000000  00004e78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000830  00000000  00000000  0000504c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001c07  00000000  00000000  0000587c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00007483  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
       6:	00 00       	nop
       8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
       a:	00 00       	nop
       c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
       e:	00 00       	nop
      10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
      12:	00 00       	nop
      14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
      16:	00 00       	nop
      18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
      22:	00 00       	nop
      24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
      26:	00 00       	nop
      28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
      32:	00 00       	nop
      34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
      36:	00 00       	nop
      38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7c c2       	rjmp	.+1272   	; 0x536 <__vector_15>
      3e:	00 00       	nop
      40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
      42:	00 00       	nop
      44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
      46:	00 00       	nop
      48:	64 c2       	rjmp	.+1224   	; 0x512 <__vector_18>
      4a:	00 00       	nop
      4c:	3a c2       	rjmp	.+1140   	; 0x4c2 <__vector_19>
      4e:	00 00       	nop
      50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
      52:	00 00       	nop
      54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
      56:	00 00       	nop
      58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
      62:	00 00       	nop
      64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
      66:	00 00       	nop
      68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
      72:	00 00       	nop
      74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
      76:	00 00       	nop
      78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
      82:	00 00       	nop
      84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
      86:	00 00       	nop
      88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee e6       	ldi	r30, 0x6E	; 110
      a0:	f0 e1       	ldi	r31, 0x10	; 16
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 33       	cpi	r26, 0x32	; 50
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a2 e3       	ldi	r26, 0x32	; 50
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	aa 33       	cpi	r26, 0x3A	; 58
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	6d d2       	rcall	.+1242   	; 0x59e <main>
      c4:	d2 c7       	rjmp	.+4004   	; 0x106a <_exit>

000000c6 <__bad_interrupt>:
      c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <usart0_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      c8:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      cc:	87 e1       	ldi	r24, 0x17	; 23
      ce:	89 b9       	out	0x09, r24	; 9
      d0:	1b b8       	out	0x0b, r1	; 11
      d2:	88 e9       	ldi	r24, 0x98	; 152
      d4:	8a b9       	out	0x0a, r24	; 10
      d6:	86 e0       	ldi	r24, 0x06	; 6
      d8:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      dc:	08 95       	ret

000000de <SRF02_i2C_Write>:
      de:	94 ea       	ldi	r25, 0xA4	; 164
      e0:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
      e4:	20 e0       	ldi	r18, 0x00	; 0
      e6:	30 e0       	ldi	r19, 0x00	; 0
      e8:	06 c0       	rjmp	.+12     	; 0xf6 <SRF02_i2C_Write+0x18>
      ea:	f9 01       	movw	r30, r18
      ec:	31 96       	adiw	r30, 0x01	; 1
      ee:	21 3d       	cpi	r18, 0xD1	; 209
      f0:	37 40       	sbci	r19, 0x07	; 7
      f2:	38 f4       	brcc	.+14     	; 0x102 <SRF02_i2C_Write+0x24>
      f4:	9f 01       	movw	r18, r30
      f6:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
      fa:	99 23       	and	r25, r25
      fc:	b4 f7       	brge	.-20     	; 0xea <SRF02_i2C_Write+0xc>
      fe:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     102:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     106:	84 e8       	ldi	r24, 0x84	; 132
     108:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     10c:	80 e0       	ldi	r24, 0x00	; 0
     10e:	90 e0       	ldi	r25, 0x00	; 0
     110:	07 c0       	rjmp	.+14     	; 0x120 <SRF02_i2C_Write+0x42>
     112:	9c 01       	movw	r18, r24
     114:	2f 5f       	subi	r18, 0xFF	; 255
     116:	3f 4f       	sbci	r19, 0xFF	; 255
     118:	81 3d       	cpi	r24, 0xD1	; 209
     11a:	97 40       	sbci	r25, 0x07	; 7
     11c:	60 f4       	brcc	.+24     	; 0x136 <SRF02_i2C_Write+0x58>
     11e:	c9 01       	movw	r24, r18
     120:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     124:	22 23       	and	r18, r18
     126:	ac f7       	brge	.-22     	; 0x112 <SRF02_i2C_Write+0x34>
     128:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     12c:	88 7f       	andi	r24, 0xF8	; 248
     12e:	88 31       	cpi	r24, 0x18	; 24
     130:	21 f0       	breq	.+8      	; 0x13a <SRF02_i2C_Write+0x5c>
     132:	82 e0       	ldi	r24, 0x02	; 2
     134:	03 c0       	rjmp	.+6      	; 0x13c <SRF02_i2C_Write+0x5e>
     136:	81 e0       	ldi	r24, 0x01	; 1
     138:	01 c0       	rjmp	.+2      	; 0x13c <SRF02_i2C_Write+0x5e>
     13a:	80 e0       	ldi	r24, 0x00	; 0
     13c:	81 11       	cpse	r24, r1
     13e:	3d c0       	rjmp	.+122    	; 0x1ba <SRF02_i2C_Write+0xdc>
     140:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     144:	94 e8       	ldi	r25, 0x84	; 132
     146:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     14a:	20 e0       	ldi	r18, 0x00	; 0
     14c:	30 e0       	ldi	r19, 0x00	; 0
     14e:	07 c0       	rjmp	.+14     	; 0x15e <SRF02_i2C_Write+0x80>
     150:	b9 01       	movw	r22, r18
     152:	6f 5f       	subi	r22, 0xFF	; 255
     154:	7f 4f       	sbci	r23, 0xFF	; 255
     156:	21 3d       	cpi	r18, 0xD1	; 209
     158:	37 40       	sbci	r19, 0x07	; 7
     15a:	60 f4       	brcc	.+24     	; 0x174 <SRF02_i2C_Write+0x96>
     15c:	9b 01       	movw	r18, r22
     15e:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     162:	99 23       	and	r25, r25
     164:	ac f7       	brge	.-22     	; 0x150 <SRF02_i2C_Write+0x72>
     166:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     16a:	98 7f       	andi	r25, 0xF8	; 248
     16c:	98 32       	cpi	r25, 0x28	; 40
     16e:	19 f0       	breq	.+6      	; 0x176 <SRF02_i2C_Write+0x98>
     170:	82 e0       	ldi	r24, 0x02	; 2
     172:	01 c0       	rjmp	.+2      	; 0x176 <SRF02_i2C_Write+0x98>
     174:	81 e0       	ldi	r24, 0x01	; 1
     176:	81 11       	cpse	r24, r1
     178:	20 c0       	rjmp	.+64     	; 0x1ba <SRF02_i2C_Write+0xdc>
     17a:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     17e:	94 e8       	ldi	r25, 0x84	; 132
     180:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     184:	20 e0       	ldi	r18, 0x00	; 0
     186:	30 e0       	ldi	r19, 0x00	; 0
     188:	07 c0       	rjmp	.+14     	; 0x198 <SRF02_i2C_Write+0xba>
     18a:	a9 01       	movw	r20, r18
     18c:	4f 5f       	subi	r20, 0xFF	; 255
     18e:	5f 4f       	sbci	r21, 0xFF	; 255
     190:	21 3d       	cpi	r18, 0xD1	; 209
     192:	37 40       	sbci	r19, 0x07	; 7
     194:	60 f4       	brcc	.+24     	; 0x1ae <SRF02_i2C_Write+0xd0>
     196:	9a 01       	movw	r18, r20
     198:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     19c:	99 23       	and	r25, r25
     19e:	ac f7       	brge	.-22     	; 0x18a <SRF02_i2C_Write+0xac>
     1a0:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1a4:	98 7f       	andi	r25, 0xF8	; 248
     1a6:	98 32       	cpi	r25, 0x28	; 40
     1a8:	19 f0       	breq	.+6      	; 0x1b0 <SRF02_i2C_Write+0xd2>
     1aa:	82 e0       	ldi	r24, 0x02	; 2
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <SRF02_i2C_Write+0xd2>
     1ae:	81 e0       	ldi	r24, 0x01	; 1
     1b0:	81 11       	cpse	r24, r1
     1b2:	03 c0       	rjmp	.+6      	; 0x1ba <SRF02_i2C_Write+0xdc>
     1b4:	94 e9       	ldi	r25, 0x94	; 148
     1b6:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1ba:	08 95       	ret

000001bc <SRF02_i2C_Read>:
     1bc:	94 ea       	ldi	r25, 0xA4	; 164
     1be:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c2:	20 e0       	ldi	r18, 0x00	; 0
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	06 c0       	rjmp	.+12     	; 0x1d4 <SRF02_i2C_Read+0x18>
     1c8:	f9 01       	movw	r30, r18
     1ca:	31 96       	adiw	r30, 0x01	; 1
     1cc:	21 3d       	cpi	r18, 0xD1	; 209
     1ce:	37 40       	sbci	r19, 0x07	; 7
     1d0:	38 f4       	brcc	.+14     	; 0x1e0 <SRF02_i2C_Read+0x24>
     1d2:	9f 01       	movw	r18, r30
     1d4:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1d8:	99 23       	and	r25, r25
     1da:	b4 f7       	brge	.-20     	; 0x1c8 <SRF02_i2C_Read+0xc>
     1dc:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1e0:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1e4:	94 e8       	ldi	r25, 0x84	; 132
     1e6:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1ea:	20 e0       	ldi	r18, 0x00	; 0
     1ec:	30 e0       	ldi	r19, 0x00	; 0
     1ee:	06 c0       	rjmp	.+12     	; 0x1fc <SRF02_i2C_Read+0x40>
     1f0:	f9 01       	movw	r30, r18
     1f2:	31 96       	adiw	r30, 0x01	; 1
     1f4:	21 3d       	cpi	r18, 0xD1	; 209
     1f6:	37 40       	sbci	r19, 0x07	; 7
     1f8:	60 f4       	brcc	.+24     	; 0x212 <SRF02_i2C_Read+0x56>
     1fa:	9f 01       	movw	r18, r30
     1fc:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     200:	99 23       	and	r25, r25
     202:	b4 f7       	brge	.-20     	; 0x1f0 <SRF02_i2C_Read+0x34>
     204:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     208:	98 7f       	andi	r25, 0xF8	; 248
     20a:	98 31       	cpi	r25, 0x18	; 24
     20c:	21 f0       	breq	.+8      	; 0x216 <SRF02_i2C_Read+0x5a>
     20e:	e2 e0       	ldi	r30, 0x02	; 2
     210:	03 c0       	rjmp	.+6      	; 0x218 <SRF02_i2C_Read+0x5c>
     212:	e1 e0       	ldi	r30, 0x01	; 1
     214:	01 c0       	rjmp	.+2      	; 0x218 <SRF02_i2C_Read+0x5c>
     216:	e0 e0       	ldi	r30, 0x00	; 0
     218:	e1 11       	cpse	r30, r1
     21a:	7b c0       	rjmp	.+246    	; 0x312 <SRF02_i2C_Read+0x156>
     21c:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     220:	94 e8       	ldi	r25, 0x84	; 132
     222:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     226:	20 e0       	ldi	r18, 0x00	; 0
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	07 c0       	rjmp	.+14     	; 0x23a <SRF02_i2C_Read+0x7e>
     22c:	b9 01       	movw	r22, r18
     22e:	6f 5f       	subi	r22, 0xFF	; 255
     230:	7f 4f       	sbci	r23, 0xFF	; 255
     232:	21 3d       	cpi	r18, 0xD1	; 209
     234:	37 40       	sbci	r19, 0x07	; 7
     236:	60 f4       	brcc	.+24     	; 0x250 <SRF02_i2C_Read+0x94>
     238:	9b 01       	movw	r18, r22
     23a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     23e:	99 23       	and	r25, r25
     240:	ac f7       	brge	.-22     	; 0x22c <SRF02_i2C_Read+0x70>
     242:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     246:	98 7f       	andi	r25, 0xF8	; 248
     248:	98 32       	cpi	r25, 0x28	; 40
     24a:	19 f0       	breq	.+6      	; 0x252 <SRF02_i2C_Read+0x96>
     24c:	e2 e0       	ldi	r30, 0x02	; 2
     24e:	01 c0       	rjmp	.+2      	; 0x252 <SRF02_i2C_Read+0x96>
     250:	e1 e0       	ldi	r30, 0x01	; 1
     252:	e1 11       	cpse	r30, r1
     254:	5e c0       	rjmp	.+188    	; 0x312 <SRF02_i2C_Read+0x156>
     256:	94 ea       	ldi	r25, 0xA4	; 164
     258:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     25c:	20 e0       	ldi	r18, 0x00	; 0
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	07 c0       	rjmp	.+14     	; 0x270 <SRF02_i2C_Read+0xb4>
     262:	b9 01       	movw	r22, r18
     264:	6f 5f       	subi	r22, 0xFF	; 255
     266:	7f 4f       	sbci	r23, 0xFF	; 255
     268:	21 3d       	cpi	r18, 0xD1	; 209
     26a:	37 40       	sbci	r19, 0x07	; 7
     26c:	60 f4       	brcc	.+24     	; 0x286 <SRF02_i2C_Read+0xca>
     26e:	9b 01       	movw	r18, r22
     270:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     274:	99 23       	and	r25, r25
     276:	ac f7       	brge	.-22     	; 0x262 <SRF02_i2C_Read+0xa6>
     278:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     27c:	98 7f       	andi	r25, 0xF8	; 248
     27e:	90 31       	cpi	r25, 0x10	; 16
     280:	19 f0       	breq	.+6      	; 0x288 <SRF02_i2C_Read+0xcc>
     282:	e2 e0       	ldi	r30, 0x02	; 2
     284:	01 c0       	rjmp	.+2      	; 0x288 <SRF02_i2C_Read+0xcc>
     286:	e1 e0       	ldi	r30, 0x01	; 1
     288:	e1 11       	cpse	r30, r1
     28a:	43 c0       	rjmp	.+134    	; 0x312 <SRF02_i2C_Read+0x156>
     28c:	81 60       	ori	r24, 0x01	; 1
     28e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     292:	84 e8       	ldi	r24, 0x84	; 132
     294:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     298:	20 e0       	ldi	r18, 0x00	; 0
     29a:	30 e0       	ldi	r19, 0x00	; 0
     29c:	07 c0       	rjmp	.+14     	; 0x2ac <SRF02_i2C_Read+0xf0>
     29e:	b9 01       	movw	r22, r18
     2a0:	6f 5f       	subi	r22, 0xFF	; 255
     2a2:	7f 4f       	sbci	r23, 0xFF	; 255
     2a4:	21 3d       	cpi	r18, 0xD1	; 209
     2a6:	37 40       	sbci	r19, 0x07	; 7
     2a8:	60 f4       	brcc	.+24     	; 0x2c2 <SRF02_i2C_Read+0x106>
     2aa:	9b 01       	movw	r18, r22
     2ac:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2b0:	99 23       	and	r25, r25
     2b2:	ac f7       	brge	.-22     	; 0x29e <SRF02_i2C_Read+0xe2>
     2b4:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2b8:	88 7f       	andi	r24, 0xF8	; 248
     2ba:	80 34       	cpi	r24, 0x40	; 64
     2bc:	19 f0       	breq	.+6      	; 0x2c4 <SRF02_i2C_Read+0x108>
     2be:	e2 e0       	ldi	r30, 0x02	; 2
     2c0:	01 c0       	rjmp	.+2      	; 0x2c4 <SRF02_i2C_Read+0x108>
     2c2:	e1 e0       	ldi	r30, 0x01	; 1
     2c4:	e1 11       	cpse	r30, r1
     2c6:	25 c0       	rjmp	.+74     	; 0x312 <SRF02_i2C_Read+0x156>
     2c8:	84 e8       	ldi	r24, 0x84	; 132
     2ca:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2ce:	20 e0       	ldi	r18, 0x00	; 0
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	06 c0       	rjmp	.+12     	; 0x2e0 <SRF02_i2C_Read+0x124>
     2d4:	c9 01       	movw	r24, r18
     2d6:	01 96       	adiw	r24, 0x01	; 1
     2d8:	21 3d       	cpi	r18, 0xD1	; 209
     2da:	37 40       	sbci	r19, 0x07	; 7
     2dc:	60 f4       	brcc	.+24     	; 0x2f6 <SRF02_i2C_Read+0x13a>
     2de:	9c 01       	movw	r18, r24
     2e0:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2e4:	88 23       	and	r24, r24
     2e6:	b4 f7       	brge	.-20     	; 0x2d4 <SRF02_i2C_Read+0x118>
     2e8:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ec:	88 7f       	andi	r24, 0xF8	; 248
     2ee:	88 35       	cpi	r24, 0x58	; 88
     2f0:	19 f0       	breq	.+6      	; 0x2f8 <SRF02_i2C_Read+0x13c>
     2f2:	e2 e0       	ldi	r30, 0x02	; 2
     2f4:	01 c0       	rjmp	.+2      	; 0x2f8 <SRF02_i2C_Read+0x13c>
     2f6:	e1 e0       	ldi	r30, 0x01	; 1
     2f8:	e1 11       	cpse	r30, r1
     2fa:	03 c0       	rjmp	.+6      	; 0x302 <SRF02_i2C_Read+0x146>
     2fc:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     300:	01 c0       	rjmp	.+2      	; 0x304 <SRF02_i2C_Read+0x148>
     302:	80 e0       	ldi	r24, 0x00	; 0
     304:	e1 11       	cpse	r30, r1
     306:	05 c0       	rjmp	.+10     	; 0x312 <SRF02_i2C_Read+0x156>
     308:	94 e9       	ldi	r25, 0x94	; 148
     30a:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     30e:	da 01       	movw	r26, r20
     310:	8c 93       	st	X, r24
     312:	8e 2f       	mov	r24, r30
     314:	08 95       	ret

00000316 <startRanging>:
     316:	41 e5       	ldi	r20, 0x51	; 81
     318:	60 e0       	ldi	r22, 0x00	; 0
     31a:	e1 ce       	rjmp	.-574    	; 0xde <SRF02_i2C_Write>
     31c:	08 95       	ret

0000031e <getRange>:
     31e:	ef 92       	push	r14
     320:	ff 92       	push	r15
     322:	1f 93       	push	r17
     324:	cf 93       	push	r28
     326:	df 93       	push	r29
     328:	1f 92       	push	r1
     32a:	cd b7       	in	r28, 0x3d	; 61
     32c:	de b7       	in	r29, 0x3e	; 62
     32e:	18 2f       	mov	r17, r24
     330:	7b 01       	movw	r14, r22
     332:	ae 01       	movw	r20, r28
     334:	4f 5f       	subi	r20, 0xFF	; 255
     336:	5f 4f       	sbci	r21, 0xFF	; 255
     338:	62 e0       	ldi	r22, 0x02	; 2
     33a:	40 df       	rcall	.-384    	; 0x1bc <SRF02_i2C_Read>
     33c:	88 23       	and	r24, r24
     33e:	11 f0       	breq	.+4      	; 0x344 <getRange+0x26>
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	16 c0       	rjmp	.+44     	; 0x370 <getRange+0x52>
     344:	89 81       	ldd	r24, Y+1	; 0x01
     346:	f7 01       	movw	r30, r14
     348:	10 82       	st	Z, r1
     34a:	81 83       	std	Z+1, r24	; 0x01
     34c:	ae 01       	movw	r20, r28
     34e:	4f 5f       	subi	r20, 0xFF	; 255
     350:	5f 4f       	sbci	r21, 0xFF	; 255
     352:	63 e0       	ldi	r22, 0x03	; 3
     354:	81 2f       	mov	r24, r17
     356:	32 df       	rcall	.-412    	; 0x1bc <SRF02_i2C_Read>
     358:	88 23       	and	r24, r24
     35a:	11 f0       	breq	.+4      	; 0x360 <getRange+0x42>
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	08 c0       	rjmp	.+16     	; 0x370 <getRange+0x52>
     360:	99 81       	ldd	r25, Y+1	; 0x01
     362:	f7 01       	movw	r30, r14
     364:	20 81       	ld	r18, Z
     366:	31 81       	ldd	r19, Z+1	; 0x01
     368:	29 2b       	or	r18, r25
     36a:	31 83       	std	Z+1, r19	; 0x01
     36c:	20 83       	st	Z, r18
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	0f 90       	pop	r0
     372:	df 91       	pop	r29
     374:	cf 91       	pop	r28
     376:	1f 91       	pop	r17
     378:	ff 90       	pop	r15
     37a:	ef 90       	pop	r14
     37c:	08 95       	ret

0000037e <Timer0_Init>:
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     37e:	8f e0       	ldi	r24, 0x0F	; 15
     380:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     382:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     384:	8e e0       	ldi	r24, 0x0E	; 14
     386:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     388:	82 e0       	ldi	r24, 0x02	; 2
     38a:	87 bf       	out	0x37, r24	; 55
     38c:	08 95       	ret

0000038e <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     38e:	81 ea       	ldi	r24, 0xA1	; 161
     390:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     392:	8a e0       	ldi	r24, 0x0A	; 10
     394:	8e bd       	out	0x2e, r24	; 46
     396:	08 95       	ret

00000398 <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     398:	81 ea       	ldi	r24, 0xA1	; 161
     39a:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     39e:	8a e0       	ldi	r24, 0x0A	; 10
     3a0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     3a4:	08 95       	ret

000003a6 <motor_speed_set>:
}



void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	9b bd       	out	0x2b, r25	; 43
     3aa:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     3ac:	99 bd       	out	0x29, r25	; 41
     3ae:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     3b0:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     3b4:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     3b8:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     3bc:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     3c0:	08 95       	ret

000003c2 <send_ultra_to_sub_uart0>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     3c2:	dc 01       	movw	r26, r24
     3c4:	11 96       	adiw	r26, 0x01	; 1
     3c6:	2c 91       	ld	r18, X
     3c8:	11 97       	sbiw	r26, 0x01	; 1
     3ca:	e4 e3       	ldi	r30, 0x34	; 52
     3cc:	f1 e0       	ldi	r31, 0x01	; 1
     3ce:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     3d0:	8c 91       	ld	r24, X
     3d2:	80 83       	st	Z, r24
	srf_buf_idx=0;
     3d4:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <srf_buf_idx>
	UCSR0B |= (1<<UDRIE0);
     3d8:	8a b1       	in	r24, 0x0a	; 10
     3da:	80 62       	ori	r24, 0x20	; 32
     3dc:	8a b9       	out	0x0a, r24	; 10
     3de:	08 95       	ret

000003e0 <main_rx_speedcmd_uart0>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     3e0:	20 91 36 01 	lds	r18, 0x0136	; 0x800136 <speedflag_buf>
     3e4:	fc 01       	movw	r30, r24
     3e6:	20 83       	st	Z, r18
     3e8:	08 95       	ret

000003ea <motor_driection>:
//초음파 센서값 받아오기



void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     3ea:	81 11       	cpse	r24, r1
     3ec:	19 c0       	rjmp	.+50     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     3ee:	82 b3       	in	r24, 0x12	; 18
     3f0:	80 61       	ori	r24, 0x10	; 16
     3f2:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     3f4:	82 b3       	in	r24, 0x12	; 18
     3f6:	8f 7d       	andi	r24, 0xDF	; 223
     3f8:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     3fa:	82 b3       	in	r24, 0x12	; 18
     3fc:	80 64       	ori	r24, 0x40	; 64
     3fe:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     400:	82 b3       	in	r24, 0x12	; 18
     402:	8f 77       	andi	r24, 0x7F	; 127
     404:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     406:	88 b3       	in	r24, 0x18	; 24
     408:	81 60       	ori	r24, 0x01	; 1
     40a:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     40c:	88 b3       	in	r24, 0x18	; 24
     40e:	8d 7f       	andi	r24, 0xFD	; 253
     410:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     412:	88 b3       	in	r24, 0x18	; 24
     414:	84 60       	ori	r24, 0x04	; 4
     416:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     418:	88 b3       	in	r24, 0x18	; 24
     41a:	87 7f       	andi	r24, 0xF7	; 247
     41c:	88 bb       	out	0x18, r24	; 24
     41e:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     420:	82 b3       	in	r24, 0x12	; 18
     422:	8f 7e       	andi	r24, 0xEF	; 239
     424:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     426:	82 b3       	in	r24, 0x12	; 18
     428:	80 62       	ori	r24, 0x20	; 32
     42a:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     42c:	82 b3       	in	r24, 0x12	; 18
     42e:	8f 7b       	andi	r24, 0xBF	; 191
     430:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     432:	82 b3       	in	r24, 0x12	; 18
     434:	80 68       	ori	r24, 0x80	; 128
     436:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     438:	88 b3       	in	r24, 0x18	; 24
     43a:	8e 7f       	andi	r24, 0xFE	; 254
     43c:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     43e:	88 b3       	in	r24, 0x18	; 24
     440:	82 60       	ori	r24, 0x02	; 2
     442:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     444:	88 b3       	in	r24, 0x18	; 24
     446:	8b 7f       	andi	r24, 0xFB	; 251
     448:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     44a:	88 b3       	in	r24, 0x18	; 24
     44c:	88 60       	ori	r24, 0x08	; 8
     44e:	88 bb       	out	0x18, r24	; 24
     450:	08 95       	ret

00000452 <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     452:	cf 93       	push	r28
     454:	df 93       	push	r29
     456:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     458:	81 30       	cpi	r24, 0x01	; 1
     45a:	21 f4       	brne	.+8      	; 0x464 <motor_drive+0x12>
		*speed=MOTOR_SPEED_basic;
     45c:	88 ec       	ldi	r24, 0xC8	; 200
     45e:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     460:	a2 df       	rcall	.-188    	; 0x3a6 <motor_speed_set>
     462:	2c c0       	rjmp	.+88     	; 0x4bc <motor_drive+0x6a>
		
	}
	else if (flag==SPEED_DOWN){
     464:	82 30       	cpi	r24, 0x02	; 2
     466:	21 f4       	brne	.+8      	; 0x470 <motor_drive+0x1e>
		*speed=MOTOR_SPEED_decrease;
     468:	86 e9       	ldi	r24, 0x96	; 150
		motor_speed_set(*speed);
     46a:	88 83       	st	Y, r24
     46c:	9c df       	rcall	.-200    	; 0x3a6 <motor_speed_set>
     46e:	26 c0       	rjmp	.+76     	; 0x4bc <motor_drive+0x6a>
		
	}
	else if(flag == SPEED_STAY){
     470:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     472:	19 f4       	brne	.+6      	; 0x47a <motor_drive+0x28>
     474:	88 81       	ld	r24, Y
     476:	97 df       	rcall	.-210    	; 0x3a6 <motor_speed_set>
     478:	21 c0       	rjmp	.+66     	; 0x4bc <motor_drive+0x6a>
	}

	else if(flag==MOTOR_STOP){
     47a:	83 30       	cpi	r24, 0x03	; 3
     47c:	f9 f4       	brne	.+62     	; 0x4bc <motor_drive+0x6a>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     47e:	88 81       	ld	r24, Y
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	11 c0       	rjmp	.+34     	; 0x4a6 <motor_drive+0x54>
			OCR1A = s;
     484:	9b bd       	out	0x2b, r25	; 43
     486:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     488:	99 bd       	out	0x29, r25	; 41
     48a:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     48c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     490:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     494:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     498:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     49c:	e3 e3       	ldi	r30, 0x33	; 51
     49e:	fb e2       	ldi	r31, 0x2B	; 43
     4a0:	31 97       	sbiw	r30, 0x01	; 1
     4a2:	f1 f7       	brne	.-4      	; 0x4a0 <motor_drive+0x4e>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     4a4:	0a 97       	sbiw	r24, 0x0a	; 10
     4a6:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     4a8:	6c f7       	brge	.-38     	; 0x484 <motor_drive+0x32>
     4aa:	80 e0       	ldi	r24, 0x00	; 0
     4ac:	7c df       	rcall	.-264    	; 0x3a6 <motor_speed_set>
		*speed=0;
     4ae:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     4b0:	82 b3       	in	r24, 0x12	; 18
     4b2:	8f 70       	andi	r24, 0x0F	; 15
     4b4:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     4b6:	88 b3       	in	r24, 0x18	; 24
     4b8:	80 7f       	andi	r24, 0xF0	; 240
     4ba:	88 bb       	out	0x18, r24	; 24
	}
	
}
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	08 95       	ret

000004c2 <__vector_19>:



/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     4c2:	1f 92       	push	r1
     4c4:	0f 92       	push	r0
     4c6:	0f b6       	in	r0, 0x3f	; 63
     4c8:	0f 92       	push	r0
     4ca:	11 24       	eor	r1, r1
     4cc:	0b b6       	in	r0, 0x3b	; 59
     4ce:	0f 92       	push	r0
     4d0:	8f 93       	push	r24
     4d2:	ef 93       	push	r30
     4d4:	ff 93       	push	r31
	//하위 부터전송
	UDR0=srf_buf[srf_buf_idx++];
     4d6:	e0 91 33 01 	lds	r30, 0x0133	; 0x800133 <srf_buf_idx>
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	8e 0f       	add	r24, r30
     4de:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <srf_buf_idx>
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	ec 5c       	subi	r30, 0xCC	; 204
     4e6:	fe 4f       	sbci	r31, 0xFE	; 254
     4e8:	80 81       	ld	r24, Z
     4ea:	8c b9       	out	0x0c, r24	; 12
	
	if(srf_buf_idx>=2){
     4ec:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <srf_buf_idx>
     4f0:	82 30       	cpi	r24, 0x02	; 2
     4f2:	28 f0       	brcs	.+10     	; 0x4fe <__vector_19+0x3c>
		UCSR0B &= ~(1<<UDRIE0);
     4f4:	8a b1       	in	r24, 0x0a	; 10
     4f6:	8f 7d       	andi	r24, 0xDF	; 223
     4f8:	8a b9       	out	0x0a, r24	; 10
		srf_buf_idx=0;
     4fa:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <srf_buf_idx>
	}
	
	
}
     4fe:	ff 91       	pop	r31
     500:	ef 91       	pop	r30
     502:	8f 91       	pop	r24
     504:	0f 90       	pop	r0
     506:	0b be       	out	0x3b, r0	; 59
     508:	0f 90       	pop	r0
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	0f 90       	pop	r0
     50e:	1f 90       	pop	r1
     510:	18 95       	reti

00000512 <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     512:	1f 92       	push	r1
     514:	0f 92       	push	r0
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	8f 93       	push	r24
	 speedflag_buf = UDR0;
     51e:	8c b1       	in	r24, 0x0c	; 12
     520:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <speedflag_buf>
	 
	 rx_complete_flag=true;
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <__data_end>
}
     52a:	8f 91       	pop	r24
     52c:	0f 90       	pop	r0
     52e:	0f be       	out	0x3f, r0	; 63
     530:	0f 90       	pop	r0
     532:	1f 90       	pop	r1
     534:	18 95       	reti

00000536 <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     536:	1f 92       	push	r1
     538:	0f 92       	push	r0
     53a:	0f b6       	in	r0, 0x3f	; 63
     53c:	0f 92       	push	r0
     53e:	11 24       	eor	r1, r1
     540:	2f 93       	push	r18
     542:	8f 93       	push	r24
     544:	9f 93       	push	r25
	ti_Cnt_1ms++;
     546:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <ti_Cnt_1ms>
     54a:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <ti_Cnt_1ms+0x1>
     54e:	01 96       	adiw	r24, 0x01	; 1
     550:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <ti_Cnt_1ms+0x1>
     554:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=1000){
     558:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <ti_Cnt_1ms>
     55c:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <ti_Cnt_1ms+0x1>
     560:	88 3e       	cpi	r24, 0xE8	; 232
     562:	93 40       	sbci	r25, 0x03	; 3
     564:	38 f0       	brcs	.+14     	; 0x574 <__vector_15+0x3e>
		measure_ready=1;
     566:	81 e0       	ldi	r24, 0x01	; 1
     568:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <measure_ready>
		ti_Cnt_1ms=0;
     56c:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <ti_Cnt_1ms+0x1>
     570:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ti_Cnt_1ms>
	}
}
     574:	9f 91       	pop	r25
     576:	8f 91       	pop	r24
     578:	2f 91       	pop	r18
     57a:	0f 90       	pop	r0
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	0f 90       	pop	r0
     580:	1f 90       	pop	r1
     582:	18 95       	reti

00000584 <disable_jtag>:
void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     584:	84 b7       	in	r24, 0x34	; 52
     586:	80 68       	ori	r24, 0x80	; 128
     588:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     58a:	84 b7       	in	r24, 0x34	; 52
     58c:	80 68       	ori	r24, 0x80	; 128
     58e:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     590:	84 b7       	in	r24, 0x34	; 52
     592:	80 68       	ori	r24, 0x80	; 128
     594:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     596:	84 b7       	in	r24, 0x34	; 52
     598:	80 68       	ori	r24, 0x80	; 128
     59a:	84 bf       	out	0x34, r24	; 52
     59c:	08 95       	ret

0000059e <main>:
}

int main(void)
{
     59e:	cf 93       	push	r28
     5a0:	df 93       	push	r29
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
     5a6:	ac 97       	sbiw	r28, 0x2c	; 44
     5a8:	0f b6       	in	r0, 0x3f	; 63
     5aa:	f8 94       	cli
     5ac:	de bf       	out	0x3e, r29	; 62
     5ae:	0f be       	out	0x3f, r0	; 63
     5b0:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     5b2:	e8 df       	rcall	.-48     	; 0x584 <disable_jtag>
	uint8_t speed=MOTOR_SPEED_basic;
     5b4:	88 ec       	ldi	r24, 0xC8	; 200
	usart0_init();
     5b6:	89 83       	std	Y+1, r24	; 0x01
     5b8:	87 dd       	rcall	.-1266   	; 0xc8 <usart0_init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     5ba:	8f ef       	ldi	r24, 0xFF	; 255
     5bc:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     5be:	e4 e6       	ldi	r30, 0x64	; 100
     5c0:	f0 e0       	ldi	r31, 0x00	; 0
     5c2:	80 81       	ld	r24, Z
     5c4:	87 60       	ori	r24, 0x07	; 7
     5c6:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     5c8:	e5 e6       	ldi	r30, 0x65	; 101
     5ca:	f0 e0       	ldi	r31, 0x00	; 0
     5cc:	80 81       	ld	r24, Z
     5ce:	8b 7f       	andi	r24, 0xFB	; 251
     5d0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5d2:	80 81       	ld	r24, Z
     5d4:	8d 7f       	andi	r24, 0xFD	; 253
     5d6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     5d8:	80 81       	ld	r24, Z
     5da:	81 60       	ori	r24, 0x01	; 1
     5dc:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5de:	86 ef       	ldi	r24, 0xF6	; 246
     5e0:	8a 95       	dec	r24
     5e2:	f1 f7       	brne	.-4      	; 0x5e0 <main+0x42>
    _delay_us(50);
    LCD_WINST = command;          // put command
     5e4:	88 e3       	ldi	r24, 0x38	; 56
     5e6:	8b bb       	out	0x1b, r24	; 27
     5e8:	96 ef       	ldi	r25, 0xF6	; 246
     5ea:	9a 95       	dec	r25
     5ec:	f1 f7       	brne	.-4      	; 0x5ea <main+0x4c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     5ee:	80 81       	ld	r24, Z
     5f0:	8e 7f       	andi	r24, 0xFE	; 254
     5f2:	80 83       	st	Z, r24
     5f4:	84 e0       	ldi	r24, 0x04	; 4
     5f6:	06 c0       	rjmp	.+12     	; 0x604 <main+0x66>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5f8:	e6 e6       	ldi	r30, 0x66	; 102
     5fa:	fe e0       	ldi	r31, 0x0E	; 14
     5fc:	31 97       	sbiw	r30, 0x01	; 1
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <main+0x5e>
     600:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     602:	89 2f       	mov	r24, r25
     604:	9f ef       	ldi	r25, 0xFF	; 255
     606:	98 0f       	add	r25, r24
     608:	81 11       	cpse	r24, r1
     60a:	f6 cf       	rjmp	.-20     	; 0x5f8 <main+0x5a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     60c:	e5 e6       	ldi	r30, 0x65	; 101
     60e:	f0 e0       	ldi	r31, 0x00	; 0
     610:	80 81       	ld	r24, Z
     612:	8b 7f       	andi	r24, 0xFB	; 251
     614:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     616:	80 81       	ld	r24, Z
     618:	8d 7f       	andi	r24, 0xFD	; 253
     61a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     61c:	80 81       	ld	r24, Z
     61e:	81 60       	ori	r24, 0x01	; 1
     620:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     622:	86 ef       	ldi	r24, 0xF6	; 246
     624:	8a 95       	dec	r24
     626:	f1 f7       	brne	.-4      	; 0x624 <main+0x86>
    _delay_us(50);
    LCD_WINST = command;          // put command
     628:	88 e3       	ldi	r24, 0x38	; 56
     62a:	8b bb       	out	0x1b, r24	; 27
     62c:	96 ef       	ldi	r25, 0xF6	; 246
     62e:	9a 95       	dec	r25
     630:	f1 f7       	brne	.-4      	; 0x62e <main+0x90>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     632:	80 81       	ld	r24, Z
     634:	8e 7f       	andi	r24, 0xFE	; 254
     636:	80 83       	st	Z, r24
     638:	84 e0       	ldi	r24, 0x04	; 4
     63a:	06 c0       	rjmp	.+12     	; 0x648 <main+0xaa>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     63c:	e6 e6       	ldi	r30, 0x66	; 102
     63e:	fe e0       	ldi	r31, 0x0E	; 14
     640:	31 97       	sbiw	r30, 0x01	; 1
     642:	f1 f7       	brne	.-4      	; 0x640 <main+0xa2>
     644:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     646:	89 2f       	mov	r24, r25
     648:	9f ef       	ldi	r25, 0xFF	; 255
     64a:	98 0f       	add	r25, r24
     64c:	81 11       	cpse	r24, r1
     64e:	f6 cf       	rjmp	.-20     	; 0x63c <main+0x9e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     650:	e5 e6       	ldi	r30, 0x65	; 101
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	80 81       	ld	r24, Z
     656:	8b 7f       	andi	r24, 0xFB	; 251
     658:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     65a:	80 81       	ld	r24, Z
     65c:	8d 7f       	andi	r24, 0xFD	; 253
     65e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     660:	80 81       	ld	r24, Z
     662:	81 60       	ori	r24, 0x01	; 1
     664:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     666:	86 ef       	ldi	r24, 0xF6	; 246
     668:	8a 95       	dec	r24
     66a:	f1 f7       	brne	.-4      	; 0x668 <main+0xca>
    _delay_us(50);
    LCD_WINST = command;          // put command
     66c:	88 e3       	ldi	r24, 0x38	; 56
     66e:	8b bb       	out	0x1b, r24	; 27
     670:	96 ef       	ldi	r25, 0xF6	; 246
     672:	9a 95       	dec	r25
     674:	f1 f7       	brne	.-4      	; 0x672 <main+0xd4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     676:	80 81       	ld	r24, Z
     678:	8e 7f       	andi	r24, 0xFE	; 254
     67a:	80 83       	st	Z, r24
     67c:	84 e0       	ldi	r24, 0x04	; 4
     67e:	06 c0       	rjmp	.+12     	; 0x68c <main+0xee>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     680:	e6 e6       	ldi	r30, 0x66	; 102
     682:	fe e0       	ldi	r31, 0x0E	; 14
     684:	31 97       	sbiw	r30, 0x01	; 1
     686:	f1 f7       	brne	.-4      	; 0x684 <main+0xe6>
     688:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     68a:	89 2f       	mov	r24, r25
     68c:	9f ef       	ldi	r25, 0xFF	; 255
     68e:	98 0f       	add	r25, r24
     690:	81 11       	cpse	r24, r1
     692:	f6 cf       	rjmp	.-20     	; 0x680 <main+0xe2>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     694:	e5 e6       	ldi	r30, 0x65	; 101
     696:	f0 e0       	ldi	r31, 0x00	; 0
     698:	80 81       	ld	r24, Z
     69a:	8b 7f       	andi	r24, 0xFB	; 251
     69c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     69e:	80 81       	ld	r24, Z
     6a0:	8d 7f       	andi	r24, 0xFD	; 253
     6a2:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6a4:	80 81       	ld	r24, Z
     6a6:	81 60       	ori	r24, 0x01	; 1
     6a8:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6aa:	86 ef       	ldi	r24, 0xF6	; 246
     6ac:	8a 95       	dec	r24
     6ae:	f1 f7       	brne	.-4      	; 0x6ac <main+0x10e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     6b0:	8e e0       	ldi	r24, 0x0E	; 14
     6b2:	8b bb       	out	0x1b, r24	; 27
     6b4:	96 ef       	ldi	r25, 0xF6	; 246
     6b6:	9a 95       	dec	r25
     6b8:	f1 f7       	brne	.-4      	; 0x6b6 <main+0x118>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6ba:	80 81       	ld	r24, Z
     6bc:	8e 7f       	andi	r24, 0xFE	; 254
     6be:	80 83       	st	Z, r24
     6c0:	82 e0       	ldi	r24, 0x02	; 2
     6c2:	06 c0       	rjmp	.+12     	; 0x6d0 <main+0x132>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6c4:	e6 e6       	ldi	r30, 0x66	; 102
     6c6:	fe e0       	ldi	r31, 0x0E	; 14
     6c8:	31 97       	sbiw	r30, 0x01	; 1
     6ca:	f1 f7       	brne	.-4      	; 0x6c8 <main+0x12a>
     6cc:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     6ce:	89 2f       	mov	r24, r25
     6d0:	9f ef       	ldi	r25, 0xFF	; 255
     6d2:	98 0f       	add	r25, r24
     6d4:	81 11       	cpse	r24, r1
     6d6:	f6 cf       	rjmp	.-20     	; 0x6c4 <main+0x126>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6d8:	e5 e6       	ldi	r30, 0x65	; 101
     6da:	f0 e0       	ldi	r31, 0x00	; 0
     6dc:	80 81       	ld	r24, Z
     6de:	8b 7f       	andi	r24, 0xFB	; 251
     6e0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6e2:	80 81       	ld	r24, Z
     6e4:	8d 7f       	andi	r24, 0xFD	; 253
     6e6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6e8:	80 81       	ld	r24, Z
     6ea:	81 60       	ori	r24, 0x01	; 1
     6ec:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ee:	86 ef       	ldi	r24, 0xF6	; 246
     6f0:	8a 95       	dec	r24
     6f2:	f1 f7       	brne	.-4      	; 0x6f0 <main+0x152>
    _delay_us(50);
    LCD_WINST = command;          // put command
     6f4:	86 e0       	ldi	r24, 0x06	; 6
     6f6:	8b bb       	out	0x1b, r24	; 27
     6f8:	96 ef       	ldi	r25, 0xF6	; 246
     6fa:	9a 95       	dec	r25
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <main+0x15c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6fe:	80 81       	ld	r24, Z
     700:	8e 7f       	andi	r24, 0xFE	; 254
     702:	80 83       	st	Z, r24
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	06 c0       	rjmp	.+12     	; 0x714 <main+0x176>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     708:	e6 e6       	ldi	r30, 0x66	; 102
     70a:	fe e0       	ldi	r31, 0x0E	; 14
     70c:	31 97       	sbiw	r30, 0x01	; 1
     70e:	f1 f7       	brne	.-4      	; 0x70c <main+0x16e>
     710:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     712:	89 2f       	mov	r24, r25
     714:	9f ef       	ldi	r25, 0xFF	; 255
     716:	98 0f       	add	r25, r24
     718:	81 11       	cpse	r24, r1
     71a:	f6 cf       	rjmp	.-20     	; 0x708 <main+0x16a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     71c:	e5 e6       	ldi	r30, 0x65	; 101
     71e:	f0 e0       	ldi	r31, 0x00	; 0
     720:	80 81       	ld	r24, Z
     722:	8b 7f       	andi	r24, 0xFB	; 251
     724:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     726:	80 81       	ld	r24, Z
     728:	8d 7f       	andi	r24, 0xFD	; 253
     72a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     72c:	80 81       	ld	r24, Z
     72e:	81 60       	ori	r24, 0x01	; 1
     730:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     732:	86 ef       	ldi	r24, 0xF6	; 246
     734:	8a 95       	dec	r24
     736:	f1 f7       	brne	.-4      	; 0x734 <main+0x196>
    _delay_us(50);
    LCD_WINST = command;          // put command
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	8b bb       	out	0x1b, r24	; 27
     73c:	96 ef       	ldi	r25, 0xF6	; 246
     73e:	9a 95       	dec	r25
     740:	f1 f7       	brne	.-4      	; 0x73e <main+0x1a0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     742:	80 81       	ld	r24, Z
     744:	8e 7f       	andi	r24, 0xFE	; 254
     746:	80 83       	st	Z, r24
     748:	82 e0       	ldi	r24, 0x02	; 2
     74a:	06 c0       	rjmp	.+12     	; 0x758 <main+0x1ba>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     74c:	e6 e6       	ldi	r30, 0x66	; 102
     74e:	fe e0       	ldi	r31, 0x0E	; 14
     750:	31 97       	sbiw	r30, 0x01	; 1
     752:	f1 f7       	brne	.-4      	; 0x750 <main+0x1b2>
     754:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     756:	89 2f       	mov	r24, r25
     758:	9f ef       	ldi	r25, 0xFF	; 255
     75a:	98 0f       	add	r25, r24
     75c:	81 11       	cpse	r24, r1
	LCD_Init();
	Timer0_Init();
     75e:	f6 cf       	rjmp	.-20     	; 0x74c <main+0x1ae>
     760:	0e de       	rcall	.-996    	; 0x37e <Timer0_Init>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
     762:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    TWBR = 0x32;
     766:	82 e3       	ldi	r24, 0x32	; 50
     768:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
     76c:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
     76e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
     772:	0d de       	rcall	.-998    	; 0x38e <pwm1_init>
	motor_speed_set(speed);
     774:	11 de       	rcall	.-990    	; 0x398 <pwm3_init>
     776:	89 81       	ldd	r24, Y+1	; 0x01
     778:	16 de       	rcall	.-980    	; 0x3a6 <motor_speed_set>

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
     77a:	87 b3       	in	r24, 0x17	; 23
     77c:	8f 66       	ori	r24, 0x6F	; 111
     77e:	87 bb       	out	0x17, r24	; 23
	DDRE |= (1<<PE3) | (1<<PE4);
     780:	82 b1       	in	r24, 0x02	; 2
     782:	88 61       	ori	r24, 0x18	; 24
     784:	82 b9       	out	0x02, r24	; 2
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
     786:	81 b3       	in	r24, 0x11	; 17
     788:	80 6f       	ori	r24, 0xF0	; 240
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	int readCnt=0;
	unsigned int res=0;
	uint8_t motor_flag=0;
     78a:	81 bb       	out	0x11, r24	; 17
	uint8_t motor_dir_flag=FORWARD;



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
     78c:	1c a6       	std	Y+44, r1	; 0x2c
     78e:	41 e5       	ldi	r20, 0x51	; 81
     790:	60 e0       	ldi	r22, 0x00	; 0
     792:	80 ee       	ldi	r24, 0xE0	; 224
     794:	a4 dc       	rcall	.-1720   	; 0xde <SRF02_i2C_Write>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     796:	e5 e6       	ldi	r30, 0x65	; 101
     798:	f0 e0       	ldi	r31, 0x00	; 0
     79a:	90 81       	ld	r25, Z
     79c:	9b 7f       	andi	r25, 0xFB	; 251
     79e:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7a0:	90 81       	ld	r25, Z
     7a2:	9d 7f       	andi	r25, 0xFD	; 253
     7a4:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7a6:	90 81       	ld	r25, Z
     7a8:	91 60       	ori	r25, 0x01	; 1
     7aa:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7ac:	96 ef       	ldi	r25, 0xF6	; 246
     7ae:	9a 95       	dec	r25
     7b0:	f1 f7       	brne	.-4      	; 0x7ae <main+0x210>
    _delay_us(50);
    LCD_WINST = command;          // put command
     7b2:	90 ec       	ldi	r25, 0xC0	; 192
     7b4:	9b bb       	out	0x1b, r25	; 27
     7b6:	96 ef       	ldi	r25, 0xF6	; 246
     7b8:	9a 95       	dec	r25
     7ba:	f1 f7       	brne	.-4      	; 0x7b8 <main+0x21a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7bc:	90 81       	ld	r25, Z
     7be:	9e 7f       	andi	r25, 0xFE	; 254
     7c0:	90 83       	st	Z, r25
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
     7c2:	1f 92       	push	r1
     7c4:	8f 93       	push	r24
     7c6:	8e e1       	ldi	r24, 0x1E	; 30
     7c8:	91 e0       	ldi	r25, 0x01	; 1
     7ca:	9f 93       	push	r25
     7cc:	8f 93       	push	r24
     7ce:	8e 01       	movw	r16, r28
     7d0:	0c 5f       	subi	r16, 0xFC	; 252
     7d2:	1f 4f       	sbci	r17, 0xFF	; 255
     7d4:	1f 93       	push	r17
     7d6:	0f 93       	push	r16
     7d8:	6d d1       	rcall	.+730    	; 0xab4 <sprintf>
     7da:	0f 90       	pop	r0
     7dc:	0f 90       	pop	r0
     7de:	0f 90       	pop	r0
     7e0:	0f 90       	pop	r0
     7e2:	0f 90       	pop	r0
     7e4:	0f 90       	pop	r0
     7e6:	d8 01       	movw	r26, r16
     7e8:	22 c0       	rjmp	.+68     	; 0x82e <main+0x290>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     7ea:	11 96       	adiw	r26, 0x01	; 1
     7ec:	81 e0       	ldi	r24, 0x01	; 1
     7ee:	06 c0       	rjmp	.+12     	; 0x7fc <main+0x25e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f0:	e6 e6       	ldi	r30, 0x66	; 102
     7f2:	fe e0       	ldi	r31, 0x0E	; 14
     7f4:	31 97       	sbiw	r30, 0x01	; 1
     7f6:	f1 f7       	brne	.-4      	; 0x7f4 <main+0x256>
     7f8:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     7fa:	82 2f       	mov	r24, r18
     7fc:	2f ef       	ldi	r18, 0xFF	; 255
     7fe:	28 0f       	add	r18, r24
     800:	81 11       	cpse	r24, r1
     802:	f6 cf       	rjmp	.-20     	; 0x7f0 <main+0x252>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     804:	e5 e6       	ldi	r30, 0x65	; 101
     806:	f0 e0       	ldi	r31, 0x00	; 0
     808:	80 81       	ld	r24, Z
     80a:	84 60       	ori	r24, 0x04	; 4
     80c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     80e:	80 81       	ld	r24, Z
     810:	8d 7f       	andi	r24, 0xFD	; 253
     812:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     814:	80 81       	ld	r24, Z
     816:	81 60       	ori	r24, 0x01	; 1
     818:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     81a:	86 ef       	ldi	r24, 0xF6	; 246
     81c:	8a 95       	dec	r24
     81e:	f1 f7       	brne	.-4      	; 0x81c <main+0x27e>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     820:	9b bb       	out	0x1b, r25	; 27
     822:	96 ef       	ldi	r25, 0xF6	; 246
     824:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     826:	f1 f7       	brne	.-4      	; 0x824 <main+0x286>
     828:	80 81       	ld	r24, Z
     82a:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     82c:	80 83       	st	Z, r24
     82e:	9c 91       	ld	r25, X
     830:	91 11       	cpse	r25, r1
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
     832:	db cf       	rjmp	.-74     	; 0x7ea <main+0x24c>
     834:	80 ee       	ldi	r24, 0xE0	; 224
	ti_Cnt_1ms=0;
     836:	6f dd       	rcall	.-1314   	; 0x316 <startRanging>
     838:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <ti_Cnt_1ms+0x1>
	
	
	sei();
     83c:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ti_Cnt_1ms>
	motor_driection(FORWARD);
     840:	78 94       	sei
     842:	80 e0       	ldi	r24, 0x00	; 0
	motor_drive(MOTOR_SPEED_basic, &speed);
     844:	d2 dd       	rcall	.-1116   	; 0x3ea <motor_driection>
     846:	be 01       	movw	r22, r28
     848:	6f 5f       	subi	r22, 0xFF	; 255
     84a:	7f 4f       	sbci	r23, 0xFF	; 255
     84c:	88 ec       	ldi	r24, 0xC8	; 200
	while (1)
	{
		
		if(rx_complete_flag){
     84e:	01 de       	rcall	.-1022   	; 0x452 <motor_drive>
     850:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <__data_end>
     854:	88 23       	and	r24, r24
			main_rx_speedcmd_uart0(&motor_flag);
     856:	29 f0       	breq	.+10     	; 0x862 <main+0x2c4>
     858:	ce 01       	movw	r24, r28
     85a:	8c 96       	adiw	r24, 0x2c	; 44
			
			rx_complete_flag=false;
     85c:	c1 dd       	rcall	.-1150   	; 0x3e0 <main_rx_speedcmd_uart0>
     85e:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <__data_end>
		}
		
		motor_driection(FORWARD);
     862:	80 e0       	ldi	r24, 0x00	; 0
     864:	c2 dd       	rcall	.-1148   	; 0x3ea <motor_driection>
		motor_drive(motor_flag,&speed);
     866:	be 01       	movw	r22, r28
     868:	6f 5f       	subi	r22, 0xFF	; 255
     86a:	7f 4f       	sbci	r23, 0xFF	; 255
     86c:	8c a5       	ldd	r24, Y+44	; 0x2c
     86e:	f1 dd       	rcall	.-1054   	; 0x452 <motor_drive>
		
		if(measure_ready==1){
     870:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <measure_ready>
     874:	81 30       	cpi	r24, 0x01	; 1
     876:	61 f7       	brne	.-40     	; 0x850 <main+0x2b2>
			measure_ready=0;
     878:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <measure_ready>
			
		
			res = getRange(Sonar_Addr, &Sonar_range);
     87c:	be 01       	movw	r22, r28
     87e:	6e 5f       	subi	r22, 0xFE	; 254
     880:	7f 4f       	sbci	r23, 0xFF	; 255
     882:	80 ee       	ldi	r24, 0xE0	; 224
     884:	4c dd       	rcall	.-1384   	; 0x31e <getRange>
     886:	89 2b       	or	r24, r25
			
			if(res !=0){
     888:	09 f4       	brne	.+2      	; 0x88c <main+0x2ee>
     88a:	7d c0       	rjmp	.+250    	; 0x986 <main+0x3e8>
     88c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	8b 7f       	andi	r24, 0xFB	; 251
     894:	80 83       	st	Z, r24
     896:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     898:	8d 7f       	andi	r24, 0xFD	; 253
     89a:	80 83       	st	Z, r24
     89c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     89e:	81 60       	ori	r24, 0x01	; 1
     8a0:	80 83       	st	Z, r24
     8a2:	86 ef       	ldi	r24, 0xF6	; 246
     8a4:	8a 95       	dec	r24
     8a6:	f1 f7       	brne	.-4      	; 0x8a4 <main+0x306>
     8a8:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     8aa:	8b bb       	out	0x1b, r24	; 27
     8ac:	96 ef       	ldi	r25, 0xF6	; 246
     8ae:	9a 95       	dec	r25
     8b0:	f1 f7       	brne	.-4      	; 0x8ae <main+0x310>
     8b2:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8b4:	8e 7f       	andi	r24, 0xFE	; 254
     8b6:	80 83       	st	Z, r24
     8b8:	a0 e0       	ldi	r26, 0x00	; 0
     8ba:	b1 e0       	ldi	r27, 0x01	; 1
     8bc:	22 c0       	rjmp	.+68     	; 0x902 <main+0x364>
     8be:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	06 c0       	rjmp	.+12     	; 0x8d0 <main+0x332>
     8c4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8c6:	fe e0       	ldi	r31, 0x0E	; 14
     8c8:	31 97       	sbiw	r30, 0x01	; 1
     8ca:	f1 f7       	brne	.-4      	; 0x8c8 <main+0x32a>
     8cc:	00 00       	nop
     8ce:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8d0:	2f ef       	ldi	r18, 0xFF	; 255
     8d2:	28 0f       	add	r18, r24
     8d4:	81 11       	cpse	r24, r1
     8d6:	f6 cf       	rjmp	.-20     	; 0x8c4 <main+0x326>
     8d8:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     8da:	f0 e0       	ldi	r31, 0x00	; 0
     8dc:	80 81       	ld	r24, Z
     8de:	84 60       	ori	r24, 0x04	; 4
     8e0:	80 83       	st	Z, r24
     8e2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8e4:	8d 7f       	andi	r24, 0xFD	; 253
     8e6:	80 83       	st	Z, r24
     8e8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8ea:	81 60       	ori	r24, 0x01	; 1
     8ec:	80 83       	st	Z, r24
     8ee:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8f0:	8a 95       	dec	r24
     8f2:	f1 f7       	brne	.-4      	; 0x8f0 <main+0x352>
     8f4:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     8f6:	96 ef       	ldi	r25, 0xF6	; 246
     8f8:	9a 95       	dec	r25
     8fa:	f1 f7       	brne	.-4      	; 0x8f8 <main+0x35a>
     8fc:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8fe:	8e 7f       	andi	r24, 0xFE	; 254
     900:	80 83       	st	Z, r24
     902:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     904:	91 11       	cpse	r25, r1
     906:	db cf       	rjmp	.-74     	; 0x8be <main+0x320>
     908:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	80 81       	ld	r24, Z
     90e:	8b 7f       	andi	r24, 0xFB	; 251
     910:	80 83       	st	Z, r24
     912:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     914:	8d 7f       	andi	r24, 0xFD	; 253
     916:	80 83       	st	Z, r24
     918:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     91a:	81 60       	ori	r24, 0x01	; 1
     91c:	80 83       	st	Z, r24
     91e:	86 ef       	ldi	r24, 0xF6	; 246
     920:	8a 95       	dec	r24
     922:	f1 f7       	brne	.-4      	; 0x920 <main+0x382>
     924:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
     926:	8b bb       	out	0x1b, r24	; 27
     928:	96 ef       	ldi	r25, 0xF6	; 246
     92a:	9a 95       	dec	r25
     92c:	f1 f7       	brne	.-4      	; 0x92a <main+0x38c>
     92e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     930:	8e 7f       	andi	r24, 0xFE	; 254
     932:	80 83       	st	Z, r24
     934:	af e0       	ldi	r26, 0x0F	; 15
     936:	b1 e0       	ldi	r27, 0x01	; 1
     938:	22 c0       	rjmp	.+68     	; 0x97e <main+0x3e0>
     93a:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     93c:	81 e0       	ldi	r24, 0x01	; 1
     93e:	06 c0       	rjmp	.+12     	; 0x94c <main+0x3ae>
     940:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     942:	fe e0       	ldi	r31, 0x0E	; 14
     944:	31 97       	sbiw	r30, 0x01	; 1
     946:	f1 f7       	brne	.-4      	; 0x944 <main+0x3a6>
     948:	00 00       	nop
     94a:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     94c:	2f ef       	ldi	r18, 0xFF	; 255
     94e:	28 0f       	add	r18, r24
     950:	81 11       	cpse	r24, r1
     952:	f6 cf       	rjmp	.-20     	; 0x940 <main+0x3a2>
     954:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	80 81       	ld	r24, Z
     95a:	84 60       	ori	r24, 0x04	; 4
     95c:	80 83       	st	Z, r24
     95e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     960:	8d 7f       	andi	r24, 0xFD	; 253
     962:	80 83       	st	Z, r24
     964:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     966:	81 60       	ori	r24, 0x01	; 1
     968:	80 83       	st	Z, r24
     96a:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     96c:	8a 95       	dec	r24
     96e:	f1 f7       	brne	.-4      	; 0x96c <main+0x3ce>
     970:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     972:	96 ef       	ldi	r25, 0xF6	; 246
     974:	9a 95       	dec	r25
     976:	f1 f7       	brne	.-4      	; 0x974 <main+0x3d6>
     978:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     97a:	8e 7f       	andi	r24, 0xFE	; 254
     97c:	80 83       	st	Z, r24
     97e:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     980:	91 11       	cpse	r25, r1
     982:	db cf       	rjmp	.-74     	; 0x93a <main+0x39c>
     984:	65 cf       	rjmp	.-310    	; 0x850 <main+0x2b2>
     986:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     988:	f0 e0       	ldi	r31, 0x00	; 0
     98a:	80 81       	ld	r24, Z
     98c:	8b 7f       	andi	r24, 0xFB	; 251
     98e:	80 83       	st	Z, r24
     990:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     992:	8d 7f       	andi	r24, 0xFD	; 253
     994:	80 83       	st	Z, r24
     996:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     998:	81 60       	ori	r24, 0x01	; 1
     99a:	80 83       	st	Z, r24
     99c:	86 ef       	ldi	r24, 0xF6	; 246
     99e:	8a 95       	dec	r24
     9a0:	f1 f7       	brne	.-4      	; 0x99e <main+0x400>
     9a2:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     9a4:	8b bb       	out	0x1b, r24	; 27
     9a6:	96 ef       	ldi	r25, 0xF6	; 246
     9a8:	9a 95       	dec	r25
     9aa:	f1 f7       	brne	.-4      	; 0x9a8 <main+0x40a>
     9ac:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9ae:	8e 7f       	andi	r24, 0xFE	; 254
     9b0:	80 83       	st	Z, r24
     9b2:	a0 e0       	ldi	r26, 0x00	; 0
     9b4:	b1 e0       	ldi	r27, 0x01	; 1
     9b6:	22 c0       	rjmp	.+68     	; 0x9fc <main+0x45e>
     9b8:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     9ba:	81 e0       	ldi	r24, 0x01	; 1
     9bc:	06 c0       	rjmp	.+12     	; 0x9ca <main+0x42c>
     9be:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9c0:	fe e0       	ldi	r31, 0x0E	; 14
     9c2:	31 97       	sbiw	r30, 0x01	; 1
     9c4:	f1 f7       	brne	.-4      	; 0x9c2 <main+0x424>
     9c6:	00 00       	nop
     9c8:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9ca:	2f ef       	ldi	r18, 0xFF	; 255
     9cc:	28 0f       	add	r18, r24
     9ce:	81 11       	cpse	r24, r1
     9d0:	f6 cf       	rjmp	.-20     	; 0x9be <main+0x420>
     9d2:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     9d4:	f0 e0       	ldi	r31, 0x00	; 0
     9d6:	80 81       	ld	r24, Z
     9d8:	84 60       	ori	r24, 0x04	; 4
     9da:	80 83       	st	Z, r24
     9dc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9de:	8d 7f       	andi	r24, 0xFD	; 253
     9e0:	80 83       	st	Z, r24
     9e2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9e4:	81 60       	ori	r24, 0x01	; 1
     9e6:	80 83       	st	Z, r24
     9e8:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9ea:	8a 95       	dec	r24
     9ec:	f1 f7       	brne	.-4      	; 0x9ea <main+0x44c>
     9ee:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     9f0:	96 ef       	ldi	r25, 0xF6	; 246
     9f2:	9a 95       	dec	r25
     9f4:	f1 f7       	brne	.-4      	; 0x9f2 <main+0x454>
     9f6:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9f8:	8e 7f       	andi	r24, 0xFE	; 254
     9fa:	80 83       	st	Z, r24
     9fc:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     9fe:	91 11       	cpse	r25, r1
     a00:	db cf       	rjmp	.-74     	; 0x9b8 <main+0x41a>
     a02:	8b 81       	ldd	r24, Y+3	; 0x03
				LCD_Str("ERR           ");
				continue;
			}
			LCD_Pos(0,0);
			LCD_Str("Measured Dist=");
			sprintf(Message,"%01d   %03d cm",sizeof(Sonar_range) ,Sonar_range);
     a04:	8f 93       	push	r24
     a06:	8a 81       	ldd	r24, Y+2	; 0x02
     a08:	8f 93       	push	r24
     a0a:	1f 92       	push	r1
     a0c:	82 e0       	ldi	r24, 0x02	; 2
     a0e:	8f 93       	push	r24
     a10:	83 e2       	ldi	r24, 0x23	; 35
     a12:	91 e0       	ldi	r25, 0x01	; 1
     a14:	9f 93       	push	r25
     a16:	8f 93       	push	r24
     a18:	8e 01       	movw	r16, r28
     a1a:	0c 5f       	subi	r16, 0xFC	; 252
     a1c:	1f 4f       	sbci	r17, 0xFF	; 255
     a1e:	1f 93       	push	r17
     a20:	0f 93       	push	r16
     a22:	48 d0       	rcall	.+144    	; 0xab4 <sprintf>
     a24:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a26:	f0 e0       	ldi	r31, 0x00	; 0
     a28:	80 81       	ld	r24, Z
     a2a:	8b 7f       	andi	r24, 0xFB	; 251
     a2c:	80 83       	st	Z, r24
     a2e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a30:	8d 7f       	andi	r24, 0xFD	; 253
     a32:	80 83       	st	Z, r24
     a34:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a36:	81 60       	ori	r24, 0x01	; 1
     a38:	80 83       	st	Z, r24
     a3a:	86 ef       	ldi	r24, 0xF6	; 246
     a3c:	8a 95       	dec	r24
     a3e:	f1 f7       	brne	.-4      	; 0xa3c <main+0x49e>
     a40:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
     a42:	8b bb       	out	0x1b, r24	; 27
     a44:	96 ef       	ldi	r25, 0xF6	; 246
     a46:	9a 95       	dec	r25
     a48:	f1 f7       	brne	.-4      	; 0xa46 <main+0x4a8>
     a4a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a4c:	8e 7f       	andi	r24, 0xFE	; 254
     a4e:	80 83       	st	Z, r24
     a50:	0f b6       	in	r0, 0x3f	; 63
     a52:	f8 94       	cli
     a54:	de bf       	out	0x3e, r29	; 62
     a56:	0f be       	out	0x3f, r0	; 63
     a58:	cd bf       	out	0x3d, r28	; 61
     a5a:	d8 01       	movw	r26, r16
     a5c:	22 c0       	rjmp	.+68     	; 0xaa2 <main+0x504>
     a5e:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	06 c0       	rjmp	.+12     	; 0xa70 <main+0x4d2>
     a64:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a66:	fe e0       	ldi	r31, 0x0E	; 14
     a68:	31 97       	sbiw	r30, 0x01	; 1
     a6a:	f1 f7       	brne	.-4      	; 0xa68 <main+0x4ca>
     a6c:	00 00       	nop
     a6e:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a70:	2f ef       	ldi	r18, 0xFF	; 255
     a72:	28 0f       	add	r18, r24
     a74:	81 11       	cpse	r24, r1
     a76:	f6 cf       	rjmp	.-20     	; 0xa64 <main+0x4c6>
     a78:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	80 81       	ld	r24, Z
     a7e:	84 60       	ori	r24, 0x04	; 4
     a80:	80 83       	st	Z, r24
     a82:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a84:	8d 7f       	andi	r24, 0xFD	; 253
     a86:	80 83       	st	Z, r24
     a88:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a8a:	81 60       	ori	r24, 0x01	; 1
     a8c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a8e:	86 ef       	ldi	r24, 0xF6	; 246
     a90:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     a92:	f1 f7       	brne	.-4      	; 0xa90 <main+0x4f2>
     a94:	9b bb       	out	0x1b, r25	; 27
     a96:	96 ef       	ldi	r25, 0xF6	; 246
     a98:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a9a:	f1 f7       	brne	.-4      	; 0xa98 <main+0x4fa>
     a9c:	80 81       	ld	r24, Z
     a9e:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     aa0:	80 83       	st	Z, r24
     aa2:	9c 91       	ld	r25, X
     aa4:	91 11       	cpse	r25, r1
			LCD_Pos(1,5);
			LCD_Str(Message);
			
			startRanging(Sonar_Addr);
     aa6:	db cf       	rjmp	.-74     	; 0xa5e <main+0x4c0>
     aa8:	80 ee       	ldi	r24, 0xE0	; 224
     aaa:	35 dc       	rcall	.-1942   	; 0x316 <startRanging>
			send_ultra_to_sub_uart0(&Sonar_range);
     aac:	ce 01       	movw	r24, r28
     aae:	02 96       	adiw	r24, 0x02	; 2
     ab0:	88 dc       	rcall	.-1776   	; 0x3c2 <send_ultra_to_sub_uart0>
     ab2:	ce ce       	rjmp	.-612    	; 0x850 <main+0x2b2>

00000ab4 <sprintf>:
     ab4:	0f 93       	push	r16
     ab6:	1f 93       	push	r17
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	cd b7       	in	r28, 0x3d	; 61
     abe:	de b7       	in	r29, 0x3e	; 62
     ac0:	2e 97       	sbiw	r28, 0x0e	; 14
     ac2:	0f b6       	in	r0, 0x3f	; 63
     ac4:	f8 94       	cli
     ac6:	de bf       	out	0x3e, r29	; 62
     ac8:	0f be       	out	0x3f, r0	; 63
     aca:	cd bf       	out	0x3d, r28	; 61
     acc:	0d 89       	ldd	r16, Y+21	; 0x15
     ace:	1e 89       	ldd	r17, Y+22	; 0x16
     ad0:	86 e0       	ldi	r24, 0x06	; 6
     ad2:	8c 83       	std	Y+4, r24	; 0x04
     ad4:	1a 83       	std	Y+2, r17	; 0x02
     ad6:	09 83       	std	Y+1, r16	; 0x01
     ad8:	8f ef       	ldi	r24, 0xFF	; 255
     ada:	9f e7       	ldi	r25, 0x7F	; 127
     adc:	9e 83       	std	Y+6, r25	; 0x06
     ade:	8d 83       	std	Y+5, r24	; 0x05
     ae0:	ae 01       	movw	r20, r28
     ae2:	47 5e       	subi	r20, 0xE7	; 231
     ae4:	5f 4f       	sbci	r21, 0xFF	; 255
     ae6:	6f 89       	ldd	r22, Y+23	; 0x17
     ae8:	78 8d       	ldd	r23, Y+24	; 0x18
     aea:	ce 01       	movw	r24, r28
     aec:	01 96       	adiw	r24, 0x01	; 1
     aee:	10 d0       	rcall	.+32     	; 0xb10 <vfprintf>
     af0:	ef 81       	ldd	r30, Y+7	; 0x07
     af2:	f8 85       	ldd	r31, Y+8	; 0x08
     af4:	e0 0f       	add	r30, r16
     af6:	f1 1f       	adc	r31, r17
     af8:	10 82       	st	Z, r1
     afa:	2e 96       	adiw	r28, 0x0e	; 14
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	f8 94       	cli
     b00:	de bf       	out	0x3e, r29	; 62
     b02:	0f be       	out	0x3f, r0	; 63
     b04:	cd bf       	out	0x3d, r28	; 61
     b06:	df 91       	pop	r29
     b08:	cf 91       	pop	r28
     b0a:	1f 91       	pop	r17
     b0c:	0f 91       	pop	r16
     b0e:	08 95       	ret

00000b10 <vfprintf>:
     b10:	2f 92       	push	r2
     b12:	3f 92       	push	r3
     b14:	4f 92       	push	r4
     b16:	5f 92       	push	r5
     b18:	6f 92       	push	r6
     b1a:	7f 92       	push	r7
     b1c:	8f 92       	push	r8
     b1e:	9f 92       	push	r9
     b20:	af 92       	push	r10
     b22:	bf 92       	push	r11
     b24:	cf 92       	push	r12
     b26:	df 92       	push	r13
     b28:	ef 92       	push	r14
     b2a:	ff 92       	push	r15
     b2c:	0f 93       	push	r16
     b2e:	1f 93       	push	r17
     b30:	cf 93       	push	r28
     b32:	df 93       	push	r29
     b34:	cd b7       	in	r28, 0x3d	; 61
     b36:	de b7       	in	r29, 0x3e	; 62
     b38:	2b 97       	sbiw	r28, 0x0b	; 11
     b3a:	0f b6       	in	r0, 0x3f	; 63
     b3c:	f8 94       	cli
     b3e:	de bf       	out	0x3e, r29	; 62
     b40:	0f be       	out	0x3f, r0	; 63
     b42:	cd bf       	out	0x3d, r28	; 61
     b44:	6c 01       	movw	r12, r24
     b46:	7b 01       	movw	r14, r22
     b48:	8a 01       	movw	r16, r20
     b4a:	fc 01       	movw	r30, r24
     b4c:	17 82       	std	Z+7, r1	; 0x07
     b4e:	16 82       	std	Z+6, r1	; 0x06
     b50:	83 81       	ldd	r24, Z+3	; 0x03
     b52:	81 ff       	sbrs	r24, 1
     b54:	bf c1       	rjmp	.+894    	; 0xed4 <vfprintf+0x3c4>
     b56:	ce 01       	movw	r24, r28
     b58:	01 96       	adiw	r24, 0x01	; 1
     b5a:	3c 01       	movw	r6, r24
     b5c:	f6 01       	movw	r30, r12
     b5e:	93 81       	ldd	r25, Z+3	; 0x03
     b60:	f7 01       	movw	r30, r14
     b62:	93 fd       	sbrc	r25, 3
     b64:	85 91       	lpm	r24, Z+
     b66:	93 ff       	sbrs	r25, 3
     b68:	81 91       	ld	r24, Z+
     b6a:	7f 01       	movw	r14, r30
     b6c:	88 23       	and	r24, r24
     b6e:	09 f4       	brne	.+2      	; 0xb72 <vfprintf+0x62>
     b70:	ad c1       	rjmp	.+858    	; 0xecc <vfprintf+0x3bc>
     b72:	85 32       	cpi	r24, 0x25	; 37
     b74:	39 f4       	brne	.+14     	; 0xb84 <vfprintf+0x74>
     b76:	93 fd       	sbrc	r25, 3
     b78:	85 91       	lpm	r24, Z+
     b7a:	93 ff       	sbrs	r25, 3
     b7c:	81 91       	ld	r24, Z+
     b7e:	7f 01       	movw	r14, r30
     b80:	85 32       	cpi	r24, 0x25	; 37
     b82:	21 f4       	brne	.+8      	; 0xb8c <vfprintf+0x7c>
     b84:	b6 01       	movw	r22, r12
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	d6 d1       	rcall	.+940    	; 0xf36 <fputc>
     b8a:	e8 cf       	rjmp	.-48     	; 0xb5c <vfprintf+0x4c>
     b8c:	91 2c       	mov	r9, r1
     b8e:	21 2c       	mov	r2, r1
     b90:	31 2c       	mov	r3, r1
     b92:	ff e1       	ldi	r31, 0x1F	; 31
     b94:	f3 15       	cp	r31, r3
     b96:	d8 f0       	brcs	.+54     	; 0xbce <vfprintf+0xbe>
     b98:	8b 32       	cpi	r24, 0x2B	; 43
     b9a:	79 f0       	breq	.+30     	; 0xbba <vfprintf+0xaa>
     b9c:	38 f4       	brcc	.+14     	; 0xbac <vfprintf+0x9c>
     b9e:	80 32       	cpi	r24, 0x20	; 32
     ba0:	79 f0       	breq	.+30     	; 0xbc0 <vfprintf+0xb0>
     ba2:	83 32       	cpi	r24, 0x23	; 35
     ba4:	a1 f4       	brne	.+40     	; 0xbce <vfprintf+0xbe>
     ba6:	23 2d       	mov	r18, r3
     ba8:	20 61       	ori	r18, 0x10	; 16
     baa:	1d c0       	rjmp	.+58     	; 0xbe6 <vfprintf+0xd6>
     bac:	8d 32       	cpi	r24, 0x2D	; 45
     bae:	61 f0       	breq	.+24     	; 0xbc8 <vfprintf+0xb8>
     bb0:	80 33       	cpi	r24, 0x30	; 48
     bb2:	69 f4       	brne	.+26     	; 0xbce <vfprintf+0xbe>
     bb4:	23 2d       	mov	r18, r3
     bb6:	21 60       	ori	r18, 0x01	; 1
     bb8:	16 c0       	rjmp	.+44     	; 0xbe6 <vfprintf+0xd6>
     bba:	83 2d       	mov	r24, r3
     bbc:	82 60       	ori	r24, 0x02	; 2
     bbe:	38 2e       	mov	r3, r24
     bc0:	e3 2d       	mov	r30, r3
     bc2:	e4 60       	ori	r30, 0x04	; 4
     bc4:	3e 2e       	mov	r3, r30
     bc6:	2a c0       	rjmp	.+84     	; 0xc1c <vfprintf+0x10c>
     bc8:	f3 2d       	mov	r31, r3
     bca:	f8 60       	ori	r31, 0x08	; 8
     bcc:	1d c0       	rjmp	.+58     	; 0xc08 <vfprintf+0xf8>
     bce:	37 fc       	sbrc	r3, 7
     bd0:	2d c0       	rjmp	.+90     	; 0xc2c <vfprintf+0x11c>
     bd2:	20 ed       	ldi	r18, 0xD0	; 208
     bd4:	28 0f       	add	r18, r24
     bd6:	2a 30       	cpi	r18, 0x0A	; 10
     bd8:	40 f0       	brcs	.+16     	; 0xbea <vfprintf+0xda>
     bda:	8e 32       	cpi	r24, 0x2E	; 46
     bdc:	b9 f4       	brne	.+46     	; 0xc0c <vfprintf+0xfc>
     bde:	36 fc       	sbrc	r3, 6
     be0:	75 c1       	rjmp	.+746    	; 0xecc <vfprintf+0x3bc>
     be2:	23 2d       	mov	r18, r3
     be4:	20 64       	ori	r18, 0x40	; 64
     be6:	32 2e       	mov	r3, r18
     be8:	19 c0       	rjmp	.+50     	; 0xc1c <vfprintf+0x10c>
     bea:	36 fe       	sbrs	r3, 6
     bec:	06 c0       	rjmp	.+12     	; 0xbfa <vfprintf+0xea>
     bee:	8a e0       	ldi	r24, 0x0A	; 10
     bf0:	98 9e       	mul	r9, r24
     bf2:	20 0d       	add	r18, r0
     bf4:	11 24       	eor	r1, r1
     bf6:	92 2e       	mov	r9, r18
     bf8:	11 c0       	rjmp	.+34     	; 0xc1c <vfprintf+0x10c>
     bfa:	ea e0       	ldi	r30, 0x0A	; 10
     bfc:	2e 9e       	mul	r2, r30
     bfe:	20 0d       	add	r18, r0
     c00:	11 24       	eor	r1, r1
     c02:	22 2e       	mov	r2, r18
     c04:	f3 2d       	mov	r31, r3
     c06:	f0 62       	ori	r31, 0x20	; 32
     c08:	3f 2e       	mov	r3, r31
     c0a:	08 c0       	rjmp	.+16     	; 0xc1c <vfprintf+0x10c>
     c0c:	8c 36       	cpi	r24, 0x6C	; 108
     c0e:	21 f4       	brne	.+8      	; 0xc18 <vfprintf+0x108>
     c10:	83 2d       	mov	r24, r3
     c12:	80 68       	ori	r24, 0x80	; 128
     c14:	38 2e       	mov	r3, r24
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <vfprintf+0x10c>
     c18:	88 36       	cpi	r24, 0x68	; 104
     c1a:	41 f4       	brne	.+16     	; 0xc2c <vfprintf+0x11c>
     c1c:	f7 01       	movw	r30, r14
     c1e:	93 fd       	sbrc	r25, 3
     c20:	85 91       	lpm	r24, Z+
     c22:	93 ff       	sbrs	r25, 3
     c24:	81 91       	ld	r24, Z+
     c26:	7f 01       	movw	r14, r30
     c28:	81 11       	cpse	r24, r1
     c2a:	b3 cf       	rjmp	.-154    	; 0xb92 <vfprintf+0x82>
     c2c:	98 2f       	mov	r25, r24
     c2e:	9f 7d       	andi	r25, 0xDF	; 223
     c30:	95 54       	subi	r25, 0x45	; 69
     c32:	93 30       	cpi	r25, 0x03	; 3
     c34:	28 f4       	brcc	.+10     	; 0xc40 <vfprintf+0x130>
     c36:	0c 5f       	subi	r16, 0xFC	; 252
     c38:	1f 4f       	sbci	r17, 0xFF	; 255
     c3a:	9f e3       	ldi	r25, 0x3F	; 63
     c3c:	99 83       	std	Y+1, r25	; 0x01
     c3e:	0d c0       	rjmp	.+26     	; 0xc5a <vfprintf+0x14a>
     c40:	83 36       	cpi	r24, 0x63	; 99
     c42:	31 f0       	breq	.+12     	; 0xc50 <vfprintf+0x140>
     c44:	83 37       	cpi	r24, 0x73	; 115
     c46:	71 f0       	breq	.+28     	; 0xc64 <vfprintf+0x154>
     c48:	83 35       	cpi	r24, 0x53	; 83
     c4a:	09 f0       	breq	.+2      	; 0xc4e <vfprintf+0x13e>
     c4c:	55 c0       	rjmp	.+170    	; 0xcf8 <vfprintf+0x1e8>
     c4e:	20 c0       	rjmp	.+64     	; 0xc90 <vfprintf+0x180>
     c50:	f8 01       	movw	r30, r16
     c52:	80 81       	ld	r24, Z
     c54:	89 83       	std	Y+1, r24	; 0x01
     c56:	0e 5f       	subi	r16, 0xFE	; 254
     c58:	1f 4f       	sbci	r17, 0xFF	; 255
     c5a:	88 24       	eor	r8, r8
     c5c:	83 94       	inc	r8
     c5e:	91 2c       	mov	r9, r1
     c60:	53 01       	movw	r10, r6
     c62:	12 c0       	rjmp	.+36     	; 0xc88 <vfprintf+0x178>
     c64:	28 01       	movw	r4, r16
     c66:	f2 e0       	ldi	r31, 0x02	; 2
     c68:	4f 0e       	add	r4, r31
     c6a:	51 1c       	adc	r5, r1
     c6c:	f8 01       	movw	r30, r16
     c6e:	a0 80       	ld	r10, Z
     c70:	b1 80       	ldd	r11, Z+1	; 0x01
     c72:	36 fe       	sbrs	r3, 6
     c74:	03 c0       	rjmp	.+6      	; 0xc7c <vfprintf+0x16c>
     c76:	69 2d       	mov	r22, r9
     c78:	70 e0       	ldi	r23, 0x00	; 0
     c7a:	02 c0       	rjmp	.+4      	; 0xc80 <vfprintf+0x170>
     c7c:	6f ef       	ldi	r22, 0xFF	; 255
     c7e:	7f ef       	ldi	r23, 0xFF	; 255
     c80:	c5 01       	movw	r24, r10
     c82:	4e d1       	rcall	.+668    	; 0xf20 <strnlen>
     c84:	4c 01       	movw	r8, r24
     c86:	82 01       	movw	r16, r4
     c88:	f3 2d       	mov	r31, r3
     c8a:	ff 77       	andi	r31, 0x7F	; 127
     c8c:	3f 2e       	mov	r3, r31
     c8e:	15 c0       	rjmp	.+42     	; 0xcba <vfprintf+0x1aa>
     c90:	28 01       	movw	r4, r16
     c92:	22 e0       	ldi	r18, 0x02	; 2
     c94:	42 0e       	add	r4, r18
     c96:	51 1c       	adc	r5, r1
     c98:	f8 01       	movw	r30, r16
     c9a:	a0 80       	ld	r10, Z
     c9c:	b1 80       	ldd	r11, Z+1	; 0x01
     c9e:	36 fe       	sbrs	r3, 6
     ca0:	03 c0       	rjmp	.+6      	; 0xca8 <vfprintf+0x198>
     ca2:	69 2d       	mov	r22, r9
     ca4:	70 e0       	ldi	r23, 0x00	; 0
     ca6:	02 c0       	rjmp	.+4      	; 0xcac <vfprintf+0x19c>
     ca8:	6f ef       	ldi	r22, 0xFF	; 255
     caa:	7f ef       	ldi	r23, 0xFF	; 255
     cac:	c5 01       	movw	r24, r10
     cae:	2d d1       	rcall	.+602    	; 0xf0a <strnlen_P>
     cb0:	4c 01       	movw	r8, r24
     cb2:	f3 2d       	mov	r31, r3
     cb4:	f0 68       	ori	r31, 0x80	; 128
     cb6:	3f 2e       	mov	r3, r31
     cb8:	82 01       	movw	r16, r4
     cba:	33 fc       	sbrc	r3, 3
     cbc:	19 c0       	rjmp	.+50     	; 0xcf0 <vfprintf+0x1e0>
     cbe:	82 2d       	mov	r24, r2
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	88 16       	cp	r8, r24
     cc4:	99 06       	cpc	r9, r25
     cc6:	a0 f4       	brcc	.+40     	; 0xcf0 <vfprintf+0x1e0>
     cc8:	b6 01       	movw	r22, r12
     cca:	80 e2       	ldi	r24, 0x20	; 32
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	33 d1       	rcall	.+614    	; 0xf36 <fputc>
     cd0:	2a 94       	dec	r2
     cd2:	f5 cf       	rjmp	.-22     	; 0xcbe <vfprintf+0x1ae>
     cd4:	f5 01       	movw	r30, r10
     cd6:	37 fc       	sbrc	r3, 7
     cd8:	85 91       	lpm	r24, Z+
     cda:	37 fe       	sbrs	r3, 7
     cdc:	81 91       	ld	r24, Z+
     cde:	5f 01       	movw	r10, r30
     ce0:	b6 01       	movw	r22, r12
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	28 d1       	rcall	.+592    	; 0xf36 <fputc>
     ce6:	21 10       	cpse	r2, r1
     ce8:	2a 94       	dec	r2
     cea:	21 e0       	ldi	r18, 0x01	; 1
     cec:	82 1a       	sub	r8, r18
     cee:	91 08       	sbc	r9, r1
     cf0:	81 14       	cp	r8, r1
     cf2:	91 04       	cpc	r9, r1
     cf4:	79 f7       	brne	.-34     	; 0xcd4 <vfprintf+0x1c4>
     cf6:	e1 c0       	rjmp	.+450    	; 0xeba <vfprintf+0x3aa>
     cf8:	84 36       	cpi	r24, 0x64	; 100
     cfa:	11 f0       	breq	.+4      	; 0xd00 <vfprintf+0x1f0>
     cfc:	89 36       	cpi	r24, 0x69	; 105
     cfe:	39 f5       	brne	.+78     	; 0xd4e <vfprintf+0x23e>
     d00:	f8 01       	movw	r30, r16
     d02:	37 fe       	sbrs	r3, 7
     d04:	07 c0       	rjmp	.+14     	; 0xd14 <vfprintf+0x204>
     d06:	60 81       	ld	r22, Z
     d08:	71 81       	ldd	r23, Z+1	; 0x01
     d0a:	82 81       	ldd	r24, Z+2	; 0x02
     d0c:	93 81       	ldd	r25, Z+3	; 0x03
     d0e:	0c 5f       	subi	r16, 0xFC	; 252
     d10:	1f 4f       	sbci	r17, 0xFF	; 255
     d12:	08 c0       	rjmp	.+16     	; 0xd24 <vfprintf+0x214>
     d14:	60 81       	ld	r22, Z
     d16:	71 81       	ldd	r23, Z+1	; 0x01
     d18:	07 2e       	mov	r0, r23
     d1a:	00 0c       	add	r0, r0
     d1c:	88 0b       	sbc	r24, r24
     d1e:	99 0b       	sbc	r25, r25
     d20:	0e 5f       	subi	r16, 0xFE	; 254
     d22:	1f 4f       	sbci	r17, 0xFF	; 255
     d24:	f3 2d       	mov	r31, r3
     d26:	ff 76       	andi	r31, 0x6F	; 111
     d28:	3f 2e       	mov	r3, r31
     d2a:	97 ff       	sbrs	r25, 7
     d2c:	09 c0       	rjmp	.+18     	; 0xd40 <vfprintf+0x230>
     d2e:	90 95       	com	r25
     d30:	80 95       	com	r24
     d32:	70 95       	com	r23
     d34:	61 95       	neg	r22
     d36:	7f 4f       	sbci	r23, 0xFF	; 255
     d38:	8f 4f       	sbci	r24, 0xFF	; 255
     d3a:	9f 4f       	sbci	r25, 0xFF	; 255
     d3c:	f0 68       	ori	r31, 0x80	; 128
     d3e:	3f 2e       	mov	r3, r31
     d40:	2a e0       	ldi	r18, 0x0A	; 10
     d42:	30 e0       	ldi	r19, 0x00	; 0
     d44:	a3 01       	movw	r20, r6
     d46:	33 d1       	rcall	.+614    	; 0xfae <__ultoa_invert>
     d48:	88 2e       	mov	r8, r24
     d4a:	86 18       	sub	r8, r6
     d4c:	44 c0       	rjmp	.+136    	; 0xdd6 <vfprintf+0x2c6>
     d4e:	85 37       	cpi	r24, 0x75	; 117
     d50:	31 f4       	brne	.+12     	; 0xd5e <vfprintf+0x24e>
     d52:	23 2d       	mov	r18, r3
     d54:	2f 7e       	andi	r18, 0xEF	; 239
     d56:	b2 2e       	mov	r11, r18
     d58:	2a e0       	ldi	r18, 0x0A	; 10
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	25 c0       	rjmp	.+74     	; 0xda8 <vfprintf+0x298>
     d5e:	93 2d       	mov	r25, r3
     d60:	99 7f       	andi	r25, 0xF9	; 249
     d62:	b9 2e       	mov	r11, r25
     d64:	8f 36       	cpi	r24, 0x6F	; 111
     d66:	c1 f0       	breq	.+48     	; 0xd98 <vfprintf+0x288>
     d68:	18 f4       	brcc	.+6      	; 0xd70 <vfprintf+0x260>
     d6a:	88 35       	cpi	r24, 0x58	; 88
     d6c:	79 f0       	breq	.+30     	; 0xd8c <vfprintf+0x27c>
     d6e:	ae c0       	rjmp	.+348    	; 0xecc <vfprintf+0x3bc>
     d70:	80 37       	cpi	r24, 0x70	; 112
     d72:	19 f0       	breq	.+6      	; 0xd7a <vfprintf+0x26a>
     d74:	88 37       	cpi	r24, 0x78	; 120
     d76:	21 f0       	breq	.+8      	; 0xd80 <vfprintf+0x270>
     d78:	a9 c0       	rjmp	.+338    	; 0xecc <vfprintf+0x3bc>
     d7a:	e9 2f       	mov	r30, r25
     d7c:	e0 61       	ori	r30, 0x10	; 16
     d7e:	be 2e       	mov	r11, r30
     d80:	b4 fe       	sbrs	r11, 4
     d82:	0d c0       	rjmp	.+26     	; 0xd9e <vfprintf+0x28e>
     d84:	fb 2d       	mov	r31, r11
     d86:	f4 60       	ori	r31, 0x04	; 4
     d88:	bf 2e       	mov	r11, r31
     d8a:	09 c0       	rjmp	.+18     	; 0xd9e <vfprintf+0x28e>
     d8c:	34 fe       	sbrs	r3, 4
     d8e:	0a c0       	rjmp	.+20     	; 0xda4 <vfprintf+0x294>
     d90:	29 2f       	mov	r18, r25
     d92:	26 60       	ori	r18, 0x06	; 6
     d94:	b2 2e       	mov	r11, r18
     d96:	06 c0       	rjmp	.+12     	; 0xda4 <vfprintf+0x294>
     d98:	28 e0       	ldi	r18, 0x08	; 8
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	05 c0       	rjmp	.+10     	; 0xda8 <vfprintf+0x298>
     d9e:	20 e1       	ldi	r18, 0x10	; 16
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <vfprintf+0x298>
     da4:	20 e1       	ldi	r18, 0x10	; 16
     da6:	32 e0       	ldi	r19, 0x02	; 2
     da8:	f8 01       	movw	r30, r16
     daa:	b7 fe       	sbrs	r11, 7
     dac:	07 c0       	rjmp	.+14     	; 0xdbc <vfprintf+0x2ac>
     dae:	60 81       	ld	r22, Z
     db0:	71 81       	ldd	r23, Z+1	; 0x01
     db2:	82 81       	ldd	r24, Z+2	; 0x02
     db4:	93 81       	ldd	r25, Z+3	; 0x03
     db6:	0c 5f       	subi	r16, 0xFC	; 252
     db8:	1f 4f       	sbci	r17, 0xFF	; 255
     dba:	06 c0       	rjmp	.+12     	; 0xdc8 <vfprintf+0x2b8>
     dbc:	60 81       	ld	r22, Z
     dbe:	71 81       	ldd	r23, Z+1	; 0x01
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	0e 5f       	subi	r16, 0xFE	; 254
     dc6:	1f 4f       	sbci	r17, 0xFF	; 255
     dc8:	a3 01       	movw	r20, r6
     dca:	f1 d0       	rcall	.+482    	; 0xfae <__ultoa_invert>
     dcc:	88 2e       	mov	r8, r24
     dce:	86 18       	sub	r8, r6
     dd0:	fb 2d       	mov	r31, r11
     dd2:	ff 77       	andi	r31, 0x7F	; 127
     dd4:	3f 2e       	mov	r3, r31
     dd6:	36 fe       	sbrs	r3, 6
     dd8:	0d c0       	rjmp	.+26     	; 0xdf4 <vfprintf+0x2e4>
     dda:	23 2d       	mov	r18, r3
     ddc:	2e 7f       	andi	r18, 0xFE	; 254
     dde:	a2 2e       	mov	r10, r18
     de0:	89 14       	cp	r8, r9
     de2:	58 f4       	brcc	.+22     	; 0xdfa <vfprintf+0x2ea>
     de4:	34 fe       	sbrs	r3, 4
     de6:	0b c0       	rjmp	.+22     	; 0xdfe <vfprintf+0x2ee>
     de8:	32 fc       	sbrc	r3, 2
     dea:	09 c0       	rjmp	.+18     	; 0xdfe <vfprintf+0x2ee>
     dec:	83 2d       	mov	r24, r3
     dee:	8e 7e       	andi	r24, 0xEE	; 238
     df0:	a8 2e       	mov	r10, r24
     df2:	05 c0       	rjmp	.+10     	; 0xdfe <vfprintf+0x2ee>
     df4:	b8 2c       	mov	r11, r8
     df6:	a3 2c       	mov	r10, r3
     df8:	03 c0       	rjmp	.+6      	; 0xe00 <vfprintf+0x2f0>
     dfa:	b8 2c       	mov	r11, r8
     dfc:	01 c0       	rjmp	.+2      	; 0xe00 <vfprintf+0x2f0>
     dfe:	b9 2c       	mov	r11, r9
     e00:	a4 fe       	sbrs	r10, 4
     e02:	0f c0       	rjmp	.+30     	; 0xe22 <vfprintf+0x312>
     e04:	fe 01       	movw	r30, r28
     e06:	e8 0d       	add	r30, r8
     e08:	f1 1d       	adc	r31, r1
     e0a:	80 81       	ld	r24, Z
     e0c:	80 33       	cpi	r24, 0x30	; 48
     e0e:	21 f4       	brne	.+8      	; 0xe18 <vfprintf+0x308>
     e10:	9a 2d       	mov	r25, r10
     e12:	99 7e       	andi	r25, 0xE9	; 233
     e14:	a9 2e       	mov	r10, r25
     e16:	09 c0       	rjmp	.+18     	; 0xe2a <vfprintf+0x31a>
     e18:	a2 fe       	sbrs	r10, 2
     e1a:	06 c0       	rjmp	.+12     	; 0xe28 <vfprintf+0x318>
     e1c:	b3 94       	inc	r11
     e1e:	b3 94       	inc	r11
     e20:	04 c0       	rjmp	.+8      	; 0xe2a <vfprintf+0x31a>
     e22:	8a 2d       	mov	r24, r10
     e24:	86 78       	andi	r24, 0x86	; 134
     e26:	09 f0       	breq	.+2      	; 0xe2a <vfprintf+0x31a>
     e28:	b3 94       	inc	r11
     e2a:	a3 fc       	sbrc	r10, 3
     e2c:	10 c0       	rjmp	.+32     	; 0xe4e <vfprintf+0x33e>
     e2e:	a0 fe       	sbrs	r10, 0
     e30:	06 c0       	rjmp	.+12     	; 0xe3e <vfprintf+0x32e>
     e32:	b2 14       	cp	r11, r2
     e34:	80 f4       	brcc	.+32     	; 0xe56 <vfprintf+0x346>
     e36:	28 0c       	add	r2, r8
     e38:	92 2c       	mov	r9, r2
     e3a:	9b 18       	sub	r9, r11
     e3c:	0d c0       	rjmp	.+26     	; 0xe58 <vfprintf+0x348>
     e3e:	b2 14       	cp	r11, r2
     e40:	58 f4       	brcc	.+22     	; 0xe58 <vfprintf+0x348>
     e42:	b6 01       	movw	r22, r12
     e44:	80 e2       	ldi	r24, 0x20	; 32
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	76 d0       	rcall	.+236    	; 0xf36 <fputc>
     e4a:	b3 94       	inc	r11
     e4c:	f8 cf       	rjmp	.-16     	; 0xe3e <vfprintf+0x32e>
     e4e:	b2 14       	cp	r11, r2
     e50:	18 f4       	brcc	.+6      	; 0xe58 <vfprintf+0x348>
     e52:	2b 18       	sub	r2, r11
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <vfprintf+0x34a>
     e56:	98 2c       	mov	r9, r8
     e58:	21 2c       	mov	r2, r1
     e5a:	a4 fe       	sbrs	r10, 4
     e5c:	0f c0       	rjmp	.+30     	; 0xe7c <vfprintf+0x36c>
     e5e:	b6 01       	movw	r22, r12
     e60:	80 e3       	ldi	r24, 0x30	; 48
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	68 d0       	rcall	.+208    	; 0xf36 <fputc>
     e66:	a2 fe       	sbrs	r10, 2
     e68:	16 c0       	rjmp	.+44     	; 0xe96 <vfprintf+0x386>
     e6a:	a1 fc       	sbrc	r10, 1
     e6c:	03 c0       	rjmp	.+6      	; 0xe74 <vfprintf+0x364>
     e6e:	88 e7       	ldi	r24, 0x78	; 120
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	02 c0       	rjmp	.+4      	; 0xe78 <vfprintf+0x368>
     e74:	88 e5       	ldi	r24, 0x58	; 88
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	b6 01       	movw	r22, r12
     e7a:	0c c0       	rjmp	.+24     	; 0xe94 <vfprintf+0x384>
     e7c:	8a 2d       	mov	r24, r10
     e7e:	86 78       	andi	r24, 0x86	; 134
     e80:	51 f0       	breq	.+20     	; 0xe96 <vfprintf+0x386>
     e82:	a1 fe       	sbrs	r10, 1
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <vfprintf+0x37a>
     e86:	8b e2       	ldi	r24, 0x2B	; 43
     e88:	01 c0       	rjmp	.+2      	; 0xe8c <vfprintf+0x37c>
     e8a:	80 e2       	ldi	r24, 0x20	; 32
     e8c:	a7 fc       	sbrc	r10, 7
     e8e:	8d e2       	ldi	r24, 0x2D	; 45
     e90:	b6 01       	movw	r22, r12
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	50 d0       	rcall	.+160    	; 0xf36 <fputc>
     e96:	89 14       	cp	r8, r9
     e98:	30 f4       	brcc	.+12     	; 0xea6 <vfprintf+0x396>
     e9a:	b6 01       	movw	r22, r12
     e9c:	80 e3       	ldi	r24, 0x30	; 48
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	4a d0       	rcall	.+148    	; 0xf36 <fputc>
     ea2:	9a 94       	dec	r9
     ea4:	f8 cf       	rjmp	.-16     	; 0xe96 <vfprintf+0x386>
     ea6:	8a 94       	dec	r8
     ea8:	f3 01       	movw	r30, r6
     eaa:	e8 0d       	add	r30, r8
     eac:	f1 1d       	adc	r31, r1
     eae:	80 81       	ld	r24, Z
     eb0:	b6 01       	movw	r22, r12
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	40 d0       	rcall	.+128    	; 0xf36 <fputc>
     eb6:	81 10       	cpse	r8, r1
     eb8:	f6 cf       	rjmp	.-20     	; 0xea6 <vfprintf+0x396>
     eba:	22 20       	and	r2, r2
     ebc:	09 f4       	brne	.+2      	; 0xec0 <vfprintf+0x3b0>
     ebe:	4e ce       	rjmp	.-868    	; 0xb5c <vfprintf+0x4c>
     ec0:	b6 01       	movw	r22, r12
     ec2:	80 e2       	ldi	r24, 0x20	; 32
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	37 d0       	rcall	.+110    	; 0xf36 <fputc>
     ec8:	2a 94       	dec	r2
     eca:	f7 cf       	rjmp	.-18     	; 0xeba <vfprintf+0x3aa>
     ecc:	f6 01       	movw	r30, r12
     ece:	86 81       	ldd	r24, Z+6	; 0x06
     ed0:	97 81       	ldd	r25, Z+7	; 0x07
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <vfprintf+0x3c8>
     ed4:	8f ef       	ldi	r24, 0xFF	; 255
     ed6:	9f ef       	ldi	r25, 0xFF	; 255
     ed8:	2b 96       	adiw	r28, 0x0b	; 11
     eda:	0f b6       	in	r0, 0x3f	; 63
     edc:	f8 94       	cli
     ede:	de bf       	out	0x3e, r29	; 62
     ee0:	0f be       	out	0x3f, r0	; 63
     ee2:	cd bf       	out	0x3d, r28	; 61
     ee4:	df 91       	pop	r29
     ee6:	cf 91       	pop	r28
     ee8:	1f 91       	pop	r17
     eea:	0f 91       	pop	r16
     eec:	ff 90       	pop	r15
     eee:	ef 90       	pop	r14
     ef0:	df 90       	pop	r13
     ef2:	cf 90       	pop	r12
     ef4:	bf 90       	pop	r11
     ef6:	af 90       	pop	r10
     ef8:	9f 90       	pop	r9
     efa:	8f 90       	pop	r8
     efc:	7f 90       	pop	r7
     efe:	6f 90       	pop	r6
     f00:	5f 90       	pop	r5
     f02:	4f 90       	pop	r4
     f04:	3f 90       	pop	r3
     f06:	2f 90       	pop	r2
     f08:	08 95       	ret

00000f0a <strnlen_P>:
     f0a:	fc 01       	movw	r30, r24
     f0c:	05 90       	lpm	r0, Z+
     f0e:	61 50       	subi	r22, 0x01	; 1
     f10:	70 40       	sbci	r23, 0x00	; 0
     f12:	01 10       	cpse	r0, r1
     f14:	d8 f7       	brcc	.-10     	; 0xf0c <strnlen_P+0x2>
     f16:	80 95       	com	r24
     f18:	90 95       	com	r25
     f1a:	8e 0f       	add	r24, r30
     f1c:	9f 1f       	adc	r25, r31
     f1e:	08 95       	ret

00000f20 <strnlen>:
     f20:	fc 01       	movw	r30, r24
     f22:	61 50       	subi	r22, 0x01	; 1
     f24:	70 40       	sbci	r23, 0x00	; 0
     f26:	01 90       	ld	r0, Z+
     f28:	01 10       	cpse	r0, r1
     f2a:	d8 f7       	brcc	.-10     	; 0xf22 <strnlen+0x2>
     f2c:	80 95       	com	r24
     f2e:	90 95       	com	r25
     f30:	8e 0f       	add	r24, r30
     f32:	9f 1f       	adc	r25, r31
     f34:	08 95       	ret

00000f36 <fputc>:
     f36:	0f 93       	push	r16
     f38:	1f 93       	push	r17
     f3a:	cf 93       	push	r28
     f3c:	df 93       	push	r29
     f3e:	fb 01       	movw	r30, r22
     f40:	23 81       	ldd	r18, Z+3	; 0x03
     f42:	21 fd       	sbrc	r18, 1
     f44:	03 c0       	rjmp	.+6      	; 0xf4c <fputc+0x16>
     f46:	8f ef       	ldi	r24, 0xFF	; 255
     f48:	9f ef       	ldi	r25, 0xFF	; 255
     f4a:	2c c0       	rjmp	.+88     	; 0xfa4 <fputc+0x6e>
     f4c:	22 ff       	sbrs	r18, 2
     f4e:	16 c0       	rjmp	.+44     	; 0xf7c <fputc+0x46>
     f50:	46 81       	ldd	r20, Z+6	; 0x06
     f52:	57 81       	ldd	r21, Z+7	; 0x07
     f54:	24 81       	ldd	r18, Z+4	; 0x04
     f56:	35 81       	ldd	r19, Z+5	; 0x05
     f58:	42 17       	cp	r20, r18
     f5a:	53 07       	cpc	r21, r19
     f5c:	44 f4       	brge	.+16     	; 0xf6e <fputc+0x38>
     f5e:	a0 81       	ld	r26, Z
     f60:	b1 81       	ldd	r27, Z+1	; 0x01
     f62:	9d 01       	movw	r18, r26
     f64:	2f 5f       	subi	r18, 0xFF	; 255
     f66:	3f 4f       	sbci	r19, 0xFF	; 255
     f68:	31 83       	std	Z+1, r19	; 0x01
     f6a:	20 83       	st	Z, r18
     f6c:	8c 93       	st	X, r24
     f6e:	26 81       	ldd	r18, Z+6	; 0x06
     f70:	37 81       	ldd	r19, Z+7	; 0x07
     f72:	2f 5f       	subi	r18, 0xFF	; 255
     f74:	3f 4f       	sbci	r19, 0xFF	; 255
     f76:	37 83       	std	Z+7, r19	; 0x07
     f78:	26 83       	std	Z+6, r18	; 0x06
     f7a:	14 c0       	rjmp	.+40     	; 0xfa4 <fputc+0x6e>
     f7c:	8b 01       	movw	r16, r22
     f7e:	ec 01       	movw	r28, r24
     f80:	fb 01       	movw	r30, r22
     f82:	00 84       	ldd	r0, Z+8	; 0x08
     f84:	f1 85       	ldd	r31, Z+9	; 0x09
     f86:	e0 2d       	mov	r30, r0
     f88:	09 95       	icall
     f8a:	89 2b       	or	r24, r25
     f8c:	e1 f6       	brne	.-72     	; 0xf46 <fputc+0x10>
     f8e:	d8 01       	movw	r26, r16
     f90:	16 96       	adiw	r26, 0x06	; 6
     f92:	8d 91       	ld	r24, X+
     f94:	9c 91       	ld	r25, X
     f96:	17 97       	sbiw	r26, 0x07	; 7
     f98:	01 96       	adiw	r24, 0x01	; 1
     f9a:	17 96       	adiw	r26, 0x07	; 7
     f9c:	9c 93       	st	X, r25
     f9e:	8e 93       	st	-X, r24
     fa0:	16 97       	sbiw	r26, 0x06	; 6
     fa2:	ce 01       	movw	r24, r28
     fa4:	df 91       	pop	r29
     fa6:	cf 91       	pop	r28
     fa8:	1f 91       	pop	r17
     faa:	0f 91       	pop	r16
     fac:	08 95       	ret

00000fae <__ultoa_invert>:
     fae:	fa 01       	movw	r30, r20
     fb0:	aa 27       	eor	r26, r26
     fb2:	28 30       	cpi	r18, 0x08	; 8
     fb4:	51 f1       	breq	.+84     	; 0x100a <__DATA_REGION_LENGTH__+0xa>
     fb6:	20 31       	cpi	r18, 0x10	; 16
     fb8:	81 f1       	breq	.+96     	; 0x101a <__DATA_REGION_LENGTH__+0x1a>
     fba:	e8 94       	clt
     fbc:	6f 93       	push	r22
     fbe:	6e 7f       	andi	r22, 0xFE	; 254
     fc0:	6e 5f       	subi	r22, 0xFE	; 254
     fc2:	7f 4f       	sbci	r23, 0xFF	; 255
     fc4:	8f 4f       	sbci	r24, 0xFF	; 255
     fc6:	9f 4f       	sbci	r25, 0xFF	; 255
     fc8:	af 4f       	sbci	r26, 0xFF	; 255
     fca:	b1 e0       	ldi	r27, 0x01	; 1
     fcc:	3e d0       	rcall	.+124    	; 0x104a <__DATA_REGION_LENGTH__+0x4a>
     fce:	b4 e0       	ldi	r27, 0x04	; 4
     fd0:	3c d0       	rcall	.+120    	; 0x104a <__DATA_REGION_LENGTH__+0x4a>
     fd2:	67 0f       	add	r22, r23
     fd4:	78 1f       	adc	r23, r24
     fd6:	89 1f       	adc	r24, r25
     fd8:	9a 1f       	adc	r25, r26
     fda:	a1 1d       	adc	r26, r1
     fdc:	68 0f       	add	r22, r24
     fde:	79 1f       	adc	r23, r25
     fe0:	8a 1f       	adc	r24, r26
     fe2:	91 1d       	adc	r25, r1
     fe4:	a1 1d       	adc	r26, r1
     fe6:	6a 0f       	add	r22, r26
     fe8:	71 1d       	adc	r23, r1
     fea:	81 1d       	adc	r24, r1
     fec:	91 1d       	adc	r25, r1
     fee:	a1 1d       	adc	r26, r1
     ff0:	20 d0       	rcall	.+64     	; 0x1032 <__DATA_REGION_LENGTH__+0x32>
     ff2:	09 f4       	brne	.+2      	; 0xff6 <__ultoa_invert+0x48>
     ff4:	68 94       	set
     ff6:	3f 91       	pop	r19
     ff8:	2a e0       	ldi	r18, 0x0A	; 10
     ffa:	26 9f       	mul	r18, r22
     ffc:	11 24       	eor	r1, r1
     ffe:	30 19       	sub	r19, r0
    1000:	30 5d       	subi	r19, 0xD0	; 208
    1002:	31 93       	st	Z+, r19
    1004:	de f6       	brtc	.-74     	; 0xfbc <__ultoa_invert+0xe>
    1006:	cf 01       	movw	r24, r30
    1008:	08 95       	ret
    100a:	46 2f       	mov	r20, r22
    100c:	47 70       	andi	r20, 0x07	; 7
    100e:	40 5d       	subi	r20, 0xD0	; 208
    1010:	41 93       	st	Z+, r20
    1012:	b3 e0       	ldi	r27, 0x03	; 3
    1014:	0f d0       	rcall	.+30     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    1016:	c9 f7       	brne	.-14     	; 0x100a <__DATA_REGION_LENGTH__+0xa>
    1018:	f6 cf       	rjmp	.-20     	; 0x1006 <__DATA_REGION_LENGTH__+0x6>
    101a:	46 2f       	mov	r20, r22
    101c:	4f 70       	andi	r20, 0x0F	; 15
    101e:	40 5d       	subi	r20, 0xD0	; 208
    1020:	4a 33       	cpi	r20, 0x3A	; 58
    1022:	18 f0       	brcs	.+6      	; 0x102a <__DATA_REGION_LENGTH__+0x2a>
    1024:	49 5d       	subi	r20, 0xD9	; 217
    1026:	31 fd       	sbrc	r19, 1
    1028:	40 52       	subi	r20, 0x20	; 32
    102a:	41 93       	st	Z+, r20
    102c:	02 d0       	rcall	.+4      	; 0x1032 <__DATA_REGION_LENGTH__+0x32>
    102e:	a9 f7       	brne	.-22     	; 0x101a <__DATA_REGION_LENGTH__+0x1a>
    1030:	ea cf       	rjmp	.-44     	; 0x1006 <__DATA_REGION_LENGTH__+0x6>
    1032:	b4 e0       	ldi	r27, 0x04	; 4
    1034:	a6 95       	lsr	r26
    1036:	97 95       	ror	r25
    1038:	87 95       	ror	r24
    103a:	77 95       	ror	r23
    103c:	67 95       	ror	r22
    103e:	ba 95       	dec	r27
    1040:	c9 f7       	brne	.-14     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	61 05       	cpc	r22, r1
    1046:	71 05       	cpc	r23, r1
    1048:	08 95       	ret
    104a:	9b 01       	movw	r18, r22
    104c:	ac 01       	movw	r20, r24
    104e:	0a 2e       	mov	r0, r26
    1050:	06 94       	lsr	r0
    1052:	57 95       	ror	r21
    1054:	47 95       	ror	r20
    1056:	37 95       	ror	r19
    1058:	27 95       	ror	r18
    105a:	ba 95       	dec	r27
    105c:	c9 f7       	brne	.-14     	; 0x1050 <__DATA_REGION_LENGTH__+0x50>
    105e:	62 0f       	add	r22, r18
    1060:	73 1f       	adc	r23, r19
    1062:	84 1f       	adc	r24, r20
    1064:	95 1f       	adc	r25, r21
    1066:	a0 1d       	adc	r26, r0
    1068:	08 95       	ret

0000106a <_exit>:
    106a:	f8 94       	cli

0000106c <__stop_program>:
    106c:	ff cf       	rjmp	.-2      	; 0x106c <__stop_program>
