#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May  6 00:02:11 2025
# Process ID: 31108
# Current directory: D:/vi/study_item
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16416 D:\vi\study_item\study_item.xpr
# Log file: D:/vi/study_item/vivado.log
# Journal file: D:/vi/study_item\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vi/study_item/study_item.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/sofeware/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 734.527 ; gain = 139.395
update_compile_order -fileset sources_1
close [ open D:/vi/study_item/study_item.srcs/sources_1/new/uart_send.v w ]
add_files D:/vi/study_item/study_item.srcs/sources_1/new/uart_send.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: assemble
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 899.840 ; gain = 23.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'assemble' [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:1]
	Parameter SLAVE_ADDR bound to: 7'b1101000 
	Parameter BIT_CTRL bound to: 1'b0 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-6157] synthesizing module 'led_twinkle' [D:/vi/study_item/study_item.srcs/sources_1/new/led_twinkle.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/vi/study_item/study_item.srcs/sources_1/new/led_twinkle.v:31]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/vi/study_item/.Xil/Vivado-31108-LAPTOP-PFVE9KOE/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/vi/study_item/.Xil/Vivado-31108-LAPTOP-PFVE9KOE/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_0'. This will prevent further optimization [D:/vi/study_item/study_item.srcs/sources_1/new/led_twinkle.v:31]
WARNING: [Synth 8-5788] Register led_reg in module led_twinkle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vi/study_item/study_item.srcs/sources_1/new/led_twinkle.v:19]
INFO: [Synth 8-6155] done synthesizing module 'led_twinkle' (2#1) [D:/vi/study_item/study_item.srcs/sources_1/new/led_twinkle.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [D:/vi/study_item/study_item.srcs/sources_1/new/i2c_dri.v:1]
	Parameter SLAVE_ADDR bound to: 7'b1101000 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter st_idle bound to: 8'b00000001 
	Parameter st_sladdr bound to: 8'b00000010 
	Parameter st_addr16 bound to: 8'b00000100 
	Parameter st_addr8 bound to: 8'b00001000 
	Parameter st_data_wr bound to: 8'b00010000 
	Parameter st_addr_rd bound to: 8'b00100000 
	Parameter st_data_rd bound to: 8'b01000000 
	Parameter st_stop bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vi/study_item/study_item.srcs/sources_1/new/i2c_dri.v:175]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (3#1) [D:/vi/study_item/study_item.srcs/sources_1/new/i2c_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'mpu6050' [D:/vi/study_item/study_item.srcs/sources_1/new/mpu6050.v:1]
	Parameter code bound to: 8'b01110101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vi/study_item/study_item.srcs/sources_1/new/mpu6050.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mpu6050' (4#1) [D:/vi/study_item/study_item.srcs/sources_1/new/mpu6050.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [D:/vi/study_item/study_item.srcs/sources_1/new/uart_send.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (5#1) [D:/vi/study_item/study_item.srcs/sources_1/new/uart_send.v:1]
WARNING: [Synth 8-3848] Net uart_send_en in module/entity assemble does not have driver. [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:28]
WARNING: [Synth 8-3848] Net uart_send_data in module/entity assemble does not have driver. [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:29]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (6#1) [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:1]
WARNING: [Synth 8-3331] design assemble has unconnected port uart_rxd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 946.801 ; gain = 69.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_en to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[7] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[6] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[5] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[4] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[3] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[2] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[1] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
WARNING: [Synth 8-3295] tying undriven pin u_uart_send:uart_din[0] to constant 0 [D:/vi/study_item/study_item.srcs/sources_1/new/assemble.v:73]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 946.801 ; gain = 69.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 946.801 ; gain = 69.965
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/vi/study_item/study_item.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_led_twinkle/u_ila_0'
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vi/study_item/study_item.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_led_twinkle/u_ila_0/inst'
Finished Parsing XDC File [d:/vi/study_item/study_item.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_led_twinkle/u_ila_0/inst'
Parsing XDC File [D:/vi/study_item/study_item.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [D:/vi/study_item/study_item.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1372.977 ; gain = 496.141
24 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1372.977 ; gain = 496.141
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_txd]]
place_ports uart_rxd J14
place_ports uart_txd K18
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1384.285 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  6 00:06:38 2025] Launched synth_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/synth_1/runme.log
[Tue May  6 00:06:38 2025] Launched impl_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.938 ; gain = 894.652
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_led_twinkle/u_ila_0"}]]
save_wave_config {D:/vi/study_item/study_item.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close [ open D:/vi/study_item/study_item.srcs/sources_1/new/LT_Pack.v w ]
add_files D:/vi/study_item/study_item.srcs/sources_1/new/LT_Pack.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vi/study_item/study_item.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  6 00:15:34 2025] Launched synth_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/synth_1/runme.log
[Tue May  6 00:15:34 2025] Launched impl_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_led_twinkle/u_ila_0"}]]
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vi/study_item/study_item.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  6 00:19:28 2025] Launched synth_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/synth_1/runme.log
[Tue May  6 00:19:28 2025] Launched impl_1...
Run output will be captured here: D:/vi/study_item/study_item.runs/impl_1/runme.log
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vi/study_item/study_item.runs/impl_1/assemble.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
