aag 2444 180 326 1 1938
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1030
366 1129
368 1130
370 1132
372 1134
374 1136
376 1138
378 1181
380 1191
382 1201
384 1211
386 1221
388 1231
390 1241
392 1251
394 1281
396 1295
398 1301
400 1307
402 1313
404 1319
406 1325
408 1331
410 1337
412 1343
414 1369
416 1379
418 1389
420 1399
422 1409
424 1419
426 1429
428 1439
430 1440
432 1442
434 1444
436 1446
438 1448
440 1450
442 1452
444 1454
446 346
448 1467
450 1475
452 1483
454 1491
456 1499
458 1507
460 1515
462 1523
464 1531
466 1539
468 1547
470 1555
472 1563
474 1571
476 1579
478 1587
480 2791
482 2811
484 2821
486 2829
488 2851
490 2859
492 2867
494 2875
496 2883
498 2889
500 2895
502 2901
504 2907
506 2913
508 2919
510 2925
512 2931
514 2932
516 2934
518 2936
520 2943
522 2949
524 2955
526 2961
528 2967
530 2973
532 2979
534 2985
536 2991
538 2997
540 3003
542 3009
544 3015
546 3021
548 3027
550 3033
552 3039
554 3045
556 3051
558 3057
560 3063
562 3069
564 3075
566 3081
568 3087
570 3093
572 3099
574 3105
576 3111
578 3117
580 3123
582 3129
584 3135
586 3141
588 3147
590 3153
592 3159
594 3165
596 3171
598 3177
600 3185
602 3193
604 3201
606 3209
608 3217
610 3225
612 3233
614 3241
616 3247
618 3253
620 3259
622 3265
624 3271
626 3277
628 3283
630 3289
632 3311
634 3319
636 3327
638 3335
640 3343
642 3351
644 3359
646 3367
648 3375
650 3381
652 3387
654 3393
656 3399
658 3405
660 3411
662 3417
664 3440
666 360
668 3447
670 3453
672 3459
674 3465
676 3471
678 3477
680 3483
682 3489
684 358
686 3490
688 3496
690 3504
692 358
694 3506
696 3513
698 3519
700 3525
702 3531
704 3537
706 3543
708 3549
710 3555
712 3561
714 3567
716 3573
718 3579
720 3585
722 3591
724 3597
726 3603
728 3604
730 3611
732 3617
734 3623
736 3629
738 3635
740 3641
742 3647
744 3653
746 3662
748 3893
750 3905
752 3911
754 3917
756 3923
758 3929
760 3935
762 3941
764 3947
766 3953
768 3973
770 3979
772 3985
774 3991
776 3997
778 4003
780 4009
782 4015
784 0
786 352
788 4025
790 4031
792 4037
794 4043
796 4049
798 4055
800 4061
802 4067
804 4073
806 4079
808 4085
810 4091
812 4097
814 4103
816 4109
818 4115
820 4121
822 4127
824 4133
826 4139
828 4145
830 4151
832 4157
834 4163
836 4169
838 4175
840 4181
842 4187
844 4193
846 4199
848 4205
850 4211
852 356
854 4217
856 4223
858 4229
860 4235
862 4241
864 4247
866 4253
868 4259
870 4265
872 4271
874 4277
876 4283
878 4289
880 4295
882 4301
884 4307
886 4313
888 4319
890 4325
892 4331
894 4337
896 4343
898 4349
900 4355
902 348
904 4356
906 4358
908 4373
910 4383
912 4393
914 4403
916 4411
918 4419
920 4427
922 4435
924 4443
926 4451
928 4459
930 4467
932 4475
934 4483
936 4491
938 4499
940 4507
942 4515
944 4523
946 4531
948 4539
950 4547
952 4555
954 4563
956 4571
958 4579
960 4587
962 4595
964 4603
966 4611
968 4619
970 4627
972 4635
974 4643
976 4651
978 4659
980 4704
982 4711
984 4740
986 4742
988 4807
990 4819
992 4825
994 4826
996 4841
998 4847
1000 4853
1002 4859
1004 4865
1006 4871
1008 4877
1010 4883
1012 4889
1029
1014 688 362
1016 686 362
1018 1017 1015
1020 690 362
1022 1020 1019
1024 193 191
1026 1025 194
1028 1027 1023
1030 364 362
1032 191 189
1034 1032 193
1036 1034 195
1038 7 4
1040 1038 9
1042 1040 11
1044 1042 13
1046 1044 15
1048 1046 17
1050 1048 19
1052 1050 1036
1054 60 59
1056 1054 63
1058 1056 65
1060 1058 67
1062 1060 69
1064 1062 71
1066 1064 73
1068 1066 1052
1070 366 362
1072 784 362
1074 1073 350
1076 1072 351
1078 1077 1075
1080 394 362
1082 396 362
1084 1082 1080
1086 1085 351
1088 1087 1079
1090 1089 1070
1092 1090 1068
1094 191 188
1096 1094 193
1098 1096 194
1100 992 362
1102 988 362
1104 990 362
1106 1104 1102
1108 1106 1101
1110 1108 1098
1112 1110 278
1114 1105 1103
1116 1114 1100
1118 1116 278
1120 1118 1098
1122 1121 1070
1124 1123 1113
1126 1125 1069
1128 1127 1093
1130 368 362
1132 370 362
1134 372 362
1136 374 362
1138 376 362
1140 7 5
1142 1140 9
1144 1142 10
1146 1144 13
1148 1146 15
1150 1148 17
1152 1150 19
1154 1152 1036
1156 61 59
1158 1156 62
1160 1158 65
1162 1160 67
1164 1162 69
1166 1164 71
1168 1166 73
1170 1168 1154
1172 398 362
1174 1172 1170
1176 378 362
1178 1176 1171
1180 1179 1175
1182 400 362
1184 1182 1170
1186 380 362
1188 1186 1171
1190 1189 1185
1192 402 362
1194 1192 1170
1196 382 362
1198 1196 1171
1200 1199 1195
1202 404 362
1204 1202 1170
1206 384 362
1208 1206 1171
1210 1209 1205
1212 406 362
1214 1212 1170
1216 386 362
1218 1216 1171
1220 1219 1215
1222 408 362
1224 1222 1170
1226 388 362
1228 1226 1171
1230 1229 1225
1232 410 362
1234 1232 1170
1236 390 362
1238 1236 1171
1240 1239 1235
1242 412 362
1244 1242 1170
1246 392 362
1248 1246 1171
1250 1249 1245
1252 60 58
1254 1252 62
1256 1254 65
1258 1256 67
1260 1258 69
1262 1260 71
1264 1262 73
1266 1264 1154
1268 1267 1081
1270 1269 1069
1272 1082 1079
1274 1273 1080
1276 1275 1075
1278 1277 1068
1280 1279 1271
1282 1267 1082
1284 1282 1069
1286 1080 1079
1288 1287 1082
1290 1289 1075
1292 1291 1068
1294 1293 1285
1296 1170 346
1298 1172 1171
1300 1299 1297
1302 1170 348
1304 1182 1171
1306 1305 1303
1308 1170 350
1310 1192 1171
1312 1311 1309
1314 1170 352
1316 1202 1171
1318 1317 1315
1320 1170 354
1322 1212 1171
1324 1323 1321
1326 1170 356
1328 1222 1171
1330 1329 1327
1332 1170 358
1334 1232 1171
1336 1335 1333
1338 1170 360
1340 1242 1171
1342 1341 1339
1344 61 58
1346 1344 62
1348 1346 65
1350 1348 67
1352 1350 69
1354 1352 71
1356 1354 73
1358 1356 1154
1360 998 362
1362 1360 1358
1364 414 362
1366 1364 1359
1368 1367 1363
1370 1000 362
1372 1370 1358
1374 416 362
1376 1374 1359
1378 1377 1373
1380 1002 362
1382 1380 1358
1384 418 362
1386 1384 1359
1388 1387 1383
1390 1004 362
1392 1390 1358
1394 420 362
1396 1394 1359
1398 1397 1393
1400 1006 362
1402 1400 1358
1404 422 362
1406 1404 1359
1408 1407 1403
1410 1008 362
1412 1410 1358
1414 424 362
1416 1414 1359
1418 1417 1413
1420 1010 362
1422 1420 1358
1424 426 362
1426 1424 1359
1428 1427 1423
1430 1012 362
1432 1430 1358
1434 428 362
1436 1434 1359
1438 1437 1433
1440 430 362
1442 432 362
1444 434 362
1446 436 362
1448 438 362
1450 440 362
1452 442 362
1454 444 362
1456 1032 192
1458 1456 195
1460 1458 212
1462 448 362
1464 1462 1459
1466 1465 1461
1468 1458 214
1470 450 362
1472 1470 1459
1474 1473 1469
1476 1458 216
1478 452 362
1480 1478 1459
1482 1481 1477
1484 1458 218
1486 454 362
1488 1486 1459
1490 1489 1485
1492 1458 220
1494 456 362
1496 1494 1459
1498 1497 1493
1500 1458 222
1502 458 362
1504 1502 1459
1506 1505 1501
1508 1458 224
1510 460 362
1512 1510 1459
1514 1513 1509
1516 1458 226
1518 462 362
1520 1518 1459
1522 1521 1517
1524 1458 92
1526 464 362
1528 1526 1459
1530 1529 1525
1532 1458 94
1534 466 362
1536 1534 1459
1538 1537 1533
1540 1458 96
1542 468 362
1544 1542 1459
1546 1545 1541
1548 1458 98
1550 470 362
1552 1550 1459
1554 1553 1549
1556 1458 100
1558 472 362
1560 1558 1459
1562 1561 1557
1564 1458 102
1566 474 362
1568 1566 1459
1570 1569 1565
1572 1458 104
1574 476 362
1576 1574 1459
1578 1577 1573
1580 1458 106
1582 478 362
1584 1582 1459
1586 1585 1581
1588 486 362
1590 484 362
1592 480 362
1594 482 362
1596 1595 1593
1598 1596 1591
1600 1598 1589
1602 190 188
1604 1602 193
1606 1604 195
1608 1606 1600
1610 1594 1592
1612 1610 1591
1614 1612 1589
1616 1614 1458
1618 1616 245
1620 1596 1590
1622 1620 1589
1624 748 362
1626 750 362
1628 1626 1624
1630 1628 54
1632 1630 1622
1634 900 362
1636 1634 1519
1638 1635 1518
1640 1639 1637
1642 898 362
1644 1642 1511
1646 1643 1510
1648 1647 1645
1650 896 362
1652 1650 1503
1654 1651 1502
1656 1655 1653
1658 894 362
1660 1658 1495
1662 1659 1494
1664 1663 1661
1666 892 362
1668 1666 1487
1670 1667 1486
1672 1671 1669
1674 890 362
1676 1674 1479
1678 1675 1478
1680 1679 1677
1682 886 362
1684 1682 1463
1686 1683 1462
1688 1687 1685
1690 888 362
1692 1690 1471
1694 1691 1470
1696 1695 1693
1698 1696 1688
1700 1698 1680
1702 1700 1672
1704 1702 1664
1706 1704 1656
1708 1706 1648
1710 1708 1640
1712 782 362
1714 1712 1583
1716 1713 1582
1718 1717 1715
1720 780 362
1722 1720 1575
1724 1721 1574
1726 1725 1723
1728 778 362
1730 1728 1567
1732 1729 1566
1734 1733 1731
1736 776 362
1738 1736 1559
1740 1737 1558
1742 1741 1739
1744 774 362
1746 1744 1551
1748 1745 1550
1750 1749 1747
1752 772 362
1754 1752 1543
1756 1753 1542
1758 1757 1755
1760 768 362
1762 1760 1527
1764 1761 1526
1766 1765 1763
1768 770 362
1770 1768 1535
1772 1769 1534
1774 1773 1771
1776 1774 1766
1778 1776 1758
1780 1778 1750
1782 1780 1742
1784 1782 1734
1786 1784 1726
1788 1786 1718
1790 1788 1710
1792 534 362
1794 1793 1242
1796 1792 1243
1798 1797 1795
1800 532 362
1802 1801 1232
1804 1800 1233
1806 1805 1803
1808 530 362
1810 1809 1222
1812 1808 1223
1814 1813 1811
1816 528 362
1818 1817 1212
1820 1816 1213
1822 1821 1819
1824 526 362
1826 1825 1202
1828 1824 1203
1830 1829 1827
1832 524 362
1834 1833 1192
1836 1832 1193
1838 1837 1835
1840 520 362
1842 1841 1172
1844 1840 1173
1846 1845 1843
1848 522 362
1850 1849 1182
1852 1848 1183
1854 1853 1851
1856 1854 1846
1858 1856 1838
1860 1858 1830
1862 1860 1822
1864 1862 1814
1866 1864 1806
1868 1866 1798
1870 1868 1790
1872 682 362
1874 1873 1246
1876 1872 1247
1878 1877 1875
1880 680 362
1882 1881 1236
1884 1880 1237
1886 1885 1883
1888 678 362
1890 1889 1226
1892 1888 1227
1894 1893 1891
1896 676 362
1898 1897 1216
1900 1896 1217
1902 1901 1899
1904 674 362
1906 1905 1206
1908 1904 1207
1910 1909 1907
1912 672 362
1914 1913 1196
1916 1912 1197
1918 1917 1915
1920 668 362
1922 1921 1176
1924 1920 1177
1926 1925 1923
1928 670 362
1930 1929 1186
1932 1928 1187
1934 1933 1931
1936 1934 1926
1938 1936 1918
1940 1938 1910
1942 1940 1902
1944 1942 1894
1946 1944 1886
1948 1946 1878
1950 1948 1870
1952 710 362
1954 1953 1430
1956 1952 1431
1958 1957 1955
1960 708 362
1962 1961 1420
1964 1960 1421
1966 1965 1963
1968 706 362
1970 1969 1410
1972 1968 1411
1974 1973 1971
1976 704 362
1978 1977 1400
1980 1976 1401
1982 1981 1979
1984 702 362
1986 1985 1390
1988 1984 1391
1990 1989 1987
1992 700 362
1994 1993 1380
1996 1992 1381
1998 1997 1995
2000 696 362
2002 2001 1360
2004 2000 1361
2006 2005 2003
2008 698 362
2010 2009 1370
2012 2008 1371
2014 2013 2011
2016 2014 2006
2018 2016 1998
2020 2018 1990
2022 2020 1982
2024 2022 1974
2026 2024 1966
2028 2026 1958
2030 2028 1950
2032 766 362
2034 2033 1434
2036 2032 1435
2038 2037 2035
2040 764 362
2042 2041 1424
2044 2040 1425
2046 2045 2043
2048 762 362
2050 2049 1414
2052 2048 1415
2054 2053 2051
2056 760 362
2058 2057 1404
2060 2056 1405
2062 2061 2059
2064 758 362
2066 2065 1394
2068 2064 1395
2070 2069 2067
2072 756 362
2074 2073 1384
2076 2072 1385
2078 2077 2075
2080 752 362
2082 2081 1364
2084 2080 1365
2086 2085 2083
2088 754 362
2090 2089 1374
2092 2088 1375
2094 2093 2091
2096 2094 2086
2098 2096 2078
2100 2098 2070
2102 2100 2062
2104 2102 2054
2106 2104 2046
2108 2106 2038
2110 2108 2030
2112 744 362
2114 630 362
2116 2115 2112
2118 2114 2113
2120 2119 2117
2122 742 362
2124 628 362
2126 2125 2122
2128 2124 2123
2130 2129 2127
2132 740 362
2134 626 362
2136 2135 2132
2138 2134 2133
2140 2139 2137
2142 738 362
2144 624 362
2146 2145 2142
2148 2144 2143
2150 2149 2147
2152 736 362
2154 622 362
2156 2155 2152
2158 2154 2153
2160 2159 2157
2162 734 362
2164 620 362
2166 2165 2162
2168 2164 2163
2170 2169 2167
2172 730 362
2174 616 362
2176 2175 2172
2178 2174 2173
2180 2179 2177
2182 732 362
2184 618 362
2186 2185 2182
2188 2184 2183
2190 2189 2187
2192 2190 2180
2194 2192 2170
2196 2194 2160
2198 2196 2150
2200 2198 2140
2202 2200 2130
2204 2202 2120
2206 2204 2110
2208 662 362
2210 512 362
2212 2211 2208
2214 2210 2209
2216 2215 2213
2218 660 362
2220 510 362
2222 2221 2218
2224 2220 2219
2226 2225 2223
2228 658 362
2230 508 362
2232 2231 2228
2234 2230 2229
2236 2235 2233
2238 656 362
2240 506 362
2242 2241 2238
2244 2240 2239
2246 2245 2243
2248 654 362
2250 504 362
2252 2251 2248
2254 2250 2249
2256 2255 2253
2258 652 362
2260 502 362
2262 2261 2258
2264 2260 2259
2266 2265 2263
2268 648 362
2270 498 362
2272 2271 2268
2274 2270 2269
2276 2275 2273
2278 650 362
2280 500 362
2282 2281 2278
2284 2280 2279
2286 2285 2283
2288 2286 2276
2290 2288 2266
2292 2290 2256
2294 2292 2246
2296 2294 2236
2298 2296 2226
2300 2298 2216
2302 2300 2206
2304 850 362
2306 598 362
2308 2307 2304
2310 2306 2305
2312 2311 2309
2314 848 362
2316 596 362
2318 2317 2314
2320 2316 2315
2322 2321 2319
2324 846 362
2326 594 362
2328 2327 2324
2330 2326 2325
2332 2331 2329
2334 844 362
2336 592 362
2338 2337 2334
2340 2336 2335
2342 2341 2339
2344 842 362
2346 590 362
2348 2347 2344
2350 2346 2345
2352 2351 2349
2354 840 362
2356 588 362
2358 2357 2354
2360 2356 2355
2362 2361 2359
2364 838 362
2366 586 362
2368 2367 2364
2370 2366 2365
2372 2371 2369
2374 836 362
2376 584 362
2378 2377 2374
2380 2376 2375
2382 2381 2379
2384 834 362
2386 582 362
2388 2387 2384
2390 2386 2385
2392 2391 2389
2394 832 362
2396 580 362
2398 2397 2394
2400 2396 2395
2402 2401 2399
2404 830 362
2406 578 362
2408 2407 2404
2410 2406 2405
2412 2411 2409
2414 828 362
2416 576 362
2418 2417 2414
2420 2416 2415
2422 2421 2419
2424 826 362
2426 574 362
2428 2427 2424
2430 2426 2425
2432 2431 2429
2434 824 362
2436 572 362
2438 2437 2434
2440 2436 2435
2442 2441 2439
2444 822 362
2446 570 362
2448 2447 2444
2450 2446 2445
2452 2451 2449
2454 820 362
2456 568 362
2458 2457 2454
2460 2456 2455
2462 2461 2459
2464 818 362
2466 566 362
2468 2467 2464
2470 2466 2465
2472 2471 2469
2474 816 362
2476 564 362
2478 2477 2474
2480 2476 2475
2482 2481 2479
2484 814 362
2486 562 362
2488 2487 2484
2490 2486 2485
2492 2491 2489
2494 812 362
2496 560 362
2498 2497 2494
2500 2496 2495
2502 2501 2499
2504 810 362
2506 558 362
2508 2507 2504
2510 2506 2505
2512 2511 2509
2514 808 362
2516 556 362
2518 2517 2514
2520 2516 2515
2522 2521 2519
2524 806 362
2526 554 362
2528 2527 2524
2530 2526 2525
2532 2531 2529
2534 804 362
2536 552 362
2538 2537 2534
2540 2536 2535
2542 2541 2539
2544 802 362
2546 550 362
2548 2547 2544
2550 2546 2545
2552 2551 2549
2554 800 362
2556 548 362
2558 2557 2554
2560 2556 2555
2562 2561 2559
2564 798 362
2566 546 362
2568 2567 2564
2570 2566 2565
2572 2571 2569
2574 796 362
2576 544 362
2578 2577 2574
2580 2576 2575
2582 2581 2579
2584 794 362
2586 542 362
2588 2587 2584
2590 2586 2585
2592 2591 2589
2594 792 362
2596 540 362
2598 2597 2594
2600 2596 2595
2602 2601 2599
2604 788 362
2606 536 362
2608 2607 2604
2610 2606 2605
2612 2611 2609
2614 790 362
2616 538 362
2618 2617 2614
2620 2616 2615
2622 2621 2619
2624 2622 2612
2626 2624 2602
2628 2626 2592
2630 2628 2582
2632 2630 2572
2634 2632 2562
2636 2634 2552
2638 2636 2542
2640 2638 2532
2642 2640 2522
2644 2642 2512
2646 2644 2502
2648 2646 2492
2650 2648 2482
2652 2650 2472
2654 2652 2462
2656 2654 2452
2658 2656 2442
2660 2658 2432
2662 2660 2422
2664 2662 2412
2666 2664 2402
2668 2666 2392
2670 2668 2382
2672 2670 2372
2674 2672 2362
2676 2674 2352
2678 2676 2342
2680 2678 2332
2682 2680 2322
2684 2682 2312
2686 2684 2302
2688 786 362
2690 2689 2686
2692 2691 1632
2694 2692 1098
2696 1632 57
2698 2696 1098
2700 1595 1592
2702 2700 1590
2704 2702 1589
2706 2704 1630
2708 2688 2686
2710 2709 2706
2712 2710 1098
2714 2706 56
2716 2714 1098
2718 1594 1593
2720 2718 1590
2722 2720 1589
2724 1094 192
2726 2724 195
2728 2726 2722
2730 1610 1590
2732 2730 1589
2734 190 189
2736 2734 192
2738 2736 195
2740 2738 2732
2742 1598 1588
2744 1602 192
2746 2744 195
2748 2746 2742
2750 2749 2741
2752 2750 2729
2754 2752 1593
2756 2755 2717
2758 2756 2713
2760 2759 2699
2762 2761 2695
2764 2762 1619
2766 2718 1591
2768 2766 1589
2770 2768 1120
2772 2771 2765
2774 2700 1591
2776 2774 1589
2778 1104 1103
2780 2778 1101
2782 2780 1098
2784 2782 2
2786 2784 2776
2788 2787 2773
2790 2789 1609
2792 2774 1588
2794 1034 194
2796 2794 2792
2798 2797 1595
2800 2798 2752
2802 2800 2713
2804 1632 1098
2806 2805 2802
2808 2807 1617
2810 2809 2787
2812 2752 1590
2814 2706 1098
2816 2815 2812
2818 2816 2695
2820 2819 1617
2822 2797 1588
2824 2822 2752
2826 2825 2815
2828 2826 2695
2830 1054 62
2832 2830 65
2834 2832 67
2836 2834 69
2838 2836 71
2840 2838 73
2842 2840 1154
2844 2842 346
2846 488 362
2848 2846 2843
2850 2849 2845
2852 2842 348
2854 490 362
2856 2854 2843
2858 2857 2853
2860 2842 350
2862 492 362
2864 2862 2843
2866 2865 2861
2868 2842 352
2870 494 362
2872 2870 2843
2874 2873 2869
2876 2842 354
2878 496 362
2880 2878 2843
2882 2881 2877
2884 1458 108
2886 2270 1459
2888 2887 2885
2890 1458 110
2892 2280 1459
2894 2893 2891
2896 1458 112
2898 2260 1459
2900 2899 2897
2902 1458 114
2904 2250 1459
2906 2905 2903
2908 1458 116
2910 2240 1459
2912 2911 2909
2914 1458 118
2916 2230 1459
2918 2917 2915
2920 1458 120
2922 2220 1459
2924 2923 2921
2926 1458 122
2928 2210 1459
2930 2929 2927
2932 514 362
2934 516 362
2936 518 362
2938 1458 38
2940 1840 1459
2942 2941 2939
2944 1458 40
2946 1848 1459
2948 2947 2945
2950 1458 42
2952 1832 1459
2954 2953 2951
2956 1458 44
2958 1824 1459
2960 2959 2957
2962 1458 46
2964 1816 1459
2966 2965 2963
2968 1458 48
2970 1808 1459
2972 2971 2969
2974 1458 50
2976 1800 1459
2978 2977 2975
2980 1458 52
2982 1792 1459
2984 2983 2981
2986 1458 124
2988 2606 1459
2990 2989 2987
2992 1458 126
2994 2616 1459
2996 2995 2993
2998 1458 128
3000 2596 1459
3002 3001 2999
3004 1458 130
3006 2586 1459
3008 3007 3005
3010 1458 132
3012 2576 1459
3014 3013 3011
3016 1458 134
3018 2566 1459
3020 3019 3017
3022 1458 136
3024 2556 1459
3026 3025 3023
3028 1458 138
3030 2546 1459
3032 3031 3029
3034 1458 140
3036 2536 1459
3038 3037 3035
3040 1458 142
3042 2526 1459
3044 3043 3041
3046 1458 144
3048 2516 1459
3050 3049 3047
3052 1458 146
3054 2506 1459
3056 3055 3053
3058 1458 148
3060 2496 1459
3062 3061 3059
3064 1458 150
3066 2486 1459
3068 3067 3065
3070 1458 152
3072 2476 1459
3074 3073 3071
3076 1458 154
3078 2466 1459
3080 3079 3077
3082 1458 156
3084 2456 1459
3086 3085 3083
3088 1458 158
3090 2446 1459
3092 3091 3089
3094 1458 160
3096 2436 1459
3098 3097 3095
3100 1458 162
3102 2426 1459
3104 3103 3101
3106 1458 164
3108 2416 1459
3110 3109 3107
3112 1458 166
3114 2406 1459
3116 3115 3113
3118 1458 168
3120 2396 1459
3122 3121 3119
3124 1458 170
3126 2386 1459
3128 3127 3125
3130 1458 172
3132 2376 1459
3134 3133 3131
3136 1458 174
3138 2366 1459
3140 3139 3137
3142 1458 176
3144 2356 1459
3146 3145 3143
3148 1458 178
3150 2346 1459
3152 3151 3149
3154 1458 180
3156 2336 1459
3158 3157 3155
3160 1458 182
3162 2326 1459
3164 3163 3161
3166 1458 184
3168 2316 1459
3170 3169 3167
3172 1458 186
3174 2306 1459
3176 3175 3173
3178 1266 346
3180 600 362
3182 3180 1267
3184 3183 3179
3186 1266 348
3188 602 362
3190 3188 1267
3192 3191 3187
3194 1266 350
3196 604 362
3198 3196 1267
3200 3199 3195
3202 1266 352
3204 606 362
3206 3204 1267
3208 3207 3203
3210 1266 354
3212 608 362
3214 3212 1267
3216 3215 3211
3218 1266 356
3220 610 362
3222 3220 1267
3224 3223 3219
3226 1266 358
3228 612 362
3230 3228 1267
3232 3231 3227
3234 1266 360
3236 614 362
3238 3236 1267
3240 3239 3235
3242 1458 228
3244 2174 1459
3246 3245 3243
3248 1458 230
3250 2184 1459
3252 3251 3249
3254 1458 232
3256 2164 1459
3258 3257 3255
3260 1458 234
3262 2154 1459
3264 3263 3261
3266 1458 236
3268 2144 1459
3270 3269 3267
3272 1458 238
3274 2134 1459
3276 3275 3273
3278 1458 240
3280 2124 1459
3282 3281 3279
3284 1458 242
3286 2114 1459
3288 3287 3285
3290 1344 63
3292 3290 65
3294 3292 67
3296 3294 69
3298 3296 71
3300 3298 73
3302 3300 1154
3304 3302 346
3306 632 362
3308 3306 3303
3310 3309 3305
3312 3302 348
3314 634 362
3316 3314 3303
3318 3317 3313
3320 3302 350
3322 636 362
3324 3322 3303
3326 3325 3321
3328 3302 352
3330 638 362
3332 3330 3303
3334 3333 3329
3336 3302 354
3338 640 362
3340 3338 3303
3342 3341 3337
3344 3302 356
3346 642 362
3348 3346 3303
3350 3349 3345
3352 3302 358
3354 644 362
3356 3354 3303
3358 3357 3353
3360 3302 360
3362 646 362
3364 3362 3303
3366 3365 3361
3368 1154 1066
3370 3368 2172
3372 3369 2268
3374 3373 3371
3376 3368 2182
3378 3369 2278
3380 3379 3377
3382 3368 2162
3384 3369 2258
3386 3385 3383
3388 3368 2152
3390 3369 2248
3392 3391 3389
3394 3368 2142
3396 3369 2238
3398 3397 3395
3400 3368 2132
3402 3369 2228
3404 3403 3401
3406 3368 2122
3408 3369 2218
3410 3409 3407
3412 3368 2112
3414 3369 2208
3416 3415 3413
3418 6 5
3420 3418 9
3422 3420 11
3424 3422 13
3426 3424 15
3428 3426 17
3430 3428 19
3432 3430 1036
3434 3432 1066
3436 3434 350
3438 664 362
3440 3438 3437
3442 1458 22
3444 1920 1459
3446 3445 3443
3448 1458 24
3450 1928 1459
3452 3451 3449
3454 1458 26
3456 1912 1459
3458 3457 3455
3460 1458 28
3462 1904 1459
3464 3463 3461
3466 1458 30
3468 1896 1459
3470 3469 3467
3472 1458 32
3474 1888 1459
3476 3475 3473
3478 1458 34
3480 1880 1459
3482 3481 3479
3484 1458 36
3486 1872 1459
3488 3487 3485
3490 1615 1017
3492 1016 1014
3494 3493 1019
3496 3494 1615
3498 3492 1021
3500 3493 1020
3502 3501 3499
3504 3503 1615
3506 694 362
3508 1458 74
3510 2000 1459
3512 3511 3509
3514 1458 76
3516 2008 1459
3518 3517 3515
3520 1458 78
3522 1992 1459
3524 3523 3521
3526 1458 80
3528 1984 1459
3530 3529 3527
3532 1458 82
3534 1976 1459
3536 3535 3533
3538 1458 84
3540 1968 1459
3542 3541 3539
3544 1458 86
3546 1960 1459
3548 3547 3545
3550 1458 88
3552 1952 1459
3554 3553 3551
3556 712 362
3558 3556 3303
3560 3559 3305
3562 714 362
3564 3562 3303
3566 3565 3313
3568 716 362
3570 3568 3303
3572 3571 3321
3574 718 362
3576 3574 3303
3578 3577 3329
3580 720 362
3582 3580 3303
3584 3583 3337
3586 722 362
3588 3586 3303
3590 3589 3345
3592 724 362
3594 3592 3303
3596 3595 3353
3598 726 362
3600 3598 3303
3602 3601 3361
3604 728 362
3606 3368 346
3608 3369 2172
3610 3609 3607
3612 3368 348
3614 3369 2182
3616 3615 3613
3618 3368 350
3620 3369 2162
3622 3621 3619
3624 3368 352
3626 3369 2152
3628 3627 3625
3630 3368 354
3632 3369 2142
3634 3633 3631
3636 3368 356
3638 3369 2132
3640 3639 3637
3642 3368 358
3644 3369 2122
3646 3645 3643
3648 3368 360
3650 3369 2112
3652 3651 3649
3654 902 746
3656 903 664
3658 3656 1068
3660 3659 3655
3662 3661 362
3664 1156 63
3666 3664 65
3668 3666 67
3670 3668 69
3672 3670 71
3674 3672 73
3676 3674 3432
3678 446 362
3680 3679 346
3682 3681 1624
3684 3682 3676
3686 1631 1624
3688 1626 1625
3690 868 362
3692 3690 2113
3694 3691 2112
3696 3695 3693
3698 866 362
3700 3698 2123
3702 3699 2122
3704 3703 3701
3706 864 362
3708 3706 2133
3710 3707 2132
3712 3711 3709
3714 862 362
3716 3714 2143
3718 3715 2142
3720 3719 3717
3722 860 362
3724 3722 2153
3726 3723 2152
3728 3727 3725
3730 858 362
3732 3730 2163
3734 3731 2162
3736 3735 3733
3738 854 362
3740 3738 2173
3742 3739 2172
3744 3743 3741
3746 856 362
3748 3746 2183
3750 3747 2182
3752 3751 3749
3754 3752 3744
3756 3754 3736
3758 3756 3728
3760 3758 3720
3762 3760 3712
3764 3762 3704
3766 3764 3696
3768 3237 3229
3770 3768 2689
3772 3220 3205
3774 3196 3180
3776 3774 3772
3778 3776 3770
3780 3236 3228
3782 3780 2688
3784 3221 3204
3786 3197 3181
3788 3786 3784
3790 3788 3782
3792 3791 3779
3794 3793 3189
3796 3794 3213
3798 3796 3766
3800 884 362
3802 3800 2209
3804 3801 2208
3806 3805 3803
3808 882 362
3810 3808 2219
3812 3809 2218
3814 3813 3811
3816 880 362
3818 3816 2229
3820 3817 2228
3822 3821 3819
3824 878 362
3826 3824 2239
3828 3825 2238
3830 3829 3827
3832 876 362
3834 3832 2249
3836 3833 2248
3838 3837 3835
3840 874 362
3842 3840 2259
3844 3841 2258
3846 3845 3843
3848 870 362
3850 3848 2269
3852 3849 2268
3854 3853 3851
3856 872 362
3858 3856 2279
3860 3857 2278
3862 3861 3859
3864 3862 3854
3866 3864 3846
3868 3866 3838
3870 3868 3830
3872 3870 3822
3874 3872 3814
3876 3874 3806
3878 3876 3798
3880 692 362
3882 3880 3878
3884 3882 344
3886 3884 3688
3888 3887 3687
3890 3889 3677
3892 3891 3685
3894 3681 1627
3896 3895 3676
3898 1631 1628
3900 3899 3689
3902 3901 3677
3904 3903 3897
3906 1458 196
3908 2080 1459
3910 3909 3907
3912 1458 198
3914 2088 1459
3916 3915 3913
3918 1458 200
3920 2072 1459
3922 3921 3919
3924 1458 202
3926 2064 1459
3928 3927 3925
3930 1458 204
3932 2056 1459
3934 3933 3931
3936 1458 206
3938 2048 1459
3940 3939 3937
3942 1458 208
3944 2040 1459
3946 3945 3943
3948 1458 210
3950 2032 1459
3952 3951 3949
3954 1252 63
3956 3954 65
3958 3956 67
3960 3958 69
3962 3960 71
3964 3962 73
3966 3964 1154
3968 3966 1682
3970 3967 1760
3972 3971 3969
3974 3966 1690
3976 3967 1768
3978 3977 3975
3980 3966 1674
3982 3967 1752
3984 3983 3981
3986 3966 1666
3988 3967 1744
3990 3989 3987
3992 3966 1658
3994 3967 1736
3996 3995 3993
3998 3966 1650
4000 3967 1728
4002 4001 3999
4004 3966 1642
4006 3967 1720
4008 4007 4005
4010 3966 1634
4012 3967 1712
4014 4013 4011
4016 2734 193
4018 4016 195
4020 4018 280
4022 4019 2604
4024 4023 4021
4026 4018 282
4028 4019 2614
4030 4029 4027
4032 4018 284
4034 4019 2594
4036 4035 4033
4038 4018 286
4040 4019 2584
4042 4041 4039
4044 4018 288
4046 4019 2574
4048 4047 4045
4050 4018 290
4052 4019 2564
4054 4053 4051
4056 4018 292
4058 4019 2554
4060 4059 4057
4062 4018 294
4064 4019 2544
4066 4065 4063
4068 4018 296
4070 4019 2534
4072 4071 4069
4074 4018 298
4076 4019 2524
4078 4077 4075
4080 4018 300
4082 4019 2514
4084 4083 4081
4086 4018 302
4088 4019 2504
4090 4089 4087
4092 4018 304
4094 4019 2494
4096 4095 4093
4098 4018 306
4100 4019 2484
4102 4101 4099
4104 4018 308
4106 4019 2474
4108 4107 4105
4110 4018 310
4112 4019 2464
4114 4113 4111
4116 4018 312
4118 4019 2454
4120 4119 4117
4122 4018 314
4124 4019 2444
4126 4125 4123
4128 4018 316
4130 4019 2434
4132 4131 4129
4134 4018 318
4136 4019 2424
4138 4137 4135
4140 4018 320
4142 4019 2414
4144 4143 4141
4146 4018 322
4148 4019 2404
4150 4149 4147
4152 4018 324
4154 4019 2394
4156 4155 4153
4158 4018 326
4160 4019 2384
4162 4161 4159
4164 4018 328
4166 4019 2374
4168 4167 4165
4170 4018 330
4172 4019 2364
4174 4173 4171
4176 4018 332
4178 4019 2354
4180 4179 4177
4182 4018 334
4184 4019 2344
4186 4185 4183
4188 4018 336
4190 4019 2334
4192 4191 4189
4194 4018 338
4196 4019 2324
4198 4197 4195
4200 4018 340
4202 4019 2314
4204 4203 4201
4206 4018 342
4208 4019 2304
4210 4209 4207
4212 4018 246
4214 4019 3738
4216 4215 4213
4218 4018 248
4220 4019 3746
4222 4221 4219
4224 4018 250
4226 4019 3730
4228 4227 4225
4230 4018 252
4232 4019 3722
4234 4233 4231
4236 4018 254
4238 4019 3714
4240 4239 4237
4242 4018 256
4244 4019 3706
4246 4245 4243
4248 4018 258
4250 4019 3698
4252 4251 4249
4254 4018 260
4256 4019 3690
4258 4257 4255
4260 4018 262
4262 4019 3848
4264 4263 4261
4266 4018 264
4268 4019 3856
4270 4269 4267
4272 4018 266
4274 4019 3840
4276 4275 4273
4278 4018 268
4280 4019 3832
4282 4281 4279
4284 4018 270
4286 4019 3824
4288 4287 4285
4290 4018 272
4292 4019 3816
4294 4293 4291
4296 4018 274
4298 4019 3808
4300 4299 4297
4302 4018 276
4304 4019 3800
4306 4305 4303
4308 3966 346
4310 3967 1682
4312 4311 4309
4314 3966 348
4316 3967 1690
4318 4317 4315
4320 3966 350
4322 3967 1674
4324 4323 4321
4326 3966 352
4328 3967 1666
4330 4329 4327
4332 3966 354
4334 3967 1658
4336 4335 4333
4338 3966 356
4340 3967 1650
4342 4341 4339
4344 3966 358
4346 3967 1642
4348 4347 4345
4350 3966 360
4352 3967 1634
4354 4353 4351
4356 904 362
4358 906 362
4360 908 362
4362 1096 195
4364 4362 3430
4366 4364 1168
4368 1627 1625
4370 4368 4366
4372 4371 4361
4374 2172 1108
4376 910 362
4378 4377 1117
4380 4379 1109
4382 4381 4375
4384 2182 1108
4386 912 362
4388 4387 1117
4390 4389 1109
4392 4391 4385
4394 2162 1108
4396 914 362
4398 4396 1117
4400 4398 1109
4402 4401 4395
4404 4371 916
4406 4404 362
4408 4370 280
4410 4409 4407
4412 4371 918
4414 4412 362
4416 4370 282
4418 4417 4415
4420 4371 920
4422 4420 362
4424 4370 284
4426 4425 4423
4428 4371 922
4430 4428 362
4432 4370 286
4434 4433 4431
4436 4371 924
4438 4436 362
4440 4370 288
4442 4441 4439
4444 4371 926
4446 4444 362
4448 4370 290
4450 4449 4447
4452 4371 928
4454 4452 362
4456 4370 292
4458 4457 4455
4460 4371 930
4462 4460 362
4464 4370 294
4466 4465 4463
4468 4371 932
4470 4468 362
4472 4370 296
4474 4473 4471
4476 4371 934
4478 4476 362
4480 4370 298
4482 4481 4479
4484 4371 936
4486 4484 362
4488 4370 300
4490 4489 4487
4492 4371 938
4494 4492 362
4496 4370 302
4498 4497 4495
4500 4371 940
4502 4500 362
4504 4370 304
4506 4505 4503
4508 4371 942
4510 4508 362
4512 4370 306
4514 4513 4511
4516 4371 944
4518 4516 362
4520 4370 308
4522 4521 4519
4524 4371 946
4526 4524 362
4528 4370 310
4530 4529 4527
4532 4371 948
4534 4532 362
4536 4370 312
4538 4537 4535
4540 4371 950
4542 4540 362
4544 4370 314
4546 4545 4543
4548 4371 952
4550 4548 362
4552 4370 316
4554 4553 4551
4556 4371 954
4558 4556 362
4560 4370 318
4562 4561 4559
4564 4371 956
4566 4564 362
4568 4370 320
4570 4569 4567
4572 4371 958
4574 4572 362
4576 4370 322
4578 4577 4575
4580 4371 960
4582 4580 362
4584 4370 324
4586 4585 4583
4588 4371 962
4590 4588 362
4592 4370 326
4594 4593 4591
4596 4371 964
4598 4596 362
4600 4370 328
4602 4601 4599
4604 4371 966
4606 4604 362
4608 4370 330
4610 4609 4607
4612 4371 968
4614 4612 362
4616 4370 332
4618 4617 4615
4620 4371 970
4622 4620 362
4624 4370 334
4626 4625 4623
4628 4371 972
4630 4628 362
4632 4370 336
4634 4633 4631
4636 4371 974
4638 4636 362
4640 4370 338
4642 4641 4639
4644 4371 976
4646 4644 362
4648 4370 340
4650 4649 4647
4652 4371 978
4654 4652 362
4656 4370 342
4658 4657 4655
4660 980 362
4662 359 356
4664 4662 361
4666 350 346
4668 4666 353
4670 4668 4664
4672 358 357
4674 4672 360
4676 351 347
4678 4676 352
4680 4678 4674
4682 4681 4671
4684 4683 349
4686 4684 355
4688 4686 1266
4690 4689 4661
4692 352 348
4694 4692 4666
4696 4694 355
4698 4696 356
4700 4698 358
4702 4700 3234
4704 4703 4691
4706 982 362
4708 4706 4689
4710 4709 4703
4712 3434 348
4714 1142 11
4716 4714 13
4718 4716 15
4720 4718 17
4722 4720 1036
4724 4362 3428
4726 4724 4369
4728 4727 4723
4730 4729 19
4732 984 362
4734 1076 1068
4736 4735 4732
4738 4737 4731
4740 4739 4713
4742 986 362
4744 1114 1101
4746 4744 1098
4748 3562 3557
4750 4748 3569
4752 4750 3575
4754 4752 3581
4756 4754 3587
4758 4756 3593
4760 4758 3599
4762 4760 4746
4764 3562 3556
4766 4764 3569
4768 4766 3575
4770 4768 3581
4772 4770 3587
4774 4772 3593
4776 4774 3599
4778 4776 4746
4780 1105 1102
4782 4780 1101
4784 4782 1098
4786 4784 90
4788 4787 1113
4790 4788 4779
4792 4790 1102
4794 2153 2143
4796 4794 2133
4798 4796 2122
4800 4798 2113
4802 4800 4778
4804 4803 4793
4806 4804 4763
4808 4758 3598
4810 4808 4746
4812 2785 1104
4814 4812 4790
4816 4815 4803
4818 4816 4811
4820 4801 4778
4822 1121 1100
4824 4823 4821
4826 994 362
4828 996 362
4830 4829 1089
4832 4831 1068
4834 4828 2785
4836 4835 4787
4838 4837 1069
4840 4839 4833
4842 1358 346
4844 1360 1359
4846 4845 4843
4848 1358 348
4850 1370 1359
4852 4851 4849
4854 1358 350
4856 1380 1359
4858 4857 4855
4860 1358 352
4862 1390 1359
4864 4863 4861
4866 1358 354
4868 1400 1359
4870 4869 4867
4872 1358 356
4874 1410 1359
4876 4875 4873
4878 1358 358
4880 1420 1359
4882 4881 4879
4884 1358 360
4886 1430 1359
4888 4887 4885
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 state_regDev_LBA_abs_out
l166 state_regBMStatus_SMPLX_conc_out
l167 state_os_lba4_abs<0>_out
l168 state_os_lba4_abs<1>_out
l169 state_os_lba4_abs<2>_out
l170 state_os_lba4_abs<3>_out
l171 state_os_lba4_abs<4>_out
l172 state_os_lba4_abs<5>_out
l173 state_os_lba4_abs<6>_out
l174 state_os_lba4_abs<7>_out
l175 state_regFeature0_abs<0>_out
l176 state_regFeature0_abs<1>_out
l177 state_regFeature0_abs<2>_out
l178 state_regFeature0_abs<3>_out
l179 state_regFeature0_abs<4>_out
l180 state_regFeature0_abs<5>_out
l181 state_regFeature0_abs<6>_out
l182 state_regFeature0_abs<7>_out
l183 state_regStatus_DRQ_conc_out
l184 state_regSectors0_abs<0>_out
l185 state_regSectors0_abs<1>_out
l186 state_regSectors0_abs<2>_out
l187 state_regSectors0_abs<3>_out
l188 state_regSectors0_abs<4>_out
l189 state_regSectors0_abs<5>_out
l190 state_regSectors0_abs<6>_out
l191 state_regSectors0_abs<7>_out
l192 state_irqAsserted_conc_out
l193 state_stDMACmd_conc<0>_out
l194 state_stDMACmd_conc<1>_out
l195 state_os_lba5_abs<0>_out
l196 state_os_lba5_abs<1>_out
l197 state_os_lba5_abs<2>_out
l198 state_os_lba5_abs<3>_out
l199 state_os_lba5_abs<4>_out
l200 state_os_lba5_abs<5>_out
l201 state_os_lba5_abs<6>_out
l202 state_os_lba5_abs<7>_out
l203 state_regLBALow1_abs<0>_out
l204 state_regLBALow1_abs<1>_out
l205 state_regLBALow1_abs<2>_out
l206 state_regLBALow1_abs<3>_out
l207 state_regLBALow1_abs<4>_out
l208 state_regLBALow1_abs<5>_out
l209 state_regLBALow1_abs<6>_out
l210 state_regLBALow1_abs<7>_out
l211 state_regControl_SRST_conc_out
l212 state_regBMCommand_RW_abs_out
l213 state_bufAddr_abs<0>_out
l214 state_bufAddr_abs<1>_out
l215 state_bufAddr_abs<2>_out
l216 state_bufAddr_abs<3>_out
l217 state_bufAddr_abs<4>_out
l218 state_bufAddr_abs<5>_out
l219 state_bufAddr_abs<6>_out
l220 state_bufAddr_abs<7>_out
l221 state_bufAddr_abs<8>_out
l222 state_bufAddr_abs<9>_out
l223 state_bufAddr_abs<10>_out
l224 state_bufAddr_abs<11>_out
l225 state_bufAddr_abs<12>_out
l226 state_bufAddr_abs<13>_out
l227 state_bufAddr_abs<14>_out
l228 state_bufAddr_abs<15>_out
l229 state_bufAddr_abs<16>_out
l230 state_bufAddr_abs<17>_out
l231 state_bufAddr_abs<18>_out
l232 state_bufAddr_abs<19>_out
l233 state_bufAddr_abs<20>_out
l234 state_bufAddr_abs<21>_out
l235 state_bufAddr_abs<22>_out
l236 state_bufAddr_abs<23>_out
l237 state_bufAddr_abs<24>_out
l238 state_bufAddr_abs<25>_out
l239 state_bufAddr_abs<26>_out
l240 state_bufAddr_abs<27>_out
l241 state_bufAddr_abs<28>_out
l242 state_bufAddr_abs<29>_out
l243 state_bufAddr_abs<30>_out
l244 state_bufAddr_abs<31>_out
l245 state_regBMStatus_DRV0CAP_conc_out
l246 state_bufSectors_abs<0>_out
l247 state_bufSectors_abs<1>_out
l248 state_bufSectors_abs<2>_out
l249 state_bufSectors_abs<3>_out
l250 state_bufSectors_abs<4>_out
l251 state_bufSectors_abs<5>_out
l252 state_bufSectors_abs<6>_out
l253 state_bufSectors_abs<7>_out
l254 state_bufSectors_abs<8>_out
l255 state_bufSectors_abs<9>_out
l256 state_bufSectors_abs<10>_out
l257 state_bufSectors_abs<11>_out
l258 state_bufSectors_abs<12>_out
l259 state_bufSectors_abs<13>_out
l260 state_bufSectors_abs<14>_out
l261 state_bufSectors_abs<15>_out
l262 state_regLBALow0_abs<0>_out
l263 state_regLBALow0_abs<1>_out
l264 state_regLBALow0_abs<2>_out
l265 state_regLBALow0_abs<3>_out
l266 state_regLBALow0_abs<4>_out
l267 state_regLBALow0_abs<5>_out
l268 state_regLBALow0_abs<6>_out
l269 state_regLBALow0_abs<7>_out
l270 state_regControl_NIEn_conc_out
l271 state_regStatus_BSY_conc<0>_out
l272 state_regStatus_BSY_conc<1>_out
l273 state_prdValid_conc_out
l274 state_transferMode_abs<0>_out
l275 state_transferMode_abs<1>_out
l276 state_transferMode_abs<2>_out
l277 state_regBMPRD_abs<0>_out
l278 state_regBMPRD_abs<1>_out
l279 state_regBMPRD_abs<2>_out
l280 state_regBMPRD_abs<3>_out
l281 state_regBMPRD_abs<4>_out
l282 state_regBMPRD_abs<5>_out
l283 state_regBMPRD_abs<6>_out
l284 state_regBMPRD_abs<7>_out
l285 state_regBMPRD_abs<8>_out
l286 state_regBMPRD_abs<9>_out
l287 state_regBMPRD_abs<10>_out
l288 state_regBMPRD_abs<11>_out
l289 state_regBMPRD_abs<12>_out
l290 state_regBMPRD_abs<13>_out
l291 state_regBMPRD_abs<14>_out
l292 state_regBMPRD_abs<15>_out
l293 state_regBMPRD_abs<16>_out
l294 state_regBMPRD_abs<17>_out
l295 state_regBMPRD_abs<18>_out
l296 state_regBMPRD_abs<19>_out
l297 state_regBMPRD_abs<20>_out
l298 state_regBMPRD_abs<21>_out
l299 state_regBMPRD_abs<22>_out
l300 state_regBMPRD_abs<23>_out
l301 state_regBMPRD_abs<24>_out
l302 state_regBMPRD_abs<25>_out
l303 state_regBMPRD_abs<26>_out
l304 state_regBMPRD_abs<27>_out
l305 state_regBMPRD_abs<28>_out
l306 state_regBMPRD_abs<29>_out
l307 state_regBMPRD_abs<30>_out
l308 state_regBMPRD_abs<31>_out
l309 state_stCommand_conc<0>_out
l310 state_stCommand_conc<1>_out
l311 state_regBMStatus_ERR_conc_out
l312 state_regStatus_DF_conc_out
l313 state_setFeatState_conc<0>_out
l314 state_setFeatState_conc<1>_out
l315 state_setFeatState_conc<2>_out
l316 state_regStatus_bit4_conc_out
l317 state_wce_conc_out
l318 state_regLBAHigh0_abs<0>_out
l319 state_regLBAHigh0_abs<1>_out
l320 state_regLBAHigh0_abs<2>_out
l321 state_regLBAHigh0_abs<3>_out
l322 state_regLBAHigh0_abs<4>_out
l323 state_regLBAHigh0_abs<5>_out
l324 state_regLBAHigh0_abs<6>_out
l325 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:21 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a5.v   ---gives--> driver_a5.mv
> abc -c "read_blif_mv driver_a5.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a5y.aig"   ---gives--> driver_a5y.aig
> aigtoaig driver_a5y.aig driver_a5y.aag   ---gives--> driver_a5y.aag (this file)
Content of driver_a5.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 5) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 2/3 [2015-pre-classification]
SOLVED_IN : 191.55 [2015-pre-classification]
#.
