fetch_stage.v  inst_mem.v  instructions.hex  pc_update.v  pc.v
fetch_stage.v  inst_mem.v  instructions.hex  pc_update.v  pc.v
decode_controller.v  INCA_libs     irun.log          register_file.v  tb_decode_con.v  tb_reg_file.v
decode_stage.v       irun.history  reg_hex_file.hex  reg_mem.hex      tb_decode_s.v    wave.shm
btb_file.v  btb_read.v  btb.v  btb_write.v  dynamic_branch_predictor.v  INCA_libs  irun.history  irun.log  lru_next.v  lru_reg.v  tb_btb.v  wave.shm
decode_controller.v  INCA_libs     irun.log          register_file.v  tb_decode_con.v  tb_reg_file.v
decode_stage.v       irun.history  reg_hex_file.hex  reg_mem.hex      tb_decode_s.v    wave.shm
alu_top.v         dump_execute_stage.vcd  INCA_libs     irun.log          pc_jump.v                 shift_op_alu.v  tb_excute.v   tb_probe.vcd
comparator_alu.v  execute_stage.v         irun.history  logical_op_alu.v  ripple_carry_adder_alu.v  tb_alu_top.v    tb_pc_jump.v  wave.shm
data_mem.v  INCA_libs  irun.history  irun.log  mem_stage.v  tb_data.v  wave.shm
data_mem.v  INCA_libs  irun.history  irun.log  mem_stage.v  tb_data.v  wave.shm
writeback_stage.v
ex_mem_pipeline.v  id_ex_pipeline.v  if_id_pipeline.v  INCA_libs  irun.history  irun.log  mem_wb_pipeline.v
btb        decode     excute  forwarding_unit.v  irun.history  memory    rv32i_core_tb.v  writeback
compile.f  define.vh  fetch   hazard_unit.v      irun.log      pipeline  rv32i_core.v

