

================================================================
== Vivado HLS Report for 'data_read_1'
================================================================
* Date:           Mon Oct 14 11:55:26 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.850|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4109|  4109|  4109|  4109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- read_loop1  |  4100|  4100|         7|          2|          1|  2048|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 16 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 9 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%chunk_num_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %chunk_num)"   --->   Operation 17 'read' 'chunk_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %input_V_offset)"   --->   Operation 18 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %chunk_num_read, i1 false)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i17 %shl_ln to i59" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 20 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i58 %input_V_offset_read to i59" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 21 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln215 = add i59 %zext_ln215_1, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 22 'add' 'add_ln215' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i59 %add_ln215 to i64" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 23 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i512* %input_V, i64 %zext_ln215_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 24 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [7/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 25 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 26 [6/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 26 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 27 [5/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 27 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 28 [4/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 28 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 29 [3/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 29 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 30 [2/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 30 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/7] (2.43ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %input_V_addr, i32 2048)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 32 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.98>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%data_part_0 = phi i16 [ 0, %0 ], [ %data_part_1, %read_loop1 ]"   --->   Operation 34 'phi' 'data_part_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%data_num_0 = phi i16 [ 0, %0 ], [ %data_num_1, %read_loop1 ]"   --->   Operation 35 'phi' 'data_num_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%data_part_num_0 = phi i12 [ 0, %0 ], [ %data_part_num, %read_loop1 ]"   --->   Operation 36 'phi' 'data_part_num_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.62ns)   --->   "%icmp_ln37 = icmp eq i12 %data_part_num_0, -2048" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 37 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.52ns)   --->   "%data_part_num = add i12 %data_part_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 39 'add' 'data_part_num' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %2, label %read_loop1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i12 %data_part_num_0 to i1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 41 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.60ns)   --->   "%data_num = add i16 %data_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:41]   --->   Operation 42 'add' 'data_num' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.60ns)   --->   "%data_part = add i16 %data_part_0, 1" [tancoeff/tancoeff/tancalc.cpp:44]   --->   Operation 43 'add' 'data_part' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.24ns)   --->   "%data_num_1 = select i1 %trunc_ln37, i16 %data_num_0, i16 %data_num" [tancoeff/tancoeff/tancalc.cpp:39]   --->   Operation 44 'select' 'data_num_1' <Predicate = (!icmp_ln37)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 45 [1/1] (0.24ns)   --->   "%data_part_1 = select i1 %trunc_ln37, i16 %data_part, i16 0" [tancoeff/tancoeff/tancalc.cpp:39]   --->   Operation 45 'select' 'data_part_1' <Predicate = (!icmp_ln37)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 46 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 47 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i16 %data_part_1 to i2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln46_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (2.43ns)   --->   "%input_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %input_V_addr)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 49 'read' 'input_V_addr_read' <Predicate = (!icmp_ln37)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.22>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %data_num_1 to i17" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 50 'sext' 'sext_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.60ns)   --->   "%add_ln46 = add i17 %sext_ln46, -1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 51 'add' 'add_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i17 %add_ln46 to i64" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 52 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%Lo_assign = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %data_part_1, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 53 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln46 = or i25 %Lo_assign, 511" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 54 'or' 'or_ln46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V = zext i512 %input_V_addr_read to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 55 'zext' 'tmp_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%data_local_V_addr = getelementptr [1024 x i1024]* %data_local_V, i64 0, i64 %sext_ln46_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 56 'getelementptr' 'data_local_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 57 [2/2] (1.15ns)   --->   "%p_Val2_s = load i1024* %data_local_V_addr, align 128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_11 : Operation 58 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 58 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46_2, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 60 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.53ns)   --->   "%sub_ln414 = sub i11 1023, %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 61 'sub' 'sub_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i11 %sub_ln414, i11 %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 62 'select' 'select_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414 = zext i11 %select_ln414_2 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 63 'zext' 'zext_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i1024 %tmp_V, %zext_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 64 'shl' 'shl_ln414' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.77ns)   --->   "%icmp_ln414_1 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 65 'icmp' 'icmp_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46_1, i9 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 67 'trunc' 'trunc_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.53ns)   --->   "%sub_ln414_2 = sub i11 1023, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 68 'sub' 'sub_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_3)   --->   "%select_ln414_4 = select i1 %icmp_ln414_1, i11 %tmp_3, i11 %trunc_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 69 'select' 'select_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_2)   --->   "%select_ln414_6 = select i1 %icmp_ln414_1, i11 %sub_ln414_2, i11 %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 70 'select' 'select_ln414_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln414_3 = sub i11 1023, %select_ln414_4" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 71 'sub' 'sub_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_2)   --->   "%zext_ln414_3 = zext i11 %select_ln414_6 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 72 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414_2 = shl i1024 %tmp_V, %zext_ln414_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 73 'shl' 'shl_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_part_1, i6 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 74 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i22 %tmp_5 to i29" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 75 'sext' 'sext_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln414_6 = zext i29 %sext_ln414 to i128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 76 'zext' 'zext_ln414_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.04ns)   --->   "%shl_ln414_4 = shl i128 -1, %zext_ln414_6" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 77 'shl' 'shl_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 1.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.77ns)   --->   "%icmp_ln647 = icmp ugt i25 %Lo_assign, %or_ln46" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 78 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i25 %or_ln46 to i11" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 79 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%datapop_local_V_addr = getelementptr [1024 x i11]* %datapop_local_V, i64 0, i64 %sext_ln46_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 80 'getelementptr' 'datapop_local_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.57>
ST_12 : Operation 81 [1/2] (1.15ns)   --->   "%p_Val2_s = load i1024* %data_local_V_addr, align 128" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 81 'load' 'p_Val2_s' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i11 %tmp_1, i11 %trunc_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 82 'select' 'select_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i11 %trunc_ln414, i11 %tmp_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 83 'select' 'select_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i11 1023, %select_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 84 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_1 = zext i11 %select_ln414_1 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 85 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i11 %sub_ln414_1 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 86 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln414, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 87 'partselect' 'tmp_2' <Predicate = (!icmp_ln37 & icmp_ln414)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i1024 %tmp_2, i1024 %shl_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 88 'select' 'select_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i1024 -1, %zext_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 89 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i1024 -1, %zext_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 90 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.75ns) (out node of the LUT)   --->   "%and_ln414 = and i1024 %shl_ln414_1, %lshr_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 91 'and' 'and_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i1024 %and_ln414, -1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 92 'xor' 'xor_ln414' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i1024 %p_Val2_s, %xor_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 93 'and' 'and_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i1024 %select_ln414_3, %and_ln414" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 94 'and' 'and_ln414_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.65ns) (out node of the LUT)   --->   "%p_Result_s = or i1024 %and_ln414_1, %and_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 95 'or' 'p_Result_s' <Predicate = (!icmp_ln37)> <Delay = 0.65> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%select_ln414_5 = select i1 %icmp_ln414_1, i11 %trunc_ln414_1, i11 %tmp_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 96 'select' 'select_ln414_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln414_4 = zext i11 %select_ln414_5 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 97 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln414_5 = zext i11 %sub_ln414_3 to i1024" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 98 'zext' 'zext_ln414_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln414_2, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 99 'partselect' 'tmp_4' <Predicate = (!icmp_ln37 & icmp_ln414_1)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i1024 %tmp_4, i1024 %shl_ln414_2" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 100 'select' 'select_ln414_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%shl_ln414_3 = shl i1024 -1, %zext_ln414_4" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 101 'shl' 'shl_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%lshr_ln414_1 = lshr i1024 -1, %zext_ln414_5" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 102 'lshr' 'lshr_ln414_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.75ns) (out node of the LUT)   --->   "%and_ln414_3 = and i1024 %shl_ln414_3, %lshr_ln414_1" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 103 'and' 'and_ln414_3' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.65ns) (out node of the LUT)   --->   "%and_ln414_4 = and i1024 %select_ln414_7, %and_ln414_3" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 104 'and' 'and_ln414_4' <Predicate = (!icmp_ln37)> <Delay = 0.65> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.bram.i1024(i1024* %data_local_V_addr, i1024 %and_ln414_4, i128 %shl_ln414_4)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 105 'store' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %trunc_ln46, i9 0)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 106 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.53ns)   --->   "%sub_ln647_1 = sub i11 1023, %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 107 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.20>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_7 = call i1024 @llvm.part.select.i1024(i1024 %p_Result_s, i32 1023, i32 0)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.53ns)   --->   "%sub_ln647 = sub i11 %tmp_6, %trunc_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 109 'sub' 'sub_ln647' <Predicate = (!icmp_ln37 & icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.53ns)   --->   "%sub_ln647_2 = sub i11 %trunc_ln647, %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 110 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln37 & !icmp_ln647)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_3)   --->   "%select_ln647 = select i1 %icmp_ln647, i11 %sub_ln647, i11 %sub_ln647_2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 111 'select' 'select_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i1024 %tmp_7, i1024 %p_Result_s" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 112 'select' 'select_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i11 %sub_ln647_1, i11 %tmp_6" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 113 'select' 'select_ln647_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.53ns) (out node of the LUT)   --->   "%sub_ln647_3 = sub i11 1023, %select_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 114 'sub' 'sub_ln647_3' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647 = zext i11 %select_ln647_2 to i1024" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 115 'zext' 'zext_ln647' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln647_1 = zext i11 %sub_ln647_3 to i1024" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 116 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i1024 %select_ln647_1, %zext_ln647" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 117 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln37)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%lshr_ln647_1 = lshr i1024 -1, %zext_ln647_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 118 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_1 = and i1024 %lshr_ln647, %lshr_ln647_1" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 119 'and' 'p_Result_1' <Predicate = (!icmp_ln37)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i1024 %p_Result_1 to i512" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 120 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.14>
ST_14 : Operation 121 [2/2] (2.14ns)   --->   "%p_0 = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 121 'call' 'p_0' <Predicate = (!icmp_ln37)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 122 [2/2] (1.15ns)   --->   "%datapop_local_V_load = load i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 122 'load' 'datapop_local_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 2.85>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 124 'specregionbegin' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:38]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1024 x i1024]* %data_local_V)" [tancoeff/tancoeff/tancalc.cpp:46]   --->   Operation 126 'specbramwithbyteenable' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 127 [1/2] (0.99ns)   --->   "%p_0 = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 127 'call' 'p_0' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/2] (1.15ns)   --->   "%datapop_local_V_load = load i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 128 'load' 'datapop_local_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i10 %p_0 to i11" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 129 'zext' 'zext_ln700' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.53ns)   --->   "%add_ln700 = add i11 %zext_ln700, %datapop_local_V_load" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 130 'add' 'add_ln700' <Predicate = (!icmp_ln37)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (1.15ns)   --->   "store i11 %add_ln700, i11* %datapop_local_V_addr, align 2" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 131 'store' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1024> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp)" [tancoeff/tancoeff/tancalc.cpp:48]   --->   Operation 132 'specregionend' 'empty_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:37]   --->   Operation 133 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:49]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.786ns
The critical path consists of the following:
	wire read on port 'chunk_num' [6]  (0 ns)
	'add' operation ('add_ln215', tancoeff/tancoeff/tancalc.cpp:46) [12]  (0.786 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', tancoeff/tancoeff/tancalc.cpp:46) [14]  (0 ns)
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [15]  (2.43 ns)

 <State 9>: 0.981ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln37', tancoeff/tancoeff/tancalc.cpp:37) [21]  (0.629 ns)
	blocking operation 0.352 ns on control path)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus read on port 'input_V' (tancoeff/tancoeff/tancalc.cpp:46) [42]  (2.43 ns)

 <State 11>: 2.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414', tancoeff/tancoeff/tancalc.cpp:46) [46]  (0.779 ns)
	'select' operation ('select_ln414_2', tancoeff/tancoeff/tancalc.cpp:46) [52]  (0 ns)
	'shl' operation ('shl_ln414', tancoeff/tancoeff/tancalc.cpp:46) [57]  (1.44 ns)

 <State 12>: 2.57ns
The critical path consists of the following:
	'select' operation ('select_ln414_5', tancoeff/tancoeff/tancalc.cpp:46) [72]  (0 ns)
	'shl' operation ('shl_ln414_3', tancoeff/tancoeff/tancalc.cpp:46) [81]  (0 ns)
	'and' operation ('and_ln414_3', tancoeff/tancoeff/tancalc.cpp:46) [83]  (0.758 ns)
	'and' operation ('and_ln414_4', tancoeff/tancoeff/tancalc.cpp:46) [84]  (0.658 ns)
	'store' operation ('store_ln46', tancoeff/tancoeff/tancalc.cpp:46) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_local_V' [90]  (1.16 ns)

 <State 13>: 2.2ns
The critical path consists of the following:
	'select' operation ('select_ln647_1', tancoeff/tancoeff/tancalc.cpp:47) [99]  (0 ns)
	'lshr' operation ('lshr_ln647', tancoeff/tancoeff/tancalc.cpp:47) [104]  (1.44 ns)
	'and' operation ('__Result__', tancoeff/tancoeff/tancalc.cpp:47) [106]  (0.758 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'call' operation ('p_0', tancoeff/tancoeff/tancalc.cpp:47) to 'popcnt' [108]  (2.15 ns)

 <State 15>: 2.85ns
The critical path consists of the following:
	'load' operation ('datapop_local_V_load', tancoeff/tancoeff/tancalc.cpp:47) on array 'datapop_local_V' [110]  (1.16 ns)
	'add' operation ('add_ln700', tancoeff/tancoeff/tancalc.cpp:47) [112]  (0.534 ns)
	'store' operation ('store_ln47', tancoeff/tancoeff/tancalc.cpp:47) of variable 'add_ln700', tancoeff/tancoeff/tancalc.cpp:47 on array 'datapop_local_V' [113]  (1.16 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
