{
    "DESIGN_NAME": "i2c_master",
    "VERILOG_FILES": ["dir::i2c_master.v"]
}