multiline_comment|/*&n; *  drivers/video/imsttfb.c -- frame buffer device for IMS TwinTurbo&n; *&n; *  This file is derived from the powermac console &quot;imstt&quot; driver:&n; *  Copyright (C) 1997 Sigurdur Asgeirsson&n; *  With additional hacking by Jeffrey Kuskin (jsk@mojave.stanford.edu)&n; *  Modified by Danilo Beuche 1998&n; *  Some register values added by Damien Doligez, INRIA Rocquencourt&n; *  Various cleanups by Paul Mundt (lethal@chaoticdreams.org)&n; *&n; *  This file was written by Ryan Nielsen (ran@krazynet.com)&n; *  Most of the frame buffer device stuff was copied from atyfb.c&n; *&n; *  This file is subject to the terms and conditions of the GNU General Public&n; *  License. See the file COPYING in the main directory of this archive for&n; *  more details.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/vmalloc.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#if defined(CONFIG_PPC)
macro_line|#include &lt;linux/nvram.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &quot;macmodes.h&quot;
macro_line|#endif
macro_line|#ifndef __powerpc__
DECL|macro|eieio
mdefine_line|#define eieio()&t;&t;/* Enforce In-order Execution of I/O */
macro_line|#endif
multiline_comment|/* TwinTurbo (Cosmo) registers */
r_enum
(brace
DECL|enumerator|S1SA
id|S1SA
op_assign
l_int|0
comma
multiline_comment|/* 0x00 */
DECL|enumerator|S2SA
id|S2SA
op_assign
l_int|1
comma
multiline_comment|/* 0x04 */
DECL|enumerator|SP
id|SP
op_assign
l_int|2
comma
multiline_comment|/* 0x08 */
DECL|enumerator|DSA
id|DSA
op_assign
l_int|3
comma
multiline_comment|/* 0x0C */
DECL|enumerator|CNT
id|CNT
op_assign
l_int|4
comma
multiline_comment|/* 0x10 */
DECL|enumerator|DP_OCTL
id|DP_OCTL
op_assign
l_int|5
comma
multiline_comment|/* 0x14 */
DECL|enumerator|CLR
id|CLR
op_assign
l_int|6
comma
multiline_comment|/* 0x18 */
DECL|enumerator|BI
id|BI
op_assign
l_int|8
comma
multiline_comment|/* 0x20 */
DECL|enumerator|MBC
id|MBC
op_assign
l_int|9
comma
multiline_comment|/* 0x24 */
DECL|enumerator|BLTCTL
id|BLTCTL
op_assign
l_int|10
comma
multiline_comment|/* 0x28 */
multiline_comment|/* Scan Timing Generator Registers */
DECL|enumerator|HES
id|HES
op_assign
l_int|12
comma
multiline_comment|/* 0x30 */
DECL|enumerator|HEB
id|HEB
op_assign
l_int|13
comma
multiline_comment|/* 0x34 */
DECL|enumerator|HSB
id|HSB
op_assign
l_int|14
comma
multiline_comment|/* 0x38 */
DECL|enumerator|HT
id|HT
op_assign
l_int|15
comma
multiline_comment|/* 0x3C */
DECL|enumerator|VES
id|VES
op_assign
l_int|16
comma
multiline_comment|/* 0x40 */
DECL|enumerator|VEB
id|VEB
op_assign
l_int|17
comma
multiline_comment|/* 0x44 */
DECL|enumerator|VSB
id|VSB
op_assign
l_int|18
comma
multiline_comment|/* 0x48 */
DECL|enumerator|VT
id|VT
op_assign
l_int|19
comma
multiline_comment|/* 0x4C */
DECL|enumerator|HCIV
id|HCIV
op_assign
l_int|20
comma
multiline_comment|/* 0x50 */
DECL|enumerator|VCIV
id|VCIV
op_assign
l_int|21
comma
multiline_comment|/* 0x54 */
DECL|enumerator|TCDR
id|TCDR
op_assign
l_int|22
comma
multiline_comment|/* 0x58 */
DECL|enumerator|VIL
id|VIL
op_assign
l_int|23
comma
multiline_comment|/* 0x5C */
DECL|enumerator|STGCTL
id|STGCTL
op_assign
l_int|24
comma
multiline_comment|/* 0x60 */
multiline_comment|/* Screen Refresh Generator Registers */
DECL|enumerator|SSR
id|SSR
op_assign
l_int|25
comma
multiline_comment|/* 0x64 */
DECL|enumerator|HRIR
id|HRIR
op_assign
l_int|26
comma
multiline_comment|/* 0x68 */
DECL|enumerator|SPR
id|SPR
op_assign
l_int|27
comma
multiline_comment|/* 0x6C */
DECL|enumerator|CMR
id|CMR
op_assign
l_int|28
comma
multiline_comment|/* 0x70 */
DECL|enumerator|SRGCTL
id|SRGCTL
op_assign
l_int|29
comma
multiline_comment|/* 0x74 */
multiline_comment|/* RAM Refresh Generator Registers */
DECL|enumerator|RRCIV
id|RRCIV
op_assign
l_int|30
comma
multiline_comment|/* 0x78 */
DECL|enumerator|RRSC
id|RRSC
op_assign
l_int|31
comma
multiline_comment|/* 0x7C */
DECL|enumerator|RRCR
id|RRCR
op_assign
l_int|34
comma
multiline_comment|/* 0x88 */
multiline_comment|/* System Registers */
DECL|enumerator|GIOE
id|GIOE
op_assign
l_int|32
comma
multiline_comment|/* 0x80 */
DECL|enumerator|GIO
id|GIO
op_assign
l_int|33
comma
multiline_comment|/* 0x84 */
DECL|enumerator|SCR
id|SCR
op_assign
l_int|35
comma
multiline_comment|/* 0x8C */
DECL|enumerator|SSTATUS
id|SSTATUS
op_assign
l_int|36
comma
multiline_comment|/* 0x90 */
DECL|enumerator|PRC
id|PRC
op_assign
l_int|37
comma
multiline_comment|/* 0x94 */
macro_line|#if 0&t;
multiline_comment|/* PCI Registers */
id|DVID
op_assign
l_int|0x00000000L
comma
id|SC
op_assign
l_int|0x00000004L
comma
id|CCR
op_assign
l_int|0x00000008L
comma
id|OG
op_assign
l_int|0x0000000CL
comma
id|BARM
op_assign
l_int|0x00000010L
comma
id|BARER
op_assign
l_int|0x00000030L
comma
macro_line|#endif
)brace
suffix:semicolon
multiline_comment|/* IBM 624 RAMDAC Direct Registers */
r_enum
(brace
DECL|enumerator|PADDRW
id|PADDRW
op_assign
l_int|0x00
comma
DECL|enumerator|PDATA
id|PDATA
op_assign
l_int|0x04
comma
DECL|enumerator|PPMASK
id|PPMASK
op_assign
l_int|0x08
comma
DECL|enumerator|PADDRR
id|PADDRR
op_assign
l_int|0x0c
comma
DECL|enumerator|PIDXLO
id|PIDXLO
op_assign
l_int|0x10
comma
DECL|enumerator|PIDXHI
id|PIDXHI
op_assign
l_int|0x14
comma
DECL|enumerator|PIDXDATA
id|PIDXDATA
op_assign
l_int|0x18
comma
DECL|enumerator|PIDXCTL
id|PIDXCTL
op_assign
l_int|0x1c
)brace
suffix:semicolon
multiline_comment|/* IBM 624 RAMDAC Indirect Registers */
r_enum
(brace
DECL|enumerator|CLKCTL
id|CLKCTL
op_assign
l_int|0x02
comma
multiline_comment|/* (0x01) Miscellaneous Clock Control */
DECL|enumerator|SYNCCTL
id|SYNCCTL
op_assign
l_int|0x03
comma
multiline_comment|/* (0x00) Sync Control */
DECL|enumerator|HSYNCPOS
id|HSYNCPOS
op_assign
l_int|0x04
comma
multiline_comment|/* (0x00) Horizontal Sync Position */
DECL|enumerator|PWRMNGMT
id|PWRMNGMT
op_assign
l_int|0x05
comma
multiline_comment|/* (0x00) Power Management */
DECL|enumerator|DACOP
id|DACOP
op_assign
l_int|0x06
comma
multiline_comment|/* (0x02) DAC Operation */
DECL|enumerator|PALETCTL
id|PALETCTL
op_assign
l_int|0x07
comma
multiline_comment|/* (0x00) Palette Control */
DECL|enumerator|SYSCLKCTL
id|SYSCLKCTL
op_assign
l_int|0x08
comma
multiline_comment|/* (0x01) System Clock Control */
DECL|enumerator|PIXFMT
id|PIXFMT
op_assign
l_int|0x0a
comma
multiline_comment|/* () Pixel Format  [bpp &gt;&gt; 3 + 2] */
DECL|enumerator|BPP8
id|BPP8
op_assign
l_int|0x0b
comma
multiline_comment|/* () 8 Bits/Pixel Control */
DECL|enumerator|BPP16
id|BPP16
op_assign
l_int|0x0c
comma
multiline_comment|/* () 16 Bits/Pixel Control  [bit 1=1 for 565] */
DECL|enumerator|BPP24
id|BPP24
op_assign
l_int|0x0d
comma
multiline_comment|/* () 24 Bits/Pixel Control */
DECL|enumerator|BPP32
id|BPP32
op_assign
l_int|0x0e
comma
multiline_comment|/* () 32 Bits/Pixel Control */
DECL|enumerator|PIXCTL1
id|PIXCTL1
op_assign
l_int|0x10
comma
multiline_comment|/* (0x05) Pixel PLL Control 1 */
DECL|enumerator|PIXCTL2
id|PIXCTL2
op_assign
l_int|0x11
comma
multiline_comment|/* (0x00) Pixel PLL Control 2 */
DECL|enumerator|SYSCLKN
id|SYSCLKN
op_assign
l_int|0x15
comma
multiline_comment|/* () System Clock N (System PLL Reference Divider) */
DECL|enumerator|SYSCLKM
id|SYSCLKM
op_assign
l_int|0x16
comma
multiline_comment|/* () System Clock M (System PLL VCO Divider) */
DECL|enumerator|SYSCLKP
id|SYSCLKP
op_assign
l_int|0x17
comma
multiline_comment|/* () System Clock P */
DECL|enumerator|SYSCLKC
id|SYSCLKC
op_assign
l_int|0x18
comma
multiline_comment|/* () System Clock C */
multiline_comment|/*&n;&t; * Dot clock rate is 20MHz * (m + 1) / ((n + 1) * (p ? 2 * p : 1)&n;&t; * c is charge pump bias which depends on the VCO frequency  &n;&t; */
DECL|enumerator|PIXM0
id|PIXM0
op_assign
l_int|0x20
comma
multiline_comment|/* () Pixel M 0 */
DECL|enumerator|PIXN0
id|PIXN0
op_assign
l_int|0x21
comma
multiline_comment|/* () Pixel N 0 */
DECL|enumerator|PIXP0
id|PIXP0
op_assign
l_int|0x22
comma
multiline_comment|/* () Pixel P 0 */
DECL|enumerator|PIXC0
id|PIXC0
op_assign
l_int|0x23
comma
multiline_comment|/* () Pixel C 0 */
DECL|enumerator|CURSCTL
id|CURSCTL
op_assign
l_int|0x30
comma
multiline_comment|/* (0x00) Cursor Control */
DECL|enumerator|CURSXLO
id|CURSXLO
op_assign
l_int|0x31
comma
multiline_comment|/* () Cursor X position, low 8 bits */
DECL|enumerator|CURSXHI
id|CURSXHI
op_assign
l_int|0x32
comma
multiline_comment|/* () Cursor X position, high 8 bits */
DECL|enumerator|CURSYLO
id|CURSYLO
op_assign
l_int|0x33
comma
multiline_comment|/* () Cursor Y position, low 8 bits */
DECL|enumerator|CURSYHI
id|CURSYHI
op_assign
l_int|0x34
comma
multiline_comment|/* () Cursor Y position, high 8 bits */
DECL|enumerator|CURSHOTX
id|CURSHOTX
op_assign
l_int|0x35
comma
multiline_comment|/* () Cursor Hot Spot X */
DECL|enumerator|CURSHOTY
id|CURSHOTY
op_assign
l_int|0x36
comma
multiline_comment|/* () Cursor Hot Spot Y */
DECL|enumerator|CURSACCTL
id|CURSACCTL
op_assign
l_int|0x37
comma
multiline_comment|/* () Advanced Cursor Control Enable */
DECL|enumerator|CURSACATTR
id|CURSACATTR
op_assign
l_int|0x38
comma
multiline_comment|/* () Advanced Cursor Attribute */
DECL|enumerator|CURS1R
id|CURS1R
op_assign
l_int|0x40
comma
multiline_comment|/* () Cursor 1 Red */
DECL|enumerator|CURS1G
id|CURS1G
op_assign
l_int|0x41
comma
multiline_comment|/* () Cursor 1 Green */
DECL|enumerator|CURS1B
id|CURS1B
op_assign
l_int|0x42
comma
multiline_comment|/* () Cursor 1 Blue */
DECL|enumerator|CURS2R
id|CURS2R
op_assign
l_int|0x43
comma
multiline_comment|/* () Cursor 2 Red */
DECL|enumerator|CURS2G
id|CURS2G
op_assign
l_int|0x44
comma
multiline_comment|/* () Cursor 2 Green */
DECL|enumerator|CURS2B
id|CURS2B
op_assign
l_int|0x45
comma
multiline_comment|/* () Cursor 2 Blue */
DECL|enumerator|CURS3R
id|CURS3R
op_assign
l_int|0x46
comma
multiline_comment|/* () Cursor 3 Red */
DECL|enumerator|CURS3G
id|CURS3G
op_assign
l_int|0x47
comma
multiline_comment|/* () Cursor 3 Green */
DECL|enumerator|CURS3B
id|CURS3B
op_assign
l_int|0x48
comma
multiline_comment|/* () Cursor 3 Blue */
DECL|enumerator|BORDR
id|BORDR
op_assign
l_int|0x60
comma
multiline_comment|/* () Border Color Red */
DECL|enumerator|BORDG
id|BORDG
op_assign
l_int|0x61
comma
multiline_comment|/* () Border Color Green */
DECL|enumerator|BORDB
id|BORDB
op_assign
l_int|0x62
comma
multiline_comment|/* () Border Color Blue */
DECL|enumerator|MISCTL1
id|MISCTL1
op_assign
l_int|0x70
comma
multiline_comment|/* (0x00) Miscellaneous Control 1 */
DECL|enumerator|MISCTL2
id|MISCTL2
op_assign
l_int|0x71
comma
multiline_comment|/* (0x00) Miscellaneous Control 2 */
DECL|enumerator|MISCTL3
id|MISCTL3
op_assign
l_int|0x72
comma
multiline_comment|/* (0x00) Miscellaneous Control 3 */
DECL|enumerator|KEYCTL
id|KEYCTL
op_assign
l_int|0x78
multiline_comment|/* (0x00) Key Control/DB Operation */
)brace
suffix:semicolon
multiline_comment|/* TI TVP 3030 RAMDAC Direct Registers */
r_enum
(brace
DECL|enumerator|TVPADDRW
id|TVPADDRW
op_assign
l_int|0x00
comma
multiline_comment|/* 0  Palette/Cursor RAM Write Address/Index */
DECL|enumerator|TVPPDATA
id|TVPPDATA
op_assign
l_int|0x04
comma
multiline_comment|/* 1  Palette Data RAM Data */
DECL|enumerator|TVPPMASK
id|TVPPMASK
op_assign
l_int|0x08
comma
multiline_comment|/* 2  Pixel Read-Mask */
DECL|enumerator|TVPPADRR
id|TVPPADRR
op_assign
l_int|0x0c
comma
multiline_comment|/* 3  Palette/Cursor RAM Read Address */
DECL|enumerator|TVPCADRW
id|TVPCADRW
op_assign
l_int|0x10
comma
multiline_comment|/* 4  Cursor/Overscan Color Write Address */
DECL|enumerator|TVPCDATA
id|TVPCDATA
op_assign
l_int|0x14
comma
multiline_comment|/* 5  Cursor/Overscan Color Data */
multiline_comment|/* 6  reserved */
DECL|enumerator|TVPCADRR
id|TVPCADRR
op_assign
l_int|0x1c
comma
multiline_comment|/* 7  Cursor/Overscan Color Read Address */
multiline_comment|/* 8  reserved */
DECL|enumerator|TVPDCCTL
id|TVPDCCTL
op_assign
l_int|0x24
comma
multiline_comment|/* 9  Direct Cursor Control */
DECL|enumerator|TVPIDATA
id|TVPIDATA
op_assign
l_int|0x28
comma
multiline_comment|/* 10 Index Data */
DECL|enumerator|TVPCRDAT
id|TVPCRDAT
op_assign
l_int|0x2c
comma
multiline_comment|/* 11 Cursor RAM Data */
DECL|enumerator|TVPCXPOL
id|TVPCXPOL
op_assign
l_int|0x30
comma
multiline_comment|/* 12 Cursor-Position X LSB */
DECL|enumerator|TVPCXPOH
id|TVPCXPOH
op_assign
l_int|0x34
comma
multiline_comment|/* 13 Cursor-Position X MSB */
DECL|enumerator|TVPCYPOL
id|TVPCYPOL
op_assign
l_int|0x38
comma
multiline_comment|/* 14 Cursor-Position Y LSB */
DECL|enumerator|TVPCYPOH
id|TVPCYPOH
op_assign
l_int|0x3c
comma
multiline_comment|/* 15 Cursor-Position Y MSB */
)brace
suffix:semicolon
multiline_comment|/* TI TVP 3030 RAMDAC Indirect Registers */
r_enum
(brace
DECL|enumerator|TVPIRREV
id|TVPIRREV
op_assign
l_int|0x01
comma
multiline_comment|/* Silicon Revision [RO] */
DECL|enumerator|TVPIRICC
id|TVPIRICC
op_assign
l_int|0x06
comma
multiline_comment|/* Indirect Cursor Control &t;(0x00) */
DECL|enumerator|TVPIRBRC
id|TVPIRBRC
op_assign
l_int|0x07
comma
multiline_comment|/* Byte Router Control &t;(0xe4) */
DECL|enumerator|TVPIRLAC
id|TVPIRLAC
op_assign
l_int|0x0f
comma
multiline_comment|/* Latch Control &t;&t;(0x06) */
DECL|enumerator|TVPIRTCC
id|TVPIRTCC
op_assign
l_int|0x18
comma
multiline_comment|/* True Color Control  &t;(0x80) */
DECL|enumerator|TVPIRMXC
id|TVPIRMXC
op_assign
l_int|0x19
comma
multiline_comment|/* Multiplex Control&t;&t;(0x98) */
DECL|enumerator|TVPIRCLS
id|TVPIRCLS
op_assign
l_int|0x1a
comma
multiline_comment|/* Clock Selection&t;&t;(0x07) */
DECL|enumerator|TVPIRPPG
id|TVPIRPPG
op_assign
l_int|0x1c
comma
multiline_comment|/* Palette Page&t;&t;(0x00) */
DECL|enumerator|TVPIRGEC
id|TVPIRGEC
op_assign
l_int|0x1d
comma
multiline_comment|/* General Control &t;&t;(0x00) */
DECL|enumerator|TVPIRMIC
id|TVPIRMIC
op_assign
l_int|0x1e
comma
multiline_comment|/* Miscellaneous Control&t;(0x00) */
DECL|enumerator|TVPIRPLA
id|TVPIRPLA
op_assign
l_int|0x2c
comma
multiline_comment|/* PLL Address */
DECL|enumerator|TVPIRPPD
id|TVPIRPPD
op_assign
l_int|0x2d
comma
multiline_comment|/* Pixel Clock PLL Data */
DECL|enumerator|TVPIRMPD
id|TVPIRMPD
op_assign
l_int|0x2e
comma
multiline_comment|/* Memory Clock PLL Data */
DECL|enumerator|TVPIRLPD
id|TVPIRLPD
op_assign
l_int|0x2f
comma
multiline_comment|/* Loop Clock PLL Data */
DECL|enumerator|TVPIRCKL
id|TVPIRCKL
op_assign
l_int|0x30
comma
multiline_comment|/* Color-Key Overlay Low */
DECL|enumerator|TVPIRCKH
id|TVPIRCKH
op_assign
l_int|0x31
comma
multiline_comment|/* Color-Key Overlay High */
DECL|enumerator|TVPIRCRL
id|TVPIRCRL
op_assign
l_int|0x32
comma
multiline_comment|/* Color-Key Red Low */
DECL|enumerator|TVPIRCRH
id|TVPIRCRH
op_assign
l_int|0x33
comma
multiline_comment|/* Color-Key Red High */
DECL|enumerator|TVPIRCGL
id|TVPIRCGL
op_assign
l_int|0x34
comma
multiline_comment|/* Color-Key Green Low */
DECL|enumerator|TVPIRCGH
id|TVPIRCGH
op_assign
l_int|0x35
comma
multiline_comment|/* Color-Key Green High */
DECL|enumerator|TVPIRCBL
id|TVPIRCBL
op_assign
l_int|0x36
comma
multiline_comment|/* Color-Key Blue Low */
DECL|enumerator|TVPIRCBH
id|TVPIRCBH
op_assign
l_int|0x37
comma
multiline_comment|/* Color-Key Blue High */
DECL|enumerator|TVPIRCKC
id|TVPIRCKC
op_assign
l_int|0x38
comma
multiline_comment|/* Color-Key Control &t;&t;(0x00) */
DECL|enumerator|TVPIRMLC
id|TVPIRMLC
op_assign
l_int|0x39
comma
multiline_comment|/* MCLK/Loop Clock Control&t;(0x18) */
DECL|enumerator|TVPIRSEN
id|TVPIRSEN
op_assign
l_int|0x3a
comma
multiline_comment|/* Sense Test&t;&t;&t;(0x00) */
DECL|enumerator|TVPIRTMD
id|TVPIRTMD
op_assign
l_int|0x3b
comma
multiline_comment|/* Test Mode Data */
DECL|enumerator|TVPIRRML
id|TVPIRRML
op_assign
l_int|0x3c
comma
multiline_comment|/* CRC Remainder LSB [RO] */
DECL|enumerator|TVPIRRMM
id|TVPIRRMM
op_assign
l_int|0x3d
comma
multiline_comment|/* CRC Remainder MSB [RO] */
DECL|enumerator|TVPIRRMS
id|TVPIRRMS
op_assign
l_int|0x3e
comma
multiline_comment|/* CRC  Bit Select [WO] */
DECL|enumerator|TVPIRDID
id|TVPIRDID
op_assign
l_int|0x3f
comma
multiline_comment|/* Device ID [RO] &t;&t;(0x30) */
DECL|enumerator|TVPIRRES
id|TVPIRRES
op_assign
l_int|0xff
multiline_comment|/* Software Reset [WO] */
)brace
suffix:semicolon
DECL|struct|initvalues
r_struct
id|initvalues
(brace
DECL|member|addr
DECL|member|value
id|__u8
id|addr
comma
id|value
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|initvalues
id|ibm_initregs
(braket
)braket
id|__initdata
op_assign
(brace
(brace
id|CLKCTL
comma
l_int|0x21
)brace
comma
(brace
id|SYNCCTL
comma
l_int|0x00
)brace
comma
(brace
id|HSYNCPOS
comma
l_int|0x00
)brace
comma
(brace
id|PWRMNGMT
comma
l_int|0x00
)brace
comma
(brace
id|DACOP
comma
l_int|0x02
)brace
comma
(brace
id|PALETCTL
comma
l_int|0x00
)brace
comma
(brace
id|SYSCLKCTL
comma
l_int|0x01
)brace
comma
multiline_comment|/*&n;&t; * Note that colors in X are correct only if all video data is&n;&t; * passed through the palette in the DAC.  That is, &quot;indirect&n;&t; * color&quot; must be configured.  This is the case for the IBM DAC&n;&t; * used in the 2MB and 4MB cards, at least.&n;&t; */
(brace
id|BPP8
comma
l_int|0x00
)brace
comma
(brace
id|BPP16
comma
l_int|0x01
)brace
comma
(brace
id|BPP24
comma
l_int|0x00
)brace
comma
(brace
id|BPP32
comma
l_int|0x00
)brace
comma
(brace
id|PIXCTL1
comma
l_int|0x05
)brace
comma
(brace
id|PIXCTL2
comma
l_int|0x00
)brace
comma
(brace
id|SYSCLKN
comma
l_int|0x08
)brace
comma
(brace
id|SYSCLKM
comma
l_int|0x4f
)brace
comma
(brace
id|SYSCLKP
comma
l_int|0x00
)brace
comma
(brace
id|SYSCLKC
comma
l_int|0x00
)brace
comma
(brace
id|CURSCTL
comma
l_int|0x00
)brace
comma
(brace
id|CURSACCTL
comma
l_int|0x01
)brace
comma
(brace
id|CURSACATTR
comma
l_int|0xa8
)brace
comma
(brace
id|CURS1R
comma
l_int|0xff
)brace
comma
(brace
id|CURS1G
comma
l_int|0xff
)brace
comma
(brace
id|CURS1B
comma
l_int|0xff
)brace
comma
(brace
id|CURS2R
comma
l_int|0xff
)brace
comma
(brace
id|CURS2G
comma
l_int|0xff
)brace
comma
(brace
id|CURS2B
comma
l_int|0xff
)brace
comma
(brace
id|CURS3R
comma
l_int|0xff
)brace
comma
(brace
id|CURS3G
comma
l_int|0xff
)brace
comma
(brace
id|CURS3B
comma
l_int|0xff
)brace
comma
(brace
id|BORDR
comma
l_int|0xff
)brace
comma
(brace
id|BORDG
comma
l_int|0xff
)brace
comma
(brace
id|BORDB
comma
l_int|0xff
)brace
comma
(brace
id|MISCTL1
comma
l_int|0x01
)brace
comma
(brace
id|MISCTL2
comma
l_int|0x45
)brace
comma
(brace
id|MISCTL3
comma
l_int|0x00
)brace
comma
(brace
id|KEYCTL
comma
l_int|0x00
)brace
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|initvalues
id|tvp_initregs
(braket
)braket
id|__initdata
op_assign
(brace
(brace
id|TVPIRICC
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRBRC
comma
l_int|0xe4
)brace
comma
(brace
id|TVPIRLAC
comma
l_int|0x06
)brace
comma
(brace
id|TVPIRTCC
comma
l_int|0x80
)brace
comma
(brace
id|TVPIRMXC
comma
l_int|0x4d
)brace
comma
(brace
id|TVPIRCLS
comma
l_int|0x05
)brace
comma
(brace
id|TVPIRPPG
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRGEC
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRMIC
comma
l_int|0x08
)brace
comma
(brace
id|TVPIRCKL
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCKH
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCRL
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCRH
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCGL
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCGH
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCBL
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCBH
comma
l_int|0xff
)brace
comma
(brace
id|TVPIRCKC
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRPLA
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRPPD
comma
l_int|0xc0
)brace
comma
(brace
id|TVPIRPPD
comma
l_int|0xd5
)brace
comma
(brace
id|TVPIRPPD
comma
l_int|0xea
)brace
comma
(brace
id|TVPIRPLA
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRMPD
comma
l_int|0xb9
)brace
comma
(brace
id|TVPIRMPD
comma
l_int|0x3a
)brace
comma
(brace
id|TVPIRMPD
comma
l_int|0xb1
)brace
comma
(brace
id|TVPIRPLA
comma
l_int|0x00
)brace
comma
(brace
id|TVPIRLPD
comma
l_int|0xc1
)brace
comma
(brace
id|TVPIRLPD
comma
l_int|0x3d
)brace
comma
(brace
id|TVPIRLPD
comma
l_int|0xf3
)brace
comma
)brace
suffix:semicolon
DECL|struct|imstt_regvals
r_struct
id|imstt_regvals
(brace
DECL|member|pitch
id|__u32
id|pitch
suffix:semicolon
DECL|member|hes
DECL|member|heb
DECL|member|hsb
DECL|member|ht
DECL|member|ves
DECL|member|veb
DECL|member|vsb
DECL|member|vt
DECL|member|vil
id|__u16
id|hes
comma
id|heb
comma
id|hsb
comma
id|ht
comma
id|ves
comma
id|veb
comma
id|vsb
comma
id|vt
comma
id|vil
suffix:semicolon
DECL|member|pclk_m
DECL|member|pclk_n
DECL|member|pclk_p
id|__u8
id|pclk_m
comma
id|pclk_n
comma
id|pclk_p
suffix:semicolon
multiline_comment|/* Values of the tvp which change depending on colormode x resolution */
DECL|member|mlc
id|__u8
id|mlc
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* Memory Loop Config 0x39 */
DECL|member|lckl_p
id|__u8
id|lckl_p
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* P value of LCKL PLL */
)brace
suffix:semicolon
DECL|struct|imstt_par
r_struct
id|imstt_par
(brace
DECL|member|init
r_struct
id|imstt_regvals
id|init
suffix:semicolon
DECL|member|dc_regs
id|__u32
id|__iomem
op_star
id|dc_regs
suffix:semicolon
DECL|member|cmap_regs_phys
r_int
r_int
id|cmap_regs_phys
suffix:semicolon
DECL|member|cmap_regs
id|__u8
op_star
id|cmap_regs
suffix:semicolon
DECL|member|ramdac
id|__u32
id|ramdac
suffix:semicolon
)brace
suffix:semicolon
r_enum
(brace
DECL|enumerator|IBM
id|IBM
op_assign
l_int|0
comma
DECL|enumerator|TVP
id|TVP
op_assign
l_int|1
)brace
suffix:semicolon
DECL|macro|USE_NV_MODES
mdefine_line|#define USE_NV_MODES&t;&t;1
DECL|macro|INIT_BPP
mdefine_line|#define INIT_BPP&t;&t;8
DECL|macro|INIT_XRES
mdefine_line|#define INIT_XRES&t;&t;640
DECL|macro|INIT_YRES
mdefine_line|#define INIT_YRES&t;&t;480
DECL|variable|inverse
r_static
r_int
id|inverse
op_assign
l_int|0
suffix:semicolon
DECL|variable|__initdata
r_static
r_char
id|fontname
(braket
l_int|40
)braket
id|__initdata
op_assign
(brace
l_int|0
)brace
suffix:semicolon
macro_line|#if defined(CONFIG_PPC)
DECL|variable|__initdata
DECL|variable|__initdata
r_static
r_int
r_char
id|init_vmode
id|__initdata
op_assign
op_minus
l_int|1
comma
id|init_cmode
id|__initdata
op_assign
op_minus
l_int|1
suffix:semicolon
macro_line|#endif
DECL|variable|tvp_reg_init_2
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_2
op_assign
(brace
l_int|512
comma
l_int|0x0002
comma
l_int|0x0006
comma
l_int|0x0026
comma
l_int|0x0028
comma
l_int|0x0003
comma
l_int|0x0016
comma
l_int|0x0196
comma
l_int|0x0197
comma
l_int|0x0196
comma
l_int|0xec
comma
l_int|0x2a
comma
l_int|0xf3
comma
(brace
l_int|0x3c
comma
l_int|0x3b
comma
l_int|0x39
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf3
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_6
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_6
op_assign
(brace
l_int|640
comma
l_int|0x0004
comma
l_int|0x0009
comma
l_int|0x0031
comma
l_int|0x0036
comma
l_int|0x0003
comma
l_int|0x002a
comma
l_int|0x020a
comma
l_int|0x020d
comma
l_int|0x020a
comma
l_int|0xef
comma
l_int|0x2e
comma
l_int|0xb2
comma
(brace
l_int|0x39
comma
l_int|0x39
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf3
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_12
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_12
op_assign
(brace
l_int|800
comma
l_int|0x0005
comma
l_int|0x000e
comma
l_int|0x0040
comma
l_int|0x0042
comma
l_int|0x0003
comma
l_int|0x018
comma
l_int|0x270
comma
l_int|0x271
comma
l_int|0x270
comma
l_int|0xf6
comma
l_int|0x2e
comma
l_int|0xf2
comma
(brace
l_int|0x3a
comma
l_int|0x39
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf3
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_13
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_13
op_assign
(brace
l_int|832
comma
l_int|0x0004
comma
l_int|0x0011
comma
l_int|0x0045
comma
l_int|0x0048
comma
l_int|0x0003
comma
l_int|0x002a
comma
l_int|0x029a
comma
l_int|0x029b
comma
l_int|0x0000
comma
l_int|0xfe
comma
l_int|0x3e
comma
l_int|0xf1
comma
(brace
l_int|0x39
comma
l_int|0x38
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf2
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_17
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_17
op_assign
(brace
l_int|1024
comma
l_int|0x0006
comma
l_int|0x0210
comma
l_int|0x0250
comma
l_int|0x0053
comma
l_int|0x1003
comma
l_int|0x0021
comma
l_int|0x0321
comma
l_int|0x0324
comma
l_int|0x0000
comma
l_int|0xfc
comma
l_int|0x3a
comma
l_int|0xf1
comma
(brace
l_int|0x39
comma
l_int|0x38
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf2
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_18
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_18
op_assign
(brace
l_int|1152
comma
l_int|0x0009
comma
l_int|0x0011
comma
l_int|0x059
comma
l_int|0x5b
comma
l_int|0x0003
comma
l_int|0x0031
comma
l_int|0x0397
comma
l_int|0x039a
comma
l_int|0x0000
comma
l_int|0xfd
comma
l_int|0x3a
comma
l_int|0xf1
comma
(brace
l_int|0x39
comma
l_int|0x38
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf3
comma
l_int|0xf2
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_19
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_19
op_assign
(brace
l_int|1280
comma
l_int|0x0009
comma
l_int|0x0016
comma
l_int|0x0066
comma
l_int|0x0069
comma
l_int|0x0003
comma
l_int|0x0027
comma
l_int|0x03e7
comma
l_int|0x03e8
comma
l_int|0x03e7
comma
l_int|0xf7
comma
l_int|0x36
comma
l_int|0xf0
comma
(brace
l_int|0x38
comma
l_int|0x38
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf2
comma
l_int|0xf1
)brace
)brace
suffix:semicolon
DECL|variable|tvp_reg_init_20
r_static
r_struct
id|imstt_regvals
id|tvp_reg_init_20
op_assign
(brace
l_int|1280
comma
l_int|0x0009
comma
l_int|0x0018
comma
l_int|0x0068
comma
l_int|0x006a
comma
l_int|0x0003
comma
l_int|0x0029
comma
l_int|0x0429
comma
l_int|0x042a
comma
l_int|0x0000
comma
l_int|0xf0
comma
l_int|0x2d
comma
l_int|0xf0
comma
(brace
l_int|0x38
comma
l_int|0x38
comma
l_int|0x38
)brace
comma
(brace
l_int|0xf3
comma
l_int|0xf2
comma
l_int|0xf1
)brace
)brace
suffix:semicolon
multiline_comment|/*&n; * PCI driver prototypes&n; */
r_static
r_int
id|imsttfb_probe
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
r_const
r_struct
id|pci_device_id
op_star
id|ent
)paren
suffix:semicolon
r_static
r_void
id|imsttfb_remove
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
)paren
suffix:semicolon
multiline_comment|/*&n; * Register access&n; */
DECL|function|read_reg_le32
r_static
r_inline
id|u32
id|read_reg_le32
c_func
(paren
r_volatile
id|u32
id|__iomem
op_star
id|base
comma
r_int
id|regindex
)paren
(brace
macro_line|#ifdef __powerpc__
r_return
id|in_le32
c_func
(paren
id|base
op_plus
id|regindex
)paren
suffix:semicolon
macro_line|#else
r_return
id|readl
c_func
(paren
id|base
op_plus
id|regindex
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|function|write_reg_le32
r_static
r_inline
r_void
id|write_reg_le32
c_func
(paren
r_volatile
id|u32
id|__iomem
op_star
id|base
comma
r_int
id|regindex
comma
id|u32
id|val
)paren
(brace
macro_line|#ifdef __powerpc__
id|out_le32
c_func
(paren
id|base
op_plus
id|regindex
comma
id|val
)paren
suffix:semicolon
macro_line|#else
id|writel
c_func
(paren
id|val
comma
id|base
op_plus
id|regindex
)paren
suffix:semicolon
macro_line|#endif
)brace
r_static
id|__u32
DECL|function|getclkMHz
id|getclkMHz
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
)paren
(brace
id|__u32
id|clk_m
comma
id|clk_n
comma
id|clk_p
suffix:semicolon
id|clk_m
op_assign
id|par-&gt;init.pclk_m
suffix:semicolon
id|clk_n
op_assign
id|par-&gt;init.pclk_n
suffix:semicolon
id|clk_p
op_assign
id|par-&gt;init.pclk_p
suffix:semicolon
r_return
l_int|20
op_star
(paren
id|clk_m
op_plus
l_int|1
)paren
op_div
(paren
(paren
id|clk_n
op_plus
l_int|1
)paren
op_star
(paren
id|clk_p
ques
c_cond
l_int|2
op_star
id|clk_p
suffix:colon
l_int|1
)paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|setclkMHz
id|setclkMHz
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
comma
id|__u32
id|MHz
)paren
(brace
id|__u32
id|clk_m
comma
id|clk_n
comma
id|clk_p
comma
id|x
comma
id|stage
comma
id|spilled
suffix:semicolon
id|clk_m
op_assign
id|clk_n
op_assign
id|clk_p
op_assign
l_int|0
suffix:semicolon
id|stage
op_assign
id|spilled
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
r_switch
c_cond
(paren
id|stage
)paren
(brace
r_case
l_int|0
suffix:colon
id|clk_m
op_increment
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|clk_n
op_increment
suffix:semicolon
r_break
suffix:semicolon
)brace
id|x
op_assign
l_int|20
op_star
(paren
id|clk_m
op_plus
l_int|1
)paren
op_div
(paren
(paren
id|clk_n
op_plus
l_int|1
)paren
op_star
(paren
id|clk_p
ques
c_cond
l_int|2
op_star
id|clk_p
suffix:colon
l_int|1
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|x
op_eq
id|MHz
)paren
r_break
suffix:semicolon
r_if
c_cond
(paren
id|x
OG
id|MHz
)paren
(brace
id|spilled
op_assign
l_int|1
suffix:semicolon
id|stage
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|spilled
op_logical_and
id|x
OL
id|MHz
)paren
(brace
id|stage
op_assign
l_int|0
suffix:semicolon
)brace
)brace
id|par-&gt;init.pclk_m
op_assign
id|clk_m
suffix:semicolon
id|par-&gt;init.pclk_n
op_assign
id|clk_n
suffix:semicolon
id|par-&gt;init.pclk_p
op_assign
id|clk_p
suffix:semicolon
)brace
r_static
r_struct
id|imstt_regvals
op_star
DECL|function|compute_imstt_regvals_ibm
id|compute_imstt_regvals_ibm
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
comma
r_int
id|xres
comma
r_int
id|yres
)paren
(brace
r_struct
id|imstt_regvals
op_star
id|init
op_assign
op_amp
id|par-&gt;init
suffix:semicolon
id|__u32
id|MHz
comma
id|hes
comma
id|heb
comma
id|veb
comma
id|htp
comma
id|vtp
suffix:semicolon
r_switch
c_cond
(paren
id|xres
)paren
(brace
r_case
l_int|640
suffix:colon
id|hes
op_assign
l_int|0x0008
suffix:semicolon
id|heb
op_assign
l_int|0x0012
suffix:semicolon
id|veb
op_assign
l_int|0x002a
suffix:semicolon
id|htp
op_assign
l_int|10
suffix:semicolon
id|vtp
op_assign
l_int|2
suffix:semicolon
id|MHz
op_assign
l_int|30
multiline_comment|/* .25 */
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|832
suffix:colon
id|hes
op_assign
l_int|0x0005
suffix:semicolon
id|heb
op_assign
l_int|0x0020
suffix:semicolon
id|veb
op_assign
l_int|0x0028
suffix:semicolon
id|htp
op_assign
l_int|8
suffix:semicolon
id|vtp
op_assign
l_int|3
suffix:semicolon
id|MHz
op_assign
l_int|57
multiline_comment|/* .27_ */
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1024
suffix:colon
id|hes
op_assign
l_int|0x000a
suffix:semicolon
id|heb
op_assign
l_int|0x001c
suffix:semicolon
id|veb
op_assign
l_int|0x0020
suffix:semicolon
id|htp
op_assign
l_int|8
suffix:semicolon
id|vtp
op_assign
l_int|3
suffix:semicolon
id|MHz
op_assign
l_int|80
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1152
suffix:colon
id|hes
op_assign
l_int|0x0012
suffix:semicolon
id|heb
op_assign
l_int|0x0022
suffix:semicolon
id|veb
op_assign
l_int|0x0031
suffix:semicolon
id|htp
op_assign
l_int|4
suffix:semicolon
id|vtp
op_assign
l_int|3
suffix:semicolon
id|MHz
op_assign
l_int|101
multiline_comment|/* .6_ */
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1280
suffix:colon
id|hes
op_assign
l_int|0x0012
suffix:semicolon
id|heb
op_assign
l_int|0x002f
suffix:semicolon
id|veb
op_assign
l_int|0x0029
suffix:semicolon
id|htp
op_assign
l_int|4
suffix:semicolon
id|vtp
op_assign
l_int|1
suffix:semicolon
id|MHz
op_assign
id|yres
op_eq
l_int|960
ques
c_cond
l_int|126
suffix:colon
l_int|135
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1600
suffix:colon
id|hes
op_assign
l_int|0x0018
suffix:semicolon
id|heb
op_assign
l_int|0x0040
suffix:semicolon
id|veb
op_assign
l_int|0x002a
suffix:semicolon
id|htp
op_assign
l_int|4
suffix:semicolon
id|vtp
op_assign
l_int|3
suffix:semicolon
id|MHz
op_assign
l_int|200
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
l_int|NULL
suffix:semicolon
)brace
id|setclkMHz
c_func
(paren
id|par
comma
id|MHz
)paren
suffix:semicolon
id|init-&gt;hes
op_assign
id|hes
suffix:semicolon
id|init-&gt;heb
op_assign
id|heb
suffix:semicolon
id|init-&gt;hsb
op_assign
id|init-&gt;heb
op_plus
(paren
id|xres
op_rshift
l_int|3
)paren
suffix:semicolon
id|init-&gt;ht
op_assign
id|init-&gt;hsb
op_plus
id|htp
suffix:semicolon
id|init-&gt;ves
op_assign
l_int|0x0003
suffix:semicolon
id|init-&gt;veb
op_assign
id|veb
suffix:semicolon
id|init-&gt;vsb
op_assign
id|init-&gt;veb
op_plus
id|yres
suffix:semicolon
id|init-&gt;vt
op_assign
id|init-&gt;vsb
op_plus
id|vtp
suffix:semicolon
id|init-&gt;vil
op_assign
id|init-&gt;vsb
suffix:semicolon
id|init-&gt;pitch
op_assign
id|xres
suffix:semicolon
r_return
id|init
suffix:semicolon
)brace
r_static
r_struct
id|imstt_regvals
op_star
DECL|function|compute_imstt_regvals_tvp
id|compute_imstt_regvals_tvp
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
comma
r_int
id|xres
comma
r_int
id|yres
)paren
(brace
r_struct
id|imstt_regvals
op_star
id|init
suffix:semicolon
r_switch
c_cond
(paren
id|xres
)paren
(brace
r_case
l_int|512
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|640
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_6
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|800
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_12
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|832
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_13
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1024
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_17
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1152
suffix:colon
id|init
op_assign
op_amp
id|tvp_reg_init_18
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1280
suffix:colon
id|init
op_assign
id|yres
op_eq
l_int|960
ques
c_cond
op_amp
id|tvp_reg_init_19
suffix:colon
op_amp
id|tvp_reg_init_20
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
l_int|NULL
suffix:semicolon
)brace
id|par-&gt;init
op_assign
op_star
id|init
suffix:semicolon
r_return
id|init
suffix:semicolon
)brace
r_static
r_struct
id|imstt_regvals
op_star
DECL|function|compute_imstt_regvals
id|compute_imstt_regvals
(paren
r_struct
id|imstt_par
op_star
id|par
comma
id|u_int
id|xres
comma
id|u_int
id|yres
)paren
(brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
r_return
id|compute_imstt_regvals_ibm
c_func
(paren
id|par
comma
id|xres
comma
id|yres
)paren
suffix:semicolon
r_else
r_return
id|compute_imstt_regvals_tvp
c_func
(paren
id|par
comma
id|xres
comma
id|yres
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|set_imstt_regvals_ibm
id|set_imstt_regvals_ibm
(paren
r_struct
id|imstt_par
op_star
id|par
comma
id|u_int
id|bpp
)paren
(brace
r_struct
id|imstt_regvals
op_star
id|init
op_assign
op_amp
id|par-&gt;init
suffix:semicolon
id|__u8
id|pformat
op_assign
(paren
id|bpp
op_rshift
l_int|3
)paren
op_plus
l_int|2
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PIXM0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|init-&gt;pclk_m
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PIXN0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|init-&gt;pclk_n
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PIXP0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|init-&gt;pclk_p
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PIXC0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x02
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PIXFMT
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|pformat
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|set_imstt_regvals_tvp
id|set_imstt_regvals_tvp
(paren
r_struct
id|imstt_par
op_star
id|par
comma
id|u_int
id|bpp
)paren
(brace
r_struct
id|imstt_regvals
op_star
id|init
op_assign
op_amp
id|par-&gt;init
suffix:semicolon
id|__u8
id|tcc
comma
id|mxc
comma
id|lckl_n
comma
id|mic
suffix:semicolon
id|__u8
id|mlc
comma
id|lckl_p
suffix:semicolon
r_switch
c_cond
(paren
id|bpp
)paren
(brace
r_default
suffix:colon
r_case
l_int|8
suffix:colon
id|tcc
op_assign
l_int|0x80
suffix:semicolon
id|mxc
op_assign
l_int|0x4d
suffix:semicolon
id|lckl_n
op_assign
l_int|0xc1
suffix:semicolon
id|mlc
op_assign
id|init-&gt;mlc
(braket
l_int|0
)braket
suffix:semicolon
id|lckl_p
op_assign
id|init-&gt;lckl_p
(braket
l_int|0
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
suffix:colon
id|tcc
op_assign
l_int|0x44
suffix:semicolon
id|mxc
op_assign
l_int|0x55
suffix:semicolon
id|lckl_n
op_assign
l_int|0xe1
suffix:semicolon
id|mlc
op_assign
id|init-&gt;mlc
(braket
l_int|1
)braket
suffix:semicolon
id|lckl_p
op_assign
id|init-&gt;lckl_p
(braket
l_int|1
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|24
suffix:colon
id|tcc
op_assign
l_int|0x5e
suffix:semicolon
id|mxc
op_assign
l_int|0x5d
suffix:semicolon
id|lckl_n
op_assign
l_int|0xf1
suffix:semicolon
id|mlc
op_assign
id|init-&gt;mlc
(braket
l_int|2
)braket
suffix:semicolon
id|lckl_p
op_assign
id|init-&gt;lckl_p
(braket
l_int|2
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
id|tcc
op_assign
l_int|0x46
suffix:semicolon
id|mxc
op_assign
l_int|0x5d
suffix:semicolon
id|lckl_n
op_assign
l_int|0xf1
suffix:semicolon
id|mlc
op_assign
id|init-&gt;mlc
(braket
l_int|2
)braket
suffix:semicolon
id|lckl_p
op_assign
id|init-&gt;lckl_p
(braket
l_int|2
)braket
suffix:semicolon
r_break
suffix:semicolon
)brace
id|mic
op_assign
l_int|0x08
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPLA
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPPD
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|init-&gt;pclk_m
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPPD
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|init-&gt;pclk_n
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPPD
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|init-&gt;pclk_p
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRTCC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|tcc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRMXC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|mxc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRMIC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|mic
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPLA
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRLPD
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|lckl_n
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPLA
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x15
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRMLC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|mlc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRPLA
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x2a
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRLPD
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|lckl_p
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|set_imstt_regvals
id|set_imstt_regvals
(paren
r_struct
id|fb_info
op_star
id|info
comma
id|u_int
id|bpp
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_struct
id|imstt_regvals
op_star
id|init
op_assign
op_amp
id|par-&gt;init
suffix:semicolon
id|__u32
id|ctl
comma
id|pitch
comma
id|byteswap
comma
id|scr
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
id|set_imstt_regvals_ibm
c_func
(paren
id|par
comma
id|bpp
)paren
suffix:semicolon
r_else
id|set_imstt_regvals_tvp
c_func
(paren
id|par
comma
id|bpp
)paren
suffix:semicolon
multiline_comment|/*&n;   * From what I (jsk) can gather poking around with MacsBug,&n;   * bits 8 and 9 in the SCR register control endianness&n;   * correction (byte swapping).  These bits must be set according&n;   * to the color depth as follows:&n;   *     Color depth    Bit 9   Bit 8&n;   *     ==========     =====   =====&n;   *        8bpp          0       0&n;   *       16bpp          0       1&n;   *       32bpp          1       1&n;   */
r_switch
c_cond
(paren
id|bpp
)paren
(brace
r_default
suffix:colon
r_case
l_int|8
suffix:colon
id|ctl
op_assign
l_int|0x17b1
suffix:semicolon
id|pitch
op_assign
id|init-&gt;pitch
op_rshift
l_int|2
suffix:semicolon
id|byteswap
op_assign
l_int|0x000
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
suffix:colon
id|ctl
op_assign
l_int|0x17b3
suffix:semicolon
id|pitch
op_assign
id|init-&gt;pitch
op_rshift
l_int|1
suffix:semicolon
id|byteswap
op_assign
l_int|0x100
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|24
suffix:colon
id|ctl
op_assign
l_int|0x17b9
suffix:semicolon
id|pitch
op_assign
id|init-&gt;pitch
op_minus
(paren
id|init-&gt;pitch
op_rshift
l_int|2
)paren
suffix:semicolon
id|byteswap
op_assign
l_int|0x200
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
id|ctl
op_assign
l_int|0x17b5
suffix:semicolon
id|pitch
op_assign
id|init-&gt;pitch
suffix:semicolon
id|byteswap
op_assign
l_int|0x300
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|TVP
)paren
id|ctl
op_sub_assign
l_int|0x30
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HES
comma
id|init-&gt;hes
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HEB
comma
id|init-&gt;heb
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HSB
comma
id|init-&gt;hsb
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HT
comma
id|init-&gt;ht
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VES
comma
id|init-&gt;ves
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VEB
comma
id|init-&gt;veb
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VSB
comma
id|init-&gt;vsb
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VT
comma
id|init-&gt;vt
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VIL
comma
id|init-&gt;vil
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HCIV
comma
l_int|1
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|VCIV
comma
l_int|1
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|TCDR
comma
l_int|4
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|RRCIV
comma
l_int|1
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|RRSC
comma
l_int|0x980
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|RRCR
comma
l_int|0x11
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HRIR
comma
l_int|0x0100
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CMR
comma
l_int|0x00ff
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SRGCTL
comma
l_int|0x0073
)paren
suffix:semicolon
)brace
r_else
(brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|HRIR
comma
l_int|0x0200
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CMR
comma
l_int|0x01ff
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SRGCTL
comma
l_int|0x0003
)paren
suffix:semicolon
)brace
r_switch
c_cond
(paren
id|info-&gt;fix.smem_len
)paren
(brace
r_case
l_int|0x200000
suffix:colon
id|scr
op_assign
l_int|0x059d
op_or
id|byteswap
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* case 0x400000:&n;&t;&t;   case 0x800000: */
r_default
suffix:colon
id|pitch
op_rshift_assign
l_int|1
suffix:semicolon
id|scr
op_assign
l_int|0x150dd
op_or
id|byteswap
suffix:semicolon
r_break
suffix:semicolon
)brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SCR
comma
id|scr
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SPR
comma
id|pitch
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|STGCTL
comma
id|ctl
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|set_offset
id|set_offset
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|__u32
id|off
op_assign
id|var-&gt;yoffset
op_star
(paren
id|info-&gt;fix.line_length
op_rshift
l_int|3
)paren
op_plus
(paren
(paren
id|var-&gt;xoffset
op_star
(paren
id|var-&gt;bits_per_pixel
op_rshift
l_int|3
)paren
)paren
op_rshift
l_int|3
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSR
comma
id|off
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|set_555
id|set_555
(paren
r_struct
id|imstt_par
op_star
id|par
)paren
(brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|BPP16
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x01
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRTCC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x44
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_static
r_inline
r_void
DECL|function|set_565
id|set_565
(paren
r_struct
id|imstt_par
op_star
id|par
)paren
(brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|BPP16
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x03
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRTCC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x45
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_static
r_int
DECL|function|imsttfb_check_var
id|imsttfb_check_var
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_if
c_cond
(paren
(paren
id|var-&gt;bits_per_pixel
op_ne
l_int|8
op_logical_and
id|var-&gt;bits_per_pixel
op_ne
l_int|16
op_logical_and
id|var-&gt;bits_per_pixel
op_ne
l_int|24
op_logical_and
id|var-&gt;bits_per_pixel
op_ne
l_int|32
)paren
op_logical_or
id|var-&gt;xres_virtual
OL
id|var-&gt;xres
op_logical_or
id|var-&gt;yres_virtual
OL
id|var-&gt;yres
op_logical_or
id|var-&gt;nonstd
op_logical_or
(paren
id|var-&gt;vmode
op_amp
id|FB_VMODE_MASK
)paren
op_ne
id|FB_VMODE_NONINTERLACED
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
(paren
id|var-&gt;xres
op_star
id|var-&gt;yres
)paren
op_star
(paren
id|var-&gt;bits_per_pixel
op_rshift
l_int|3
)paren
OG
id|info-&gt;fix.smem_len
op_logical_or
(paren
id|var-&gt;xres_virtual
op_star
id|var-&gt;yres_virtual
)paren
op_star
(paren
id|var-&gt;bits_per_pixel
op_rshift
l_int|3
)paren
OG
id|info-&gt;fix.smem_len
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_switch
c_cond
(paren
id|var-&gt;bits_per_pixel
)paren
(brace
r_case
l_int|8
suffix:colon
id|var-&gt;red.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;green.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
suffix:colon
multiline_comment|/* RGB 555 or 565 */
r_if
c_cond
(paren
id|var-&gt;green.length
op_ne
l_int|6
)paren
id|var-&gt;red.offset
op_assign
l_int|10
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|5
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|5
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;green.length
op_ne
l_int|6
)paren
id|var-&gt;green.length
op_assign
l_int|5
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|5
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|24
suffix:colon
multiline_comment|/* RGB 888 */
id|var-&gt;red.offset
op_assign
l_int|16
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
multiline_comment|/* RGBA 8888 */
id|var-&gt;red.offset
op_assign
l_int|16
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|24
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|8
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|var-&gt;yres
op_eq
id|var-&gt;yres_virtual
)paren
(brace
id|__u32
id|vram
op_assign
(paren
id|info-&gt;fix.smem_len
op_minus
(paren
id|PAGE_SIZE
op_lshift
l_int|2
)paren
)paren
suffix:semicolon
id|var-&gt;yres_virtual
op_assign
(paren
(paren
id|vram
op_lshift
l_int|3
)paren
op_div
id|var-&gt;bits_per_pixel
)paren
op_div
id|var-&gt;xres_virtual
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;yres_virtual
OL
id|var-&gt;yres
)paren
id|var-&gt;yres_virtual
op_assign
id|var-&gt;yres
suffix:semicolon
)brace
id|var-&gt;red.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;green.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;height
op_assign
op_minus
l_int|1
suffix:semicolon
id|var-&gt;width
op_assign
op_minus
l_int|1
suffix:semicolon
id|var-&gt;vmode
op_assign
id|FB_VMODE_NONINTERLACED
suffix:semicolon
id|var-&gt;left_margin
op_assign
id|var-&gt;right_margin
op_assign
l_int|16
suffix:semicolon
id|var-&gt;upper_margin
op_assign
id|var-&gt;lower_margin
op_assign
l_int|16
suffix:semicolon
id|var-&gt;hsync_len
op_assign
id|var-&gt;vsync_len
op_assign
l_int|8
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
DECL|function|imsttfb_set_par
id|imsttfb_set_par
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|compute_imstt_regvals
c_func
(paren
id|par
comma
id|info-&gt;var.xres
comma
id|info-&gt;var.yres
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.green.length
op_eq
l_int|6
)paren
id|set_565
c_func
(paren
id|par
)paren
suffix:semicolon
r_else
id|set_555
c_func
(paren
id|par
)paren
suffix:semicolon
id|set_imstt_regvals
c_func
(paren
id|info
comma
id|info-&gt;var.bits_per_pixel
)paren
suffix:semicolon
id|info-&gt;var.pixclock
op_assign
l_int|1000000
op_div
id|getclkMHz
c_func
(paren
id|par
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
DECL|function|imsttfb_setcolreg
id|imsttfb_setcolreg
(paren
id|u_int
id|regno
comma
id|u_int
id|red
comma
id|u_int
id|green
comma
id|u_int
id|blue
comma
id|u_int
id|transp
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u_int
id|bpp
op_assign
id|info-&gt;var.bits_per_pixel
suffix:semicolon
r_if
c_cond
(paren
id|regno
OG
l_int|255
)paren
r_return
l_int|1
suffix:semicolon
id|red
op_rshift_assign
l_int|8
suffix:semicolon
id|green
op_rshift_assign
l_int|8
suffix:semicolon
id|blue
op_rshift_assign
l_int|8
suffix:semicolon
multiline_comment|/* PADDRW/PDATA are the same as TVPPADDRW/TVPPDATA */
r_if
c_cond
(paren
l_int|0
op_logical_and
id|bpp
op_eq
l_int|16
)paren
multiline_comment|/* screws up X */
id|par-&gt;cmap_regs
(braket
id|PADDRW
)braket
op_assign
id|regno
op_lshift
l_int|3
suffix:semicolon
r_else
id|par-&gt;cmap_regs
(braket
id|PADDRW
)braket
op_assign
id|regno
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PDATA
)braket
op_assign
id|red
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PDATA
)braket
op_assign
id|green
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PDATA
)braket
op_assign
id|blue
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regno
OL
l_int|16
)paren
r_switch
c_cond
(paren
id|bpp
)paren
(brace
r_case
l_int|16
suffix:colon
(paren
(paren
id|u16
op_star
)paren
id|info-&gt;pseudo_palette
)paren
(braket
id|regno
)braket
op_assign
(paren
id|regno
op_lshift
(paren
id|info-&gt;var.green.length
op_eq
l_int|5
ques
c_cond
l_int|10
suffix:colon
l_int|11
)paren
)paren
op_or
(paren
id|regno
op_lshift
l_int|5
)paren
op_or
id|regno
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|24
suffix:colon
(paren
(paren
id|u32
op_star
)paren
id|info-&gt;pseudo_palette
)paren
(braket
id|regno
)braket
op_assign
(paren
id|regno
op_lshift
l_int|16
)paren
op_or
(paren
id|regno
op_lshift
l_int|8
)paren
op_or
id|regno
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
(brace
r_int
id|i
op_assign
(paren
id|regno
op_lshift
l_int|8
)paren
op_or
id|regno
suffix:semicolon
(paren
(paren
id|u32
op_star
)paren
id|info-&gt;pseudo_palette
)paren
(braket
id|regno
)braket
op_assign
(paren
id|i
op_lshift
l_int|16
)paren
op_or
id|i
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
DECL|function|imsttfb_pan_display
id|imsttfb_pan_display
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_if
c_cond
(paren
id|var-&gt;xoffset
op_plus
id|info-&gt;var.xres
OG
id|info-&gt;var.xres_virtual
op_logical_or
id|var-&gt;yoffset
op_plus
id|info-&gt;var.yres
OG
id|info-&gt;var.yres_virtual
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|info-&gt;var.xoffset
op_assign
id|var-&gt;xoffset
suffix:semicolon
id|info-&gt;var.yoffset
op_assign
id|var-&gt;yoffset
suffix:semicolon
id|set_offset
c_func
(paren
id|var
comma
id|info
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
DECL|function|imsttfb_blank
id|imsttfb_blank
c_func
(paren
r_int
id|blank
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|__u32
id|ctrl
suffix:semicolon
id|ctrl
op_assign
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|STGCTL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|blank
OG
l_int|0
)paren
(brace
r_switch
c_cond
(paren
id|blank
)paren
(brace
r_case
id|FB_BLANK_NORMAL
suffix:colon
r_case
id|FB_BLANK_POWERDOWN
suffix:colon
id|ctrl
op_and_assign
op_complement
l_int|0x00000380
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|MISCTL2
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x55
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|MISCTL1
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x11
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|SYNCCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x0f
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PWRMNGMT
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x1f
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CLKCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0xc0
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|FB_BLANK_VSYNC_SUSPEND
suffix:colon
id|ctrl
op_and_assign
op_complement
l_int|0x00000020
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FB_BLANK_HSYNC_SUSPEND
suffix:colon
id|ctrl
op_and_assign
op_complement
l_int|0x00000010
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|ctrl
op_or_assign
l_int|0x000017b0
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CLKCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x01
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|PWRMNGMT
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|SYNCCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|MISCTL1
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x01
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|MISCTL2
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x45
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
id|ctrl
op_or_assign
l_int|0x00001780
suffix:semicolon
)brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|STGCTL
comma
id|ctrl
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_void
DECL|function|imsttfb_fillrect
id|imsttfb_fillrect
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_struct
id|fb_fillrect
op_star
id|rect
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|__u32
id|Bpp
comma
id|line_pitch
comma
id|bgc
comma
id|dx
comma
id|dy
comma
id|width
comma
id|height
suffix:semicolon
id|bgc
op_assign
id|rect-&gt;color
suffix:semicolon
id|bgc
op_or_assign
(paren
id|bgc
op_lshift
l_int|8
)paren
suffix:semicolon
id|bgc
op_or_assign
(paren
id|bgc
op_lshift
l_int|16
)paren
suffix:semicolon
id|Bpp
op_assign
id|info-&gt;var.bits_per_pixel
op_rshift
l_int|3
comma
id|line_pitch
op_assign
id|info-&gt;fix.line_length
suffix:semicolon
id|dy
op_assign
id|rect-&gt;dy
op_star
id|line_pitch
suffix:semicolon
id|dx
op_assign
id|rect-&gt;dx
op_star
id|Bpp
suffix:semicolon
id|height
op_assign
id|rect-&gt;height
suffix:semicolon
id|height
op_decrement
suffix:semicolon
id|width
op_assign
id|rect-&gt;width
op_star
id|Bpp
suffix:semicolon
id|width
op_decrement
suffix:semicolon
r_if
c_cond
(paren
id|rect-&gt;rop
op_eq
id|ROP_COPY
)paren
(brace
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DSA
comma
id|dy
op_plus
id|dx
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CNT
comma
(paren
id|height
op_lshift
l_int|16
)paren
op_or
id|width
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DP_OCTL
comma
id|line_pitch
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|BI
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|MBC
comma
l_int|0xffffffff
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CLR
comma
id|bgc
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|BLTCTL
comma
l_int|0x840
)paren
suffix:semicolon
multiline_comment|/* 0x200000 */
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x40
)paren
(brace
suffix:semicolon
)brace
)brace
r_else
(brace
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DSA
comma
id|dy
op_plus
id|dx
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|S1SA
comma
id|dy
op_plus
id|dx
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CNT
comma
(paren
id|height
op_lshift
l_int|16
)paren
op_or
id|width
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DP_OCTL
comma
id|line_pitch
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SP
comma
id|line_pitch
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|BLTCTL
comma
l_int|0x40005
)paren
suffix:semicolon
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x40
)paren
(brace
suffix:semicolon
)brace
)brace
)brace
r_static
r_void
DECL|function|imsttfb_copyarea
id|imsttfb_copyarea
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_struct
id|fb_copyarea
op_star
id|area
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|__u32
id|Bpp
comma
id|line_pitch
comma
id|fb_offset_old
comma
id|fb_offset_new
comma
id|sp
comma
id|dp_octl
suffix:semicolon
id|__u32
id|cnt
comma
id|bltctl
comma
id|sx
comma
id|sy
comma
id|dx
comma
id|dy
comma
id|height
comma
id|width
suffix:semicolon
id|Bpp
op_assign
id|info-&gt;var.bits_per_pixel
op_rshift
l_int|3
comma
id|sx
op_assign
id|area-&gt;sx
op_star
id|Bpp
suffix:semicolon
id|sy
op_assign
id|area-&gt;sy
suffix:semicolon
id|dx
op_assign
id|area-&gt;dx
op_star
id|Bpp
suffix:semicolon
id|dy
op_assign
id|area-&gt;dy
suffix:semicolon
id|height
op_assign
id|area-&gt;height
suffix:semicolon
id|height
op_decrement
suffix:semicolon
id|width
op_assign
id|area-&gt;width
op_star
id|Bpp
suffix:semicolon
id|width
op_decrement
suffix:semicolon
id|line_pitch
op_assign
id|info-&gt;fix.line_length
suffix:semicolon
id|bltctl
op_assign
l_int|0x05
suffix:semicolon
id|sp
op_assign
id|line_pitch
op_lshift
l_int|16
suffix:semicolon
id|cnt
op_assign
id|height
op_lshift
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|sy
OL
id|dy
)paren
(brace
id|sy
op_add_assign
id|height
suffix:semicolon
id|dy
op_add_assign
id|height
suffix:semicolon
id|sp
op_or_assign
op_minus
(paren
id|line_pitch
)paren
op_amp
l_int|0xffff
suffix:semicolon
id|dp_octl
op_assign
op_minus
(paren
id|line_pitch
)paren
op_amp
l_int|0xffff
suffix:semicolon
)brace
r_else
(brace
id|sp
op_or_assign
id|line_pitch
suffix:semicolon
id|dp_octl
op_assign
id|line_pitch
suffix:semicolon
)brace
r_if
c_cond
(paren
id|sx
OL
id|dx
)paren
(brace
id|sx
op_add_assign
id|width
suffix:semicolon
id|dx
op_add_assign
id|width
suffix:semicolon
id|bltctl
op_or_assign
l_int|0x80
suffix:semicolon
id|cnt
op_or_assign
op_minus
(paren
id|width
)paren
op_amp
l_int|0xffff
suffix:semicolon
)brace
r_else
(brace
id|cnt
op_or_assign
id|width
suffix:semicolon
)brace
id|fb_offset_old
op_assign
id|sy
op_star
id|line_pitch
op_plus
id|sx
suffix:semicolon
id|fb_offset_new
op_assign
id|dy
op_star
id|line_pitch
op_plus
id|dx
suffix:semicolon
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|S1SA
comma
id|fb_offset_old
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SP
comma
id|sp
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DSA
comma
id|fb_offset_new
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|CNT
comma
id|cnt
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|DP_OCTL
comma
id|dp_octl
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|BLTCTL
comma
id|bltctl
)paren
suffix:semicolon
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x80
)paren
(brace
suffix:semicolon
)brace
r_while
c_loop
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x40
)paren
(brace
suffix:semicolon
)brace
)brace
macro_line|#if 0
r_static
r_int
id|imsttfb_load_cursor_image
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
comma
r_int
id|width
comma
r_int
id|height
comma
id|__u8
id|fgc
)paren
(brace
id|u_int
id|x
comma
id|y
suffix:semicolon
r_if
c_cond
(paren
id|width
OG
l_int|32
op_logical_or
id|height
OG
l_int|32
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|1
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
l_int|0x100
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|x
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|1
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|height
suffix:semicolon
id|y
op_increment
)paren
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
id|width
op_rshift
l_int|2
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|x
op_plus
id|y
op_star
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS1R
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS1G
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS1B
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS2R
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS2G
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS2B
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS3R
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS3G
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURS3B
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRICC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_and_assign
l_int|0x03
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
l_int|0x200
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPCRDAT
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
l_int|0x200
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPCRDAT
)braket
op_assign
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRICC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_and_assign
l_int|0x03
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|height
suffix:semicolon
id|y
op_increment
)paren
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
id|width
op_rshift
l_int|3
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|x
op_plus
id|y
op_star
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCRDAT
)braket
op_assign
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRICC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_or_assign
l_int|0x08
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|y
op_assign
l_int|0
suffix:semicolon
id|y
OL
id|height
suffix:semicolon
id|y
op_increment
)paren
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
id|width
op_rshift
l_int|3
suffix:semicolon
id|x
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|x
op_plus
id|y
op_star
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCRDAT
)braket
op_assign
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
id|par-&gt;cmap_regs
(braket
id|TVPCADRW
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|x
op_assign
l_int|0
suffix:semicolon
id|x
OL
l_int|12
suffix:semicolon
id|x
op_increment
)paren
id|par-&gt;cmap_regs
(braket
id|TVPCDATA
)braket
op_assign
id|fgc
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_return
l_int|1
suffix:semicolon
)brace
r_static
r_void
id|imstt_set_cursor
c_func
(paren
r_struct
id|imstt_par
op_star
id|par
comma
r_struct
id|fb_image
op_star
id|d
comma
r_int
id|on
)paren
(brace
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|on
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSXHI
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|d-&gt;dx
op_rshift
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSXLO
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|d-&gt;dx
op_amp
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSYHI
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|d-&gt;dy
op_rshift
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSYLO
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|d-&gt;dy
op_amp
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|CURSCTL
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
l_int|0x02
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
op_logical_neg
id|on
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRICC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x00
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|__u16
id|x
op_assign
id|d-&gt;dx
op_plus
l_int|0x40
comma
id|y
op_assign
id|d-&gt;dy
op_plus
l_int|0x40
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCXPOH
)braket
op_assign
id|x
op_rshift
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCXPOL
)braket
op_assign
id|x
op_amp
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCYPOH
)braket
op_assign
id|y
op_rshift
l_int|8
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPCYPOL
)braket
op_assign
id|y
op_amp
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|TVPIRICC
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
l_int|0x02
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
)brace
r_static
r_int
id|imsttfb_cursor
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_struct
id|fb_cursor
op_star
id|cursor
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|flags
op_assign
id|cursor-&gt;set
comma
id|fg
comma
id|bg
comma
id|xx
comma
id|yy
suffix:semicolon
r_if
c_cond
(paren
id|cursor-&gt;dest
op_eq
l_int|NULL
op_logical_and
id|cursor-&gt;rop
op_eq
id|ROP_XOR
)paren
r_return
l_int|1
suffix:semicolon
id|imstt_set_cursor
c_func
(paren
id|info
comma
id|cursor
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|FB_CUR_SETPOS
)paren
(brace
id|xx
op_assign
id|cursor-&gt;image.dx
op_minus
id|info-&gt;var.xoffset
suffix:semicolon
id|yy
op_assign
id|cursor-&gt;image.dy
op_minus
id|info-&gt;var.yoffset
suffix:semicolon
)brace
r_if
c_cond
(paren
id|flags
op_amp
id|FB_CUR_SETSIZE
)paren
(brace
)brace
r_if
c_cond
(paren
id|flags
op_amp
(paren
id|FB_CUR_SETSHAPE
op_or
id|FB_CUR_SETCMAP
)paren
)paren
(brace
r_int
id|fg_idx
op_assign
id|cursor-&gt;image.fg_color
suffix:semicolon
r_int
id|width
op_assign
(paren
id|cursor-&gt;image.width
op_plus
l_int|7
)paren
op_div
l_int|8
suffix:semicolon
id|u8
op_star
id|dat
op_assign
(paren
id|u8
op_star
)paren
id|cursor-&gt;image.data
suffix:semicolon
id|u8
op_star
id|dst
op_assign
(paren
id|u8
op_star
)paren
id|cursor-&gt;dest
suffix:semicolon
id|u8
op_star
id|msk
op_assign
(paren
id|u8
op_star
)paren
id|cursor-&gt;mask
suffix:semicolon
r_switch
c_cond
(paren
id|cursor-&gt;rop
)paren
(brace
r_case
id|ROP_XOR
suffix:colon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|cursor-&gt;image.height
suffix:semicolon
id|i
op_increment
)paren
(brace
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|width
suffix:semicolon
id|j
op_increment
)paren
(brace
id|d_idx
op_assign
id|i
op_star
id|MAX_CURS
op_div
l_int|8
op_plus
id|j
suffix:semicolon
id|data
(braket
id|d_idx
)braket
op_assign
id|byte_rev
(braket
id|dat
(braket
id|s_idx
)braket
op_xor
id|dst
(braket
id|s_idx
)braket
)braket
suffix:semicolon
id|mask
(braket
id|d_idx
)braket
op_assign
id|byte_rev
(braket
id|msk
(braket
id|s_idx
)braket
)braket
suffix:semicolon
id|s_idx
op_increment
suffix:semicolon
)brace
)brace
r_break
suffix:semicolon
r_case
id|ROP_COPY
suffix:colon
r_default
suffix:colon
(brace
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|cursor-&gt;image.height
suffix:semicolon
id|i
op_increment
)paren
(brace
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|width
suffix:semicolon
id|j
op_increment
)paren
(brace
id|d_idx
op_assign
id|i
op_star
id|MAX_CURS
op_div
l_int|8
op_plus
id|j
suffix:semicolon
id|data
(braket
id|d_idx
)braket
op_assign
id|byte_rev
(braket
id|dat
(braket
id|s_idx
)braket
)braket
suffix:semicolon
id|mask
(braket
id|d_idx
)braket
op_assign
id|byte_rev
(braket
id|msk
(braket
id|s_idx
)braket
)braket
suffix:semicolon
id|s_idx
op_increment
suffix:semicolon
)brace
)brace
r_break
suffix:semicolon
)brace
id|fg
op_assign
(paren
(paren
id|info-&gt;cmap.red
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|7
)paren
op_or
(paren
(paren
id|info-&gt;cmap.green
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|2
)paren
op_or
(paren
(paren
id|info-&gt;cmap.blue
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_rshift
l_int|3
)paren
op_or
l_int|1
op_lshift
l_int|15
suffix:semicolon
id|imsttfb_load_cursor_image
c_func
(paren
id|par
comma
id|xx
comma
id|yy
comma
id|fgc
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cursor-&gt;enable
)paren
id|imstt_set_cursor
c_func
(paren
id|info
comma
id|cursor
comma
l_int|1
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif
DECL|macro|FBIMSTT_SETREG
mdefine_line|#define FBIMSTT_SETREG&t;&t;0x545401
DECL|macro|FBIMSTT_GETREG
mdefine_line|#define FBIMSTT_GETREG&t;&t;0x545402
DECL|macro|FBIMSTT_SETCMAPREG
mdefine_line|#define FBIMSTT_SETCMAPREG&t;0x545403
DECL|macro|FBIMSTT_GETCMAPREG
mdefine_line|#define FBIMSTT_GETCMAPREG&t;0x545404
DECL|macro|FBIMSTT_SETIDXREG
mdefine_line|#define FBIMSTT_SETIDXREG&t;0x545405
DECL|macro|FBIMSTT_GETIDXREG
mdefine_line|#define FBIMSTT_GETIDXREG&t;0x545406
r_static
r_int
DECL|function|imsttfb_ioctl
id|imsttfb_ioctl
c_func
(paren
r_struct
id|inode
op_star
id|inode
comma
r_struct
id|file
op_star
id|file
comma
id|u_int
id|cmd
comma
id|u_long
id|arg
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_void
id|__user
op_star
id|argp
op_assign
(paren
r_void
id|__user
op_star
)paren
id|arg
suffix:semicolon
id|__u32
id|reg
(braket
l_int|2
)braket
suffix:semicolon
id|__u8
id|idx
(braket
l_int|2
)braket
suffix:semicolon
r_switch
c_cond
(paren
id|cmd
)paren
(brace
r_case
id|FBIMSTT_SETREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|reg
comma
id|argp
comma
l_int|8
)paren
op_logical_or
id|reg
(braket
l_int|0
)braket
OG
(paren
l_int|0x1000
op_minus
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
op_div
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|reg
(braket
l_int|0
)braket
comma
id|reg
(braket
l_int|1
)braket
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|FBIMSTT_GETREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|reg
comma
id|argp
comma
l_int|4
)paren
op_logical_or
id|reg
(braket
l_int|0
)braket
OG
(paren
l_int|0x1000
op_minus
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
op_div
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|reg
(braket
l_int|1
)braket
op_assign
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|reg
(braket
l_int|0
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|copy_to_user
c_func
(paren
(paren
r_void
id|__user
op_star
)paren
(paren
id|arg
op_plus
l_int|4
)paren
comma
op_amp
id|reg
(braket
l_int|1
)braket
comma
l_int|4
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|FBIMSTT_SETCMAPREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|reg
comma
id|argp
comma
l_int|8
)paren
op_logical_or
id|reg
(braket
l_int|0
)braket
OG
(paren
l_int|0x1000
op_minus
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
op_div
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|write_reg_le32
c_func
(paren
(paren
(paren
id|u_int
op_star
)paren
id|par-&gt;cmap_regs
)paren
comma
id|reg
(braket
l_int|0
)braket
comma
id|reg
(braket
l_int|1
)braket
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|FBIMSTT_GETCMAPREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|reg
comma
id|argp
comma
l_int|4
)paren
op_logical_or
id|reg
(braket
l_int|0
)braket
OG
(paren
l_int|0x1000
op_minus
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
op_div
r_sizeof
(paren
id|reg
(braket
l_int|0
)braket
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|reg
(braket
l_int|1
)braket
op_assign
id|read_reg_le32
c_func
(paren
(paren
(paren
id|u_int
op_star
)paren
id|par-&gt;cmap_regs
)paren
comma
id|reg
(braket
l_int|0
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|copy_to_user
c_func
(paren
(paren
r_void
id|__user
op_star
)paren
(paren
id|arg
op_plus
l_int|4
)paren
comma
op_amp
id|reg
(braket
l_int|1
)braket
comma
l_int|4
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|FBIMSTT_SETIDXREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|idx
comma
id|argp
comma
l_int|2
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|idx
(braket
l_int|0
)braket
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|idx
(braket
l_int|1
)braket
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|FBIMSTT_GETIDXREG
suffix:colon
r_if
c_cond
(paren
id|copy_from_user
c_func
(paren
id|idx
comma
id|argp
comma
l_int|1
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|idx
(braket
l_int|0
)braket
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|idx
(braket
l_int|1
)braket
op_assign
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
suffix:semicolon
r_if
c_cond
(paren
id|copy_to_user
c_func
(paren
(paren
r_void
id|__user
op_star
)paren
(paren
id|arg
op_plus
l_int|1
)paren
comma
op_amp
id|idx
(braket
l_int|1
)braket
comma
l_int|1
)paren
)paren
r_return
op_minus
id|EFAULT
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|ENOIOCTLCMD
suffix:semicolon
)brace
)brace
DECL|variable|imsttfb_pci_tbl
r_static
r_struct
id|pci_device_id
id|imsttfb_pci_tbl
(braket
)braket
op_assign
(brace
(brace
id|PCI_VENDOR_ID_IMS
comma
id|PCI_DEVICE_ID_IMS_TT128
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|IBM
)brace
comma
(brace
id|PCI_VENDOR_ID_IMS
comma
id|PCI_DEVICE_ID_IMS_TT3D
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|TVP
)brace
comma
(brace
l_int|0
comma
)brace
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|imsttfb_pci_tbl
)paren
suffix:semicolon
DECL|variable|imsttfb_pci_driver
r_static
r_struct
id|pci_driver
id|imsttfb_pci_driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;imsttfb&quot;
comma
dot
id|id_table
op_assign
id|imsttfb_pci_tbl
comma
dot
id|probe
op_assign
id|imsttfb_probe
comma
dot
id|remove
op_assign
id|__devexit_p
c_func
(paren
id|imsttfb_remove
)paren
comma
)brace
suffix:semicolon
DECL|variable|imsttfb_ops
r_static
r_struct
id|fb_ops
id|imsttfb_ops
op_assign
(brace
dot
id|owner
op_assign
id|THIS_MODULE
comma
dot
id|fb_check_var
op_assign
id|imsttfb_check_var
comma
dot
id|fb_set_par
op_assign
id|imsttfb_set_par
comma
dot
id|fb_setcolreg
op_assign
id|imsttfb_setcolreg
comma
dot
id|fb_pan_display
op_assign
id|imsttfb_pan_display
comma
dot
id|fb_blank
op_assign
id|imsttfb_blank
comma
dot
id|fb_fillrect
op_assign
id|imsttfb_fillrect
comma
dot
id|fb_copyarea
op_assign
id|imsttfb_copyarea
comma
dot
id|fb_imageblit
op_assign
id|cfb_imageblit
comma
dot
id|fb_cursor
op_assign
id|soft_cursor
comma
dot
id|fb_ioctl
op_assign
id|imsttfb_ioctl
comma
)brace
suffix:semicolon
r_static
r_void
id|__init
DECL|function|init_imstt
id|init_imstt
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|__u32
id|i
comma
id|tmp
comma
op_star
id|ip
comma
op_star
id|end
suffix:semicolon
id|tmp
op_assign
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|PRC
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
id|info-&gt;fix.smem_len
op_assign
(paren
id|tmp
op_amp
l_int|0x0004
)paren
ques
c_cond
l_int|0x400000
suffix:colon
l_int|0x200000
suffix:semicolon
r_else
id|info-&gt;fix.smem_len
op_assign
l_int|0x800000
suffix:semicolon
id|ip
op_assign
(paren
id|__u32
op_star
)paren
id|info-&gt;screen_base
suffix:semicolon
id|end
op_assign
(paren
id|__u32
op_star
)paren
(paren
id|info-&gt;screen_base
op_plus
id|info-&gt;fix.smem_len
)paren
suffix:semicolon
r_while
c_loop
(paren
id|ip
OL
id|end
)paren
op_star
id|ip
op_increment
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* initialize the card */
id|tmp
op_assign
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|STGCTL
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|STGCTL
comma
id|tmp
op_amp
op_complement
l_int|0x1
)paren
suffix:semicolon
id|write_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSR
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* set default values for DAC registers */
r_if
c_cond
(paren
id|par-&gt;ramdac
op_eq
id|IBM
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PPMASK
)braket
op_assign
l_int|0xff
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXHI
)braket
op_assign
l_int|0
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
r_sizeof
(paren
id|ibm_initregs
)paren
op_div
r_sizeof
(paren
op_star
id|ibm_initregs
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|PIDXLO
)braket
op_assign
id|ibm_initregs
(braket
id|i
)braket
dot
id|addr
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|PIDXDATA
)braket
op_assign
id|ibm_initregs
(braket
id|i
)braket
dot
id|value
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
r_sizeof
(paren
id|tvp_initregs
)paren
op_div
r_sizeof
(paren
op_star
id|tvp_initregs
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
id|par-&gt;cmap_regs
(braket
id|TVPADDRW
)braket
op_assign
id|tvp_initregs
(braket
id|i
)braket
dot
id|addr
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
id|par-&gt;cmap_regs
(braket
id|TVPIDATA
)braket
op_assign
id|tvp_initregs
(braket
id|i
)braket
dot
id|value
suffix:semicolon
id|eieio
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
macro_line|#if USE_NV_MODES &amp;&amp; defined(CONFIG_PPC)
(brace
r_int
id|vmode
op_assign
id|init_vmode
comma
id|cmode
op_assign
id|init_cmode
suffix:semicolon
r_if
c_cond
(paren
id|vmode
op_eq
op_minus
l_int|1
)paren
(brace
id|vmode
op_assign
id|nvram_read_byte
c_func
(paren
id|NV_VMODE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|vmode
op_le
l_int|0
op_logical_or
id|vmode
OG
id|VMODE_MAX
)paren
id|vmode
op_assign
id|VMODE_640_480_67
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cmode
op_eq
op_minus
l_int|1
)paren
(brace
id|cmode
op_assign
id|nvram_read_byte
c_func
(paren
id|NV_CMODE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cmode
template_param
id|CMODE_32
)paren
id|cmode
op_assign
id|CMODE_8
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mac_vmode_to_var
c_func
(paren
id|vmode
comma
id|cmode
comma
op_amp
id|info-&gt;var
)paren
)paren
(brace
id|info-&gt;var.xres
op_assign
id|info-&gt;var.xres_virtual
op_assign
id|INIT_XRES
suffix:semicolon
id|info-&gt;var.yres
op_assign
id|info-&gt;var.yres_virtual
op_assign
id|INIT_YRES
suffix:semicolon
id|info-&gt;var.bits_per_pixel
op_assign
id|INIT_BPP
suffix:semicolon
)brace
)brace
macro_line|#else
id|info-&gt;var.xres
op_assign
id|info-&gt;var.xres_virtual
op_assign
id|INIT_XRES
suffix:semicolon
id|info-&gt;var.yres
op_assign
id|info-&gt;var.yres_virtual
op_assign
id|INIT_YRES
suffix:semicolon
id|info-&gt;var.bits_per_pixel
op_assign
id|INIT_BPP
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
(paren
id|info-&gt;var.xres
op_star
id|info-&gt;var.yres
)paren
op_star
(paren
id|info-&gt;var.bits_per_pixel
op_rshift
l_int|3
)paren
OG
id|info-&gt;fix.smem_len
op_logical_or
op_logical_neg
(paren
id|compute_imstt_regvals
c_func
(paren
id|par
comma
id|info-&gt;var.xres
comma
id|info-&gt;var.yres
)paren
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;imsttfb: %ux%ux%u not supported&bslash;n&quot;
comma
id|info-&gt;var.xres
comma
id|info-&gt;var.yres
comma
id|info-&gt;var.bits_per_pixel
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|info
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|sprintf
c_func
(paren
id|info-&gt;fix.id
comma
l_string|&quot;IMS TT (%s)&quot;
comma
id|par-&gt;ramdac
op_eq
id|IBM
ques
c_cond
l_string|&quot;IBM&quot;
suffix:colon
l_string|&quot;TVP&quot;
)paren
suffix:semicolon
id|info-&gt;fix.mmio_len
op_assign
l_int|0x1000
suffix:semicolon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_IMS_TWINTURBO
suffix:semicolon
id|info-&gt;fix.type
op_assign
id|FB_TYPE_PACKED_PIXELS
suffix:semicolon
id|info-&gt;fix.visual
op_assign
id|info-&gt;var.bits_per_pixel
op_eq
l_int|8
ques
c_cond
id|FB_VISUAL_PSEUDOCOLOR
suffix:colon
id|FB_VISUAL_DIRECTCOLOR
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
id|info-&gt;var.xres
op_star
(paren
id|info-&gt;var.bits_per_pixel
op_rshift
l_int|3
)paren
suffix:semicolon
id|info-&gt;fix.xpanstep
op_assign
l_int|8
suffix:semicolon
id|info-&gt;fix.ypanstep
op_assign
l_int|1
suffix:semicolon
id|info-&gt;fix.ywrapstep
op_assign
l_int|0
suffix:semicolon
id|info-&gt;var.accel_flags
op_assign
id|FB_ACCELF_TEXT
suffix:semicolon
singleline_comment|//&t;if (par-&gt;ramdac == IBM)
singleline_comment|//&t;&t;imstt_cursor_init(info);
r_if
c_cond
(paren
id|info-&gt;var.green.length
op_eq
l_int|6
)paren
id|set_565
c_func
(paren
id|par
)paren
suffix:semicolon
r_else
id|set_555
c_func
(paren
id|par
)paren
suffix:semicolon
id|set_imstt_regvals
c_func
(paren
id|info
comma
id|info-&gt;var.bits_per_pixel
)paren
suffix:semicolon
id|info-&gt;var.pixclock
op_assign
l_int|1000000
op_div
id|getclkMHz
c_func
(paren
id|par
)paren
suffix:semicolon
id|info-&gt;fbops
op_assign
op_amp
id|imsttfb_ops
suffix:semicolon
id|info-&gt;flags
op_assign
id|FBINFO_DEFAULT
op_or
id|FBINFO_HWACCEL_COPYAREA
op_or
id|FBINFO_HWACCEL_FILLRECT
op_or
id|FBINFO_HWACCEL_YPAN
suffix:semicolon
id|fb_alloc_cmap
c_func
(paren
op_amp
id|info-&gt;cmap
comma
l_int|0
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|register_framebuffer
c_func
(paren
id|info
)paren
OL
l_int|0
)paren
(brace
id|kfree
c_func
(paren
id|info
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|tmp
op_assign
(paren
id|read_reg_le32
c_func
(paren
id|par-&gt;dc_regs
comma
id|SSTATUS
)paren
op_amp
l_int|0x0f00
)paren
op_rshift
l_int|8
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;fb%u: %s frame buffer; %uMB vram; chip version %u&bslash;n&quot;
comma
id|info-&gt;node
comma
id|info-&gt;fix.id
comma
id|info-&gt;fix.smem_len
op_rshift
l_int|20
comma
id|tmp
)paren
suffix:semicolon
)brace
r_static
r_int
id|__devinit
DECL|function|imsttfb_probe
id|imsttfb_probe
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
r_const
r_struct
id|pci_device_id
op_star
id|ent
)paren
(brace
r_int
r_int
id|addr
comma
id|size
suffix:semicolon
r_struct
id|imstt_par
op_star
id|par
suffix:semicolon
r_struct
id|fb_info
op_star
id|info
suffix:semicolon
macro_line|#ifdef CONFIG_PPC_OF
r_struct
id|device_node
op_star
id|dp
suffix:semicolon
id|dp
op_assign
id|pci_device_to_OF_node
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dp
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;%s: OF name %s&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|dp-&gt;name
)paren
suffix:semicolon
)brace
r_else
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;imsttfb: no OF node for pci device&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_PPC_OF */
id|size
op_assign
r_sizeof
(paren
r_struct
id|fb_info
)paren
op_plus
r_sizeof
(paren
r_struct
id|imstt_par
)paren
op_plus
r_sizeof
(paren
id|u32
)paren
op_star
l_int|16
suffix:semicolon
id|info
op_assign
id|kmalloc
c_func
(paren
id|size
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|info
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;imsttfb: Can&squot;t allocate memory&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
id|memset
c_func
(paren
id|info
comma
l_int|0
comma
id|size
)paren
suffix:semicolon
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
(paren
id|info
op_plus
l_int|1
)paren
suffix:semicolon
id|addr
op_assign
id|pci_resource_start
(paren
id|pdev
comma
l_int|0
)paren
suffix:semicolon
id|size
op_assign
id|pci_resource_len
(paren
id|pdev
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|request_mem_region
c_func
(paren
id|addr
comma
id|size
comma
l_string|&quot;imsttfb&quot;
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;imsttfb: Can&squot;t reserve memory region&bslash;n&quot;
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|info
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_switch
c_cond
(paren
id|pdev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_IMS_TT128
suffix:colon
multiline_comment|/* IMS,tt128mbA */
id|par-&gt;ramdac
op_assign
id|IBM
suffix:semicolon
macro_line|#ifdef CONFIG_PPC_OF
r_if
c_cond
(paren
id|dp
op_logical_and
(paren
(paren
id|strcmp
c_func
(paren
id|dp-&gt;name
comma
l_string|&quot;IMS,tt128mb8&quot;
)paren
op_eq
l_int|0
)paren
op_logical_or
(paren
id|strcmp
c_func
(paren
id|dp-&gt;name
comma
l_string|&quot;IMS,tt128mb8A&quot;
)paren
op_eq
l_int|0
)paren
)paren
)paren
id|par-&gt;ramdac
op_assign
id|TVP
suffix:semicolon
macro_line|#endif /* CONFIG_PPC_OF */
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_IMS_TT3D
suffix:colon
multiline_comment|/* IMS,tt3d */
id|par-&gt;ramdac
op_assign
id|TVP
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;imsttfb: Device 0x%x unknown, &quot;
l_string|&quot;contact maintainer.&bslash;n&quot;
comma
id|pdev-&gt;device
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|info-&gt;fix.smem_start
op_assign
id|addr
suffix:semicolon
id|info-&gt;screen_base
op_assign
(paren
id|__u8
op_star
)paren
id|ioremap
c_func
(paren
id|addr
comma
id|par-&gt;ramdac
op_eq
id|IBM
ques
c_cond
l_int|0x400000
suffix:colon
l_int|0x800000
)paren
suffix:semicolon
id|info-&gt;fix.mmio_start
op_assign
id|addr
op_plus
l_int|0x800000
suffix:semicolon
id|par-&gt;dc_regs
op_assign
id|ioremap
c_func
(paren
id|addr
op_plus
l_int|0x800000
comma
l_int|0x1000
)paren
suffix:semicolon
id|par-&gt;cmap_regs_phys
op_assign
id|addr
op_plus
l_int|0x840000
suffix:semicolon
id|par-&gt;cmap_regs
op_assign
(paren
id|__u8
op_star
)paren
id|ioremap
c_func
(paren
id|addr
op_plus
l_int|0x840000
comma
l_int|0x1000
)paren
suffix:semicolon
id|info-&gt;par
op_assign
id|par
suffix:semicolon
id|info-&gt;pseudo_palette
op_assign
(paren
r_void
op_star
)paren
(paren
id|par
op_plus
l_int|1
)paren
suffix:semicolon
id|info-&gt;device
op_assign
op_amp
id|pdev-&gt;dev
suffix:semicolon
id|init_imstt
c_func
(paren
id|info
)paren
suffix:semicolon
id|pci_set_drvdata
c_func
(paren
id|pdev
comma
id|info
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_void
id|__devexit
DECL|function|imsttfb_remove
id|imsttfb_remove
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
)paren
(brace
r_struct
id|fb_info
op_star
id|info
op_assign
id|pci_get_drvdata
c_func
(paren
id|pdev
)paren
suffix:semicolon
r_struct
id|imstt_par
op_star
id|par
op_assign
(paren
r_struct
id|imstt_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_int
id|size
op_assign
id|pci_resource_len
c_func
(paren
id|pdev
comma
l_int|0
)paren
suffix:semicolon
id|unregister_framebuffer
c_func
(paren
id|info
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|par-&gt;cmap_regs
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|par-&gt;dc_regs
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|info-&gt;screen_base
)paren
suffix:semicolon
id|release_mem_region
c_func
(paren
id|info-&gt;fix.smem_start
comma
id|size
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|info
)paren
suffix:semicolon
)brace
macro_line|#ifndef MODULE
r_int
id|__init
DECL|function|imsttfb_setup
id|imsttfb_setup
c_func
(paren
r_char
op_star
id|options
)paren
(brace
r_char
op_star
id|this_opt
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|options
op_logical_or
op_logical_neg
op_star
id|options
)paren
r_return
l_int|0
suffix:semicolon
r_while
c_loop
(paren
(paren
id|this_opt
op_assign
id|strsep
c_func
(paren
op_amp
id|options
comma
l_string|&quot;,&quot;
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;font:&quot;
comma
l_int|5
)paren
)paren
(brace
r_char
op_star
id|p
suffix:semicolon
r_int
id|i
suffix:semicolon
id|p
op_assign
id|this_opt
op_plus
l_int|5
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
r_sizeof
(paren
id|fontname
)paren
op_minus
l_int|1
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
op_logical_neg
op_star
id|p
op_logical_or
op_star
id|p
op_eq
l_char|&squot; &squot;
op_logical_or
op_star
id|p
op_eq
l_char|&squot;,&squot;
)paren
r_break
suffix:semicolon
id|memcpy
c_func
(paren
id|fontname
comma
id|this_opt
op_plus
l_int|5
comma
id|i
)paren
suffix:semicolon
id|fontname
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;inverse&quot;
comma
l_int|7
)paren
)paren
(brace
id|inverse
op_assign
l_int|1
suffix:semicolon
id|fb_invert_cmaps
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_PPC)
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;vmode:&quot;
comma
l_int|6
)paren
)paren
(brace
r_int
id|vmode
op_assign
id|simple_strtoul
c_func
(paren
id|this_opt
op_plus
l_int|6
comma
l_int|NULL
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|vmode
OG
l_int|0
op_logical_and
id|vmode
op_le
id|VMODE_MAX
)paren
id|init_vmode
op_assign
id|vmode
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;cmode:&quot;
comma
l_int|6
)paren
)paren
(brace
r_int
id|cmode
op_assign
id|simple_strtoul
c_func
(paren
id|this_opt
op_plus
l_int|6
comma
l_int|NULL
comma
l_int|0
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|cmode
)paren
(brace
r_case
id|CMODE_8
suffix:colon
r_case
l_int|8
suffix:colon
id|init_cmode
op_assign
id|CMODE_8
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CMODE_16
suffix:colon
r_case
l_int|15
suffix:colon
r_case
l_int|16
suffix:colon
id|init_cmode
op_assign
id|CMODE_16
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CMODE_32
suffix:colon
r_case
l_int|24
suffix:colon
r_case
l_int|32
suffix:colon
id|init_cmode
op_assign
id|CMODE_32
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif
)brace
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* MODULE */
DECL|function|imsttfb_init
r_int
id|__init
id|imsttfb_init
c_func
(paren
r_void
)paren
(brace
macro_line|#ifndef MODULE
r_char
op_star
id|option
op_assign
l_int|NULL
suffix:semicolon
r_if
c_cond
(paren
id|fb_get_options
c_func
(paren
l_string|&quot;imsttfb&quot;
comma
op_amp
id|option
)paren
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|imsttfb_setup
c_func
(paren
id|option
)paren
suffix:semicolon
macro_line|#endif
r_return
id|pci_module_init
c_func
(paren
op_amp
id|imsttfb_pci_driver
)paren
suffix:semicolon
)brace
DECL|function|imsttfb_exit
r_static
r_void
id|__exit
id|imsttfb_exit
c_func
(paren
r_void
)paren
(brace
id|pci_unregister_driver
c_func
(paren
op_amp
id|imsttfb_pci_driver
)paren
suffix:semicolon
)brace
macro_line|#ifdef MODULE
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
macro_line|#endif
DECL|variable|imsttfb_init
id|module_init
c_func
(paren
id|imsttfb_init
)paren
suffix:semicolon
DECL|variable|imsttfb_exit
id|module_exit
c_func
(paren
id|imsttfb_exit
)paren
suffix:semicolon
eof
