<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DSD_LAB3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataGen_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataGen_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DataGen_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataGen_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VmodCAM_Ref.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VmodCAM_Ref.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VmodCAM_Ref.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VmodCAM_Ref.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VmodCAM_Ref.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VmodCAM_Ref.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VmodCAM_Ref.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VmodCAM_Ref.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VmodCAM_Ref.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VmodCAM_Ref.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VmodCAM_Ref.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VmodCAM_Ref.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VmodCAM_Ref.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VmodCAM_Ref.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VmodCAM_Ref.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VmodCAM_Ref.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VmodCAM_Ref.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VmodCAM_Ref.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VmodCAM_Ref.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VmodCAM_Ref_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VmodCAM_Ref_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VmodCAM_Ref_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VmodCAM_Ref_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VmodCAM_Ref_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VmodCAM_Ref_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VmodCAM_Ref_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VmodCAM_Ref_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VmodCAM_Ref_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vmodcam_ref.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vmodcam_ref.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vmodcam_ref.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1583824224" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1583824224">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1583824224" xil_pn:in_ck="5918190891524215854" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1583824224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataGen_tb.v"/>
      <outfile xil_pn:name="src/DVITransmitter.vhd"/>
      <outfile xil_pn:name="src/DataGen.v"/>
      <outfile xil_pn:name="src/FBCtl.v"/>
      <outfile xil_pn:name="src/InputSync.vhd"/>
      <outfile xil_pn:name="src/LocalRst.vhd"/>
      <outfile xil_pn:name="src/SerializerN_1.vhd"/>
      <outfile xil_pn:name="src/SysCon.vhd"/>
      <outfile xil_pn:name="src/TMDSEncoder.vhd"/>
      <outfile xil_pn:name="src/Video.vhd"/>
      <outfile xil_pn:name="src/VideoTimingCtl.vhd"/>
      <outfile xil_pn:name="src/VmodCAM_Ref.v"/>
      <outfile xil_pn:name="src/dcm_fixed.vhd"/>
      <outfile xil_pn:name="src/dcm_recfg.vhd"/>
      <outfile xil_pn:name="src/debouncer.v"/>
    </transform>
    <transform xil_pn:end_ts="1583824255" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="918746718949637952" xil_pn:start_ts="1583824255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583824255" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3074234255004210942" xil_pn:start_ts="1583824255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583824255" xil_pn:in_ck="-7069331370585765269" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6571387119618010505" xil_pn:start_ts="1583824255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/frame_buffer.ngc"/>
      <outfile xil_pn:name="ipcore_dir/frame_buffer.v"/>
    </transform>
    <transform xil_pn:end_ts="1583824255" xil_pn:in_ck="-9219819903696321403" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1583824255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataGen_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/frame_buffer.v"/>
      <outfile xil_pn:name="src/DVITransmitter.vhd"/>
      <outfile xil_pn:name="src/DataGen.v"/>
      <outfile xil_pn:name="src/FBCtl.v"/>
      <outfile xil_pn:name="src/InputSync.vhd"/>
      <outfile xil_pn:name="src/LocalRst.vhd"/>
      <outfile xil_pn:name="src/SerializerN_1.vhd"/>
      <outfile xil_pn:name="src/SysCon.vhd"/>
      <outfile xil_pn:name="src/TMDSEncoder.vhd"/>
      <outfile xil_pn:name="src/Video.vhd"/>
      <outfile xil_pn:name="src/VideoTimingCtl.vhd"/>
      <outfile xil_pn:name="src/VmodCAM_Ref.v"/>
      <outfile xil_pn:name="src/dcm_fixed.vhd"/>
      <outfile xil_pn:name="src/dcm_recfg.vhd"/>
      <outfile xil_pn:name="src/debouncer.v"/>
    </transform>
    <transform xil_pn:end_ts="1583824260" xil_pn:in_ck="-9219819903696321403" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3411859855262303071" xil_pn:start_ts="1583824255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataGen_tb_beh.prj"/>
      <outfile xil_pn:name="DataGen_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1583824260" xil_pn:in_ck="8677411349605542040" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9220592454703782594" xil_pn:start_ts="1583824260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataGen_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4107429321899757448" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:in_ck="-7069331370585765269" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6571387119618010505" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/frame_buffer.ngc"/>
      <outfile xil_pn:name="ipcore_dir/frame_buffer.v"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:in_ck="6519737728893923898" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-995886807029978310" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:in_ck="6519737728893923898" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827319" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="627725571091539539" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827333" xil_pn:in_ck="8476801178970829080" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7504580092960141256" xil_pn:start_ts="1583827319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VmodCAM_Ref.lso"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngc"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngr"/>
      <outfile xil_pn:name="VmodCAM_Ref.prj"/>
      <outfile xil_pn:name="VmodCAM_Ref.stx"/>
      <outfile xil_pn:name="VmodCAM_Ref.syr"/>
      <outfile xil_pn:name="VmodCAM_Ref.xst"/>
      <outfile xil_pn:name="VmodCAM_Ref_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1583827333" xil_pn:in_ck="9004844770760084054" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5850268151331786523" xil_pn:start_ts="1583827333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1583827339" xil_pn:in_ck="2268987590631363960" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="315804091155006922" xil_pn:start_ts="1583827333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.bld"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngd"/>
      <outfile xil_pn:name="VmodCAM_Ref_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1583827361" xil_pn:in_ck="-4493882719122158656" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1583827339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VmodCAM_Ref.pcf"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.map"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.mrp"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.ncd"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.ngm"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.xrpt"/>
      <outfile xil_pn:name="VmodCAM_Ref_summary.xml"/>
      <outfile xil_pn:name="VmodCAM_Ref_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1583827379" xil_pn:in_ck="3474823049531566457" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1583827361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.ncd"/>
      <outfile xil_pn:name="VmodCAM_Ref.pad"/>
      <outfile xil_pn:name="VmodCAM_Ref.par"/>
      <outfile xil_pn:name="VmodCAM_Ref.ptwx"/>
      <outfile xil_pn:name="VmodCAM_Ref.unroutes"/>
      <outfile xil_pn:name="VmodCAM_Ref.xpi"/>
      <outfile xil_pn:name="VmodCAM_Ref_pad.csv"/>
      <outfile xil_pn:name="VmodCAM_Ref_pad.txt"/>
      <outfile xil_pn:name="VmodCAM_Ref_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1583827391" xil_pn:in_ck="7530829629401899686" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1583827379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vmodcam_ref.bgn"/>
      <outfile xil_pn:name="vmodcam_ref.bit"/>
      <outfile xil_pn:name="vmodcam_ref.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1583827379" xil_pn:in_ck="5972811899025133756" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1583827373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.twr"/>
      <outfile xil_pn:name="VmodCAM_Ref.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
