#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[15].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n318_.in[4] (.names)                                1.338     9.195
$abc$875$new_n318_.out[0] (.names)                               0.261     9.456
$abc$875$new_n351_.in[2] (.names)                                1.338    10.793
$abc$875$new_n351_.out[0] (.names)                               0.261    11.054
$abc$875$new_n360_.in[0] (.names)                                1.338    12.392
$abc$875$new_n360_.out[0] (.names)                               0.261    12.653
$abc$875$new_n355_.in[0] (.names)                                1.338    13.991
$abc$875$new_n355_.out[0] (.names)                               0.261    14.252
$abc$875$new_n277_.in[1] (.names)                                1.338    15.590
$abc$875$new_n277_.out[0] (.names)                               0.261    15.851
rca_inst4.fa_inst15.s.in[5] (.names)                             1.338    17.188
rca_inst4.fa_inst15.s.out[0] (.names)                            0.261    17.449
out:y_o[15].outpad[0] (.output)                                  1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.787


#Path 2
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[13].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n318_.in[4] (.names)                                1.338     9.195
$abc$875$new_n318_.out[0] (.names)                               0.261     9.456
$abc$875$new_n351_.in[2] (.names)                                1.338    10.793
$abc$875$new_n351_.out[0] (.names)                               0.261    11.054
$abc$875$new_n360_.in[0] (.names)                                1.338    12.392
$abc$875$new_n360_.out[0] (.names)                               0.261    12.653
$abc$875$new_n355_.in[0] (.names)                                1.338    13.991
$abc$875$new_n355_.out[0] (.names)                               0.261    14.252
rca_inst4.fa_inst13.s.in[1] (.names)                             1.338    15.590
rca_inst4.fa_inst13.s.out[0] (.names)                            0.261    15.851
out:y_o[13].outpad[0] (.output)                                  1.338    17.188
data arrival time                                                         17.188

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.188


#Path 3
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[14].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n313_.in[2] (.names)                                1.338     9.195
$abc$875$new_n313_.out[0] (.names)                               0.261     9.456
$abc$875$new_n346_.in[1] (.names)                                1.338    10.793
$abc$875$new_n346_.out[0] (.names)                               0.261    11.054
$abc$875$new_n320_.in[2] (.names)                                1.338    12.392
$abc$875$new_n320_.out[0] (.names)                               0.261    12.653
$abc$875$new_n278_.in[2] (.names)                                1.338    13.991
$abc$875$new_n278_.out[0] (.names)                               0.261    14.252
rca_inst4.fa_inst14.s.in[1] (.names)                             1.338    15.590
rca_inst4.fa_inst14.s.out[0] (.names)                            0.261    15.851
out:y_o[14].outpad[0] (.output)                                  1.338    17.188
data arrival time                                                         17.188

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.188


#Path 4
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[11].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n313_.in[2] (.names)                                1.338     9.195
$abc$875$new_n313_.out[0] (.names)                               0.261     9.456
$abc$875$new_n346_.in[1] (.names)                                1.338    10.793
$abc$875$new_n346_.out[0] (.names)                               0.261    11.054
$abc$875$new_n320_.in[2] (.names)                                1.338    12.392
$abc$875$new_n320_.out[0] (.names)                               0.261    12.653
rca_inst4.fa_inst11.s.in[1] (.names)                             1.338    13.991
rca_inst4.fa_inst11.s.out[0] (.names)                            0.261    14.252
out:y_o[11].outpad[0] (.output)                                  1.338    15.590
data arrival time                                                         15.590

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.590


#Path 5
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[12].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n318_.in[4] (.names)                                1.338     9.195
$abc$875$new_n318_.out[0] (.names)                               0.261     9.456
$abc$875$new_n317_.in[2] (.names)                                1.338    10.793
$abc$875$new_n317_.out[0] (.names)                               0.261    11.054
$abc$875$new_n319_.in[1] (.names)                                1.338    12.392
$abc$875$new_n319_.out[0] (.names)                               0.261    12.653
rca_inst4.fa_inst12.s.in[1] (.names)                             1.338    13.991
rca_inst4.fa_inst12.s.out[0] (.names)                            0.261    14.252
out:y_o[12].outpad[0] (.output)                                  1.338    15.590
data arrival time                                                         15.590

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.590


#Path 6
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[10].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n313_.in[2] (.names)                                1.338     9.195
$abc$875$new_n313_.out[0] (.names)                               0.261     9.456
$abc$875$new_n346_.in[1] (.names)                                1.338    10.793
$abc$875$new_n346_.out[0] (.names)                               0.261    11.054
rca_inst4.fa_inst10.s.in[1] (.names)                             1.338    12.392
rca_inst4.fa_inst10.s.out[0] (.names)                            0.261    12.653
out:y_o[10].outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 7
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[9].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n314_.in[4] (.names)                                1.338     7.596
$abc$875$new_n314_.out[0] (.names)                               0.261     7.857
$abc$875$new_n313_.in[2] (.names)                                1.338     9.195
$abc$875$new_n313_.out[0] (.names)                               0.261     9.456
$abc$875$new_n346_.in[1] (.names)                                1.338    10.793
$abc$875$new_n346_.out[0] (.names)                               0.261    11.054
rca_inst4.fa_inst9.s.in[1] (.names)                              1.338    12.392
rca_inst4.fa_inst9.s.out[0] (.names)                             0.261    12.653
out:y_o[9].outpad[0] (.output)                                   1.338    13.991
data arrival time                                                         13.991

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 8
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[8].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n310_.in[2] (.names)                                1.338     7.596
$abc$875$new_n310_.out[0] (.names)                               0.261     7.857
$abc$875$new_n341_.in[1] (.names)                                1.338     9.195
$abc$875$new_n341_.out[0] (.names)                               0.261     9.456
rca_inst4.fa_inst8.s.in[1] (.names)                              1.338    10.793
rca_inst4.fa_inst8.s.out[0] (.names)                             0.261    11.054
out:y_o[8].outpad[0] (.output)                                   1.338    12.392
data arrival time                                                         12.392

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.392


#Path 9
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[7].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n311_.in[4] (.names)                                1.338     5.997
$abc$875$new_n311_.out[0] (.names)                               0.261     6.258
$abc$875$new_n310_.in[2] (.names)                                1.338     7.596
$abc$875$new_n310_.out[0] (.names)                               0.261     7.857
$abc$875$new_n341_.in[1] (.names)                                1.338     9.195
$abc$875$new_n341_.out[0] (.names)                               0.261     9.456
rca_inst4.fa_inst7.s.in[1] (.names)                              1.338    10.793
rca_inst4.fa_inst7.s.out[0] (.names)                             0.261    11.054
out:y_o[7].outpad[0] (.output)                                   1.338    12.392
data arrival time                                                         12.392

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.392


#Path 10
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[6].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n307_.in[2] (.names)                                1.338     5.997
$abc$875$new_n307_.out[0] (.names)                               0.261     6.258
$abc$875$new_n336_.in[1] (.names)                                1.338     7.596
$abc$875$new_n336_.out[0] (.names)                               0.261     7.857
rca_inst4.fa_inst6.s.in[1] (.names)                              1.338     9.195
rca_inst4.fa_inst6.s.out[0] (.names)                             0.261     9.456
out:y_o[6].outpad[0] (.output)                                   1.338    10.793
data arrival time                                                         10.793

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.793


#Path 11
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[5].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n308_.in[4] (.names)                                1.338     4.398
$abc$875$new_n308_.out[0] (.names)                               0.261     4.659
$abc$875$new_n307_.in[2] (.names)                                1.338     5.997
$abc$875$new_n307_.out[0] (.names)                               0.261     6.258
$abc$875$new_n336_.in[1] (.names)                                1.338     7.596
$abc$875$new_n336_.out[0] (.names)                               0.261     7.857
rca_inst4.fa_inst5.s.in[1] (.names)                              1.338     9.195
rca_inst4.fa_inst5.s.out[0] (.names)                             0.261     9.456
out:y_o[5].outpad[0] (.output)                                   1.338    10.793
data arrival time                                                         10.793

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.793


#Path 12
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[4].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n304_.in[2] (.names)                                1.338     4.398
$abc$875$new_n304_.out[0] (.names)                               0.261     4.659
$abc$875$new_n331_.in[1] (.names)                                1.338     5.997
$abc$875$new_n331_.out[0] (.names)                               0.261     6.258
rca_inst4.fa_inst4.s.in[1] (.names)                              1.338     7.596
rca_inst4.fa_inst4.s.out[0] (.names)                             0.261     7.857
out:y_o[4].outpad[0] (.output)                                   1.338     9.195
data arrival time                                                          9.195

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 13
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[3].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n305_.in[0] (.names)                                1.338     2.800
$abc$875$new_n305_.out[0] (.names)                               0.261     3.061
$abc$875$new_n304_.in[2] (.names)                                1.338     4.398
$abc$875$new_n304_.out[0] (.names)                               0.261     4.659
$abc$875$new_n331_.in[1] (.names)                                1.338     5.997
$abc$875$new_n331_.out[0] (.names)                               0.261     6.258
rca_inst4.fa_inst3.s.in[1] (.names)                              1.338     7.596
rca_inst4.fa_inst3.s.out[0] (.names)                             0.261     7.857
out:y_o[3].outpad[0] (.output)                                   1.338     9.195
data arrival time                                                          9.195

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 14
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[2].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n302_.in[0] (.names)                                1.338     2.800
$abc$875$new_n302_.out[0] (.names)                               0.261     3.061
$abc$875$new_n329_.in[0] (.names)                                1.338     4.398
$abc$875$new_n329_.out[0] (.names)                               0.261     4.659
rca_inst4.fa_inst2.s.in[2] (.names)                              1.338     5.997
rca_inst4.fa_inst2.s.out[0] (.names)                             0.261     6.258
out:y_o[2].outpad[0] (.output)                                   1.338     7.596
data arrival time                                                          7.596

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.596


#Path 15
Startpoint: rca_inst2.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[1].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a0.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$875$new_n328_.in[0] (.names)                                1.338     2.800
$abc$875$new_n328_.out[0] (.names)                               0.261     3.061
rca_inst4.fa_inst1.s.in[0] (.names)                              1.338     4.398
rca_inst4.fa_inst1.s.out[0] (.names)                             0.261     4.659
out:y_o[1].outpad[0] (.output)                                   1.338     5.997
data arrival time                                                          5.997

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.997


#Path 16
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : out:y_o[0].outpad[0] (.output clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
rca_inst4.fa_inst0.s.in[1] (.names)                              1.338     2.800
rca_inst4.fa_inst0.s.out[0] (.names)                             0.261     3.061
out:y_o[0].outpad[0] (.output)                                   1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.398


#Path 17
Startpoint: rca_inst1.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b0.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n312.in[0] (.names)                                              1.338     2.800
n312.out[0] (.names)                                             0.261     3.061
rca_inst1.b0.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b0.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 18
Startpoint: rca_inst1.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b2.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b2.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n322.in[0] (.names)                                              1.338     2.800
n322.out[0] (.names)                                             0.261     3.061
rca_inst1.b2.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b2.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 19
Startpoint: rca_inst1.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b3.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b3.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n327.in[0] (.names)                                              1.338     2.800
n327.out[0] (.names)                                             0.261     3.061
rca_inst1.b3.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b3.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 20
Startpoint: rca_inst1.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b4.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b4.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n332.in[0] (.names)                                              1.338     2.800
n332.out[0] (.names)                                             0.261     3.061
rca_inst1.b4.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b4.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 21
Startpoint: rca_inst1.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b5.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b5.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n337.in[0] (.names)                                              1.338     2.800
n337.out[0] (.names)                                             0.261     3.061
rca_inst1.b5.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b5.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 22
Startpoint: rca_inst1.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b6.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b6.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n342.in[0] (.names)                                              1.338     2.800
n342.out[0] (.names)                                             0.261     3.061
rca_inst1.b6.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b6.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 23
Startpoint: rca_inst1.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b7.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b7.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n347.in[0] (.names)                                              1.338     2.800
n347.out[0] (.names)                                             0.261     3.061
rca_inst1.b7.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b7.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 24
Startpoint: rca_inst1.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b8.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b8.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n352.in[0] (.names)                                              1.338     2.800
n352.out[0] (.names)                                             0.261     3.061
rca_inst1.b8.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 25
Startpoint: rca_inst1.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b9.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b9.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n357.in[0] (.names)                                              1.338     2.800
n357.out[0] (.names)                                             0.261     3.061
rca_inst1.b9.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 26
Startpoint: rca_inst1.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b10.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b10.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n362.in[0] (.names)                                              1.338     2.800
n362.out[0] (.names)                                             0.261     3.061
rca_inst1.b10.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 27
Startpoint: rca_inst1.b11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b11.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b11.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n367.in[0] (.names)                                              1.338     2.800
n367.out[0] (.names)                                             0.261     3.061
rca_inst1.b11.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 28
Startpoint: rca_inst1.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b12.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b12.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n372.in[0] (.names)                                              1.338     2.800
n372.out[0] (.names)                                             0.261     3.061
rca_inst1.b12.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 29
Startpoint: rca_inst1.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b13.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b13.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n377.in[0] (.names)                                              1.338     2.800
n377.out[0] (.names)                                             0.261     3.061
rca_inst1.b13.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 30
Startpoint: rca_inst1.b14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b14.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b14.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n382.in[0] (.names)                                              1.338     2.800
n382.out[0] (.names)                                             0.261     3.061
rca_inst1.b14.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 31
Startpoint: rca_inst1.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b15.clk[0] (.latch)                                    1.338     1.338
rca_inst1.b15.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n387.in[0] (.names)                                              1.338     2.800
n387.out[0] (.names)                                             0.261     3.061
rca_inst1.b15.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 32
Startpoint: rca_inst1.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.b1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n317.in[0] (.names)                                              1.338     2.800
n317.out[0] (.names)                                             0.261     3.061
rca_inst1.b1.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.b1.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 33
Startpoint: rca_inst0.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n392.in[0] (.names)                                              1.338     2.800
n392.out[0] (.names)                                             0.261     3.061
rca_inst0.b0.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b0.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 34
Startpoint: rca_inst0.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n397.in[0] (.names)                                              1.338     2.800
n397.out[0] (.names)                                             0.261     3.061
rca_inst0.b1.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b1.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 35
Startpoint: rca_inst0.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b2.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b2.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n402.in[0] (.names)                                              1.338     2.800
n402.out[0] (.names)                                             0.261     3.061
rca_inst0.b2.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b2.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 36
Startpoint: rca_inst0.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b3.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b3.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n407.in[0] (.names)                                              1.338     2.800
n407.out[0] (.names)                                             0.261     3.061
rca_inst0.b3.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b3.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 37
Startpoint: rca_inst0.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b4.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b4.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n412.in[0] (.names)                                              1.338     2.800
n412.out[0] (.names)                                             0.261     3.061
rca_inst0.b4.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b4.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 38
Startpoint: rca_inst0.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b5.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b5.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n417.in[0] (.names)                                              1.338     2.800
n417.out[0] (.names)                                             0.261     3.061
rca_inst0.b5.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b5.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 39
Startpoint: rca_inst0.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b6.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b6.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n422.in[0] (.names)                                              1.338     2.800
n422.out[0] (.names)                                             0.261     3.061
rca_inst0.b6.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b6.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 40
Startpoint: rca_inst0.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b7.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b7.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n427.in[0] (.names)                                              1.338     2.800
n427.out[0] (.names)                                             0.261     3.061
rca_inst0.b7.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b7.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 41
Startpoint: rca_inst0.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b8.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b8.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n432.in[0] (.names)                                              1.338     2.800
n432.out[0] (.names)                                             0.261     3.061
rca_inst0.b8.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 42
Startpoint: rca_inst0.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b9.clk[0] (.latch)                                     1.338     1.338
rca_inst0.b9.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n437.in[0] (.names)                                              1.338     2.800
n437.out[0] (.names)                                             0.261     3.061
rca_inst0.b9.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 43
Startpoint: rca_inst0.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b10.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b10.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n442.in[0] (.names)                                              1.338     2.800
n442.out[0] (.names)                                             0.261     3.061
rca_inst0.b10.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 44
Startpoint: rca_inst0.b11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b11.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b11.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n447.in[0] (.names)                                              1.338     2.800
n447.out[0] (.names)                                             0.261     3.061
rca_inst0.b11.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 45
Startpoint: rca_inst0.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b12.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b12.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n452.in[0] (.names)                                              1.338     2.800
n452.out[0] (.names)                                             0.261     3.061
rca_inst0.b12.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 46
Startpoint: rca_inst0.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b13.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b13.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n457.in[0] (.names)                                              1.338     2.800
n457.out[0] (.names)                                             0.261     3.061
rca_inst0.b13.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 47
Startpoint: rca_inst0.b14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b14.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b14.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n462.in[0] (.names)                                              1.338     2.800
n462.out[0] (.names)                                             0.261     3.061
rca_inst0.b14.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 48
Startpoint: rca_inst0.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst0.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b15.clk[0] (.latch)                                    1.338     1.338
rca_inst0.b15.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n467.in[0] (.names)                                              1.338     2.800
n467.out[0] (.names)                                             0.261     3.061
rca_inst0.b15.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst0.b15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 49
Startpoint: rca_inst1.a12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a12.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a12.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n132.in[0] (.names)                                              1.338     2.800
n132.out[0] (.names)                                             0.261     3.061
rca_inst1.a12.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 50
Startpoint: rca_inst2.a7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a7.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a7.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n187.in[0] (.names)                                              1.338     2.800
n187.out[0] (.names)                                             0.261     3.061
rca_inst2.a7.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a7.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 51
Startpoint: rca_inst2.a6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a6.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a6.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n182.in[0] (.names)                                              1.338     2.800
n182.out[0] (.names)                                             0.261     3.061
rca_inst2.a6.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a6.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 52
Startpoint: rca_inst2.a5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a5.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a5.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n177.in[0] (.names)                                              1.338     2.800
n177.out[0] (.names)                                             0.261     3.061
rca_inst2.a5.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a5.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 53
Startpoint: rca_inst2.a4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a4.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a4.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n172.in[0] (.names)                                              1.338     2.800
n172.out[0] (.names)                                             0.261     3.061
rca_inst2.a4.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a4.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 54
Startpoint: rca_inst2.a3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a3.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a3.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n167.in[0] (.names)                                              1.338     2.800
n167.out[0] (.names)                                             0.261     3.061
rca_inst2.a3.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a3.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 55
Startpoint: rca_inst2.a2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a2.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a2.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n162.in[0] (.names)                                              1.338     2.800
n162.out[0] (.names)                                             0.261     3.061
rca_inst2.a2.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a2.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 56
Startpoint: rca_inst2.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n157.in[0] (.names)                                              1.338     2.800
n157.out[0] (.names)                                             0.261     3.061
rca_inst2.a1.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a1.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 57
Startpoint: rca_inst2.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a0.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n152.in[0] (.names)                                              1.338     2.800
n152.out[0] (.names)                                             0.261     3.061
rca_inst2.a0.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a0.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 58
Startpoint: rca_inst1.a15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a15.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a15.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n147.in[0] (.names)                                              1.338     2.800
n147.out[0] (.names)                                             0.261     3.061
rca_inst1.a15.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 59
Startpoint: rca_inst1.a14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a14.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a14.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n142.in[0] (.names)                                              1.338     2.800
n142.out[0] (.names)                                             0.261     3.061
rca_inst1.a14.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 60
Startpoint: rca_inst1.a13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a13.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a13.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n137.in[0] (.names)                                              1.338     2.800
n137.out[0] (.names)                                             0.261     3.061
rca_inst1.a13.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 61
Startpoint: rca_inst2.a8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a8.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a8.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n192.in[0] (.names)                                              1.338     2.800
n192.out[0] (.names)                                             0.261     3.061
rca_inst2.a8.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 62
Startpoint: rca_inst1.a11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a11.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a11.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n127.in[0] (.names)                                              1.338     2.800
n127.out[0] (.names)                                             0.261     3.061
rca_inst1.a11.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 63
Startpoint: rca_inst1.a10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a10.clk[0] (.latch)                                    1.338     1.338
rca_inst1.a10.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n122.in[0] (.names)                                              1.338     2.800
n122.out[0] (.names)                                             0.261     3.061
rca_inst1.a10.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 64
Startpoint: rca_inst1.a9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a9.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a9.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n117.in[0] (.names)                                              1.338     2.800
n117.out[0] (.names)                                             0.261     3.061
rca_inst1.a9.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 65
Startpoint: rca_inst1.a8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a8.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a8.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n112.in[0] (.names)                                              1.338     2.800
n112.out[0] (.names)                                             0.261     3.061
rca_inst1.a8.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 66
Startpoint: rca_inst1.a7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a7.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a7.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n107.in[0] (.names)                                              1.338     2.800
n107.out[0] (.names)                                             0.261     3.061
rca_inst1.a7.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a7.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 67
Startpoint: rca_inst1.a6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a6.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a6.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n102.in[0] (.names)                                              1.338     2.800
n102.out[0] (.names)                                             0.261     3.061
rca_inst1.a6.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a6.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 68
Startpoint: rca_inst1.a5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a5.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a5.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n97.in[0] (.names)                                               1.338     2.800
n97.out[0] (.names)                                              0.261     3.061
rca_inst1.a5.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a5.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 69
Startpoint: rca_inst1.a4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a4.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a4.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n92.in[0] (.names)                                               1.338     2.800
n92.out[0] (.names)                                              0.261     3.061
rca_inst1.a4.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a4.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 70
Startpoint: rca_inst1.a3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a3.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a3.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n87.in[0] (.names)                                               1.338     2.800
n87.out[0] (.names)                                              0.261     3.061
rca_inst1.a3.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a3.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 71
Startpoint: rca_inst1.a2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a2.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a2.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n82.in[0] (.names)                                               1.338     2.800
n82.out[0] (.names)                                              0.261     3.061
rca_inst1.a2.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a2.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 72
Startpoint: rca_inst1.a1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n77.in[0] (.names)                                               1.338     2.800
n77.out[0] (.names)                                              0.261     3.061
rca_inst1.a1.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a1.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 73
Startpoint: rca_inst2.b4.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b4.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b4.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b4.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n252.in[0] (.names)                                              1.338     2.800
n252.out[0] (.names)                                             0.261     3.061
rca_inst2.b4.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b4.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 74
Startpoint: rca_inst2.b15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b15.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b15.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n307.in[0] (.names)                                              1.338     2.800
n307.out[0] (.names)                                             0.261     3.061
rca_inst2.b15.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 75
Startpoint: rca_inst2.b14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b14.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b14.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n302.in[0] (.names)                                              1.338     2.800
n302.out[0] (.names)                                             0.261     3.061
rca_inst2.b14.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 76
Startpoint: rca_inst2.b13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b13.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b13.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n297.in[0] (.names)                                              1.338     2.800
n297.out[0] (.names)                                             0.261     3.061
rca_inst2.b13.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 77
Startpoint: rca_inst2.b12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b12.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b12.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n292.in[0] (.names)                                              1.338     2.800
n292.out[0] (.names)                                             0.261     3.061
rca_inst2.b12.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 78
Startpoint: rca_inst2.b11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b11.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b11.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n287.in[0] (.names)                                              1.338     2.800
n287.out[0] (.names)                                             0.261     3.061
rca_inst2.b11.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 79
Startpoint: rca_inst2.b10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b10.clk[0] (.latch)                                    1.338     1.338
rca_inst2.b10.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n282.in[0] (.names)                                              1.338     2.800
n282.out[0] (.names)                                             0.261     3.061
rca_inst2.b10.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 80
Startpoint: rca_inst2.b9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b9.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b9.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n277.in[0] (.names)                                              1.338     2.800
n277.out[0] (.names)                                             0.261     3.061
rca_inst2.b9.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 81
Startpoint: rca_inst2.b8.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b8.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b8.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b8.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n272.in[0] (.names)                                              1.338     2.800
n272.out[0] (.names)                                             0.261     3.061
rca_inst2.b8.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 82
Startpoint: rca_inst2.b7.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b7.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b7.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b7.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n267.in[0] (.names)                                              1.338     2.800
n267.out[0] (.names)                                             0.261     3.061
rca_inst2.b7.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b7.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 83
Startpoint: rca_inst2.b6.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b6.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b6.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b6.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n262.in[0] (.names)                                              1.338     2.800
n262.out[0] (.names)                                             0.261     3.061
rca_inst2.b6.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b6.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 84
Startpoint: rca_inst2.b5.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b5.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b5.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b5.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n257.in[0] (.names)                                              1.338     2.800
n257.out[0] (.names)                                             0.261     3.061
rca_inst2.b5.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b5.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 85
Startpoint: rca_inst1.a0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst1.a0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     1.338     1.338
rca_inst1.a0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n72.in[0] (.names)                                               1.338     2.800
n72.out[0] (.names)                                              0.261     3.061
rca_inst1.a0.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst1.a0.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 86
Startpoint: rca_inst2.b3.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b3.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b3.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b3.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n247.in[0] (.names)                                              1.338     2.800
n247.out[0] (.names)                                             0.261     3.061
rca_inst2.b3.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b3.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 87
Startpoint: rca_inst2.b2.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b2.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b2.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b2.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n242.in[0] (.names)                                              1.338     2.800
n242.out[0] (.names)                                             0.261     3.061
rca_inst2.b2.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b2.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 88
Startpoint: rca_inst2.b1.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b1.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b1.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b1.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n237.in[0] (.names)                                              1.338     2.800
n237.out[0] (.names)                                             0.261     3.061
rca_inst2.b1.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b1.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 89
Startpoint: rca_inst2.b0.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.b0.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b0.clk[0] (.latch)                                     1.338     1.338
rca_inst2.b0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n232.in[0] (.names)                                              1.338     2.800
n232.out[0] (.names)                                             0.261     3.061
rca_inst2.b0.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.b0.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 90
Startpoint: rca_inst2.a15.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a15.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a15.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a15.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n227.in[0] (.names)                                              1.338     2.800
n227.out[0] (.names)                                             0.261     3.061
rca_inst2.a15.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 91
Startpoint: rca_inst2.a14.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a14.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a14.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a14.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n222.in[0] (.names)                                              1.338     2.800
n222.out[0] (.names)                                             0.261     3.061
rca_inst2.a14.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 92
Startpoint: rca_inst2.a13.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a13.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a13.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a13.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n217.in[0] (.names)                                              1.338     2.800
n217.out[0] (.names)                                             0.261     3.061
rca_inst2.a13.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 93
Startpoint: rca_inst2.a12.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a12.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a12.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a12.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n212.in[0] (.names)                                              1.338     2.800
n212.out[0] (.names)                                             0.261     3.061
rca_inst2.a12.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 94
Startpoint: rca_inst2.a11.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a11.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a11.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a11.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n207.in[0] (.names)                                              1.338     2.800
n207.out[0] (.names)                                             0.261     3.061
rca_inst2.a11.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 95
Startpoint: rca_inst2.a10.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a10.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a10.clk[0] (.latch)                                    1.338     1.338
rca_inst2.a10.Q[0] (.latch) [clock-to-output]                    0.124     1.462
n202.in[0] (.names)                                              1.338     2.800
n202.out[0] (.names)                                             0.261     3.061
rca_inst2.a10.D[0] (.latch)                                      1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 96
Startpoint: rca_inst2.a9.Q[0] (.latch clocked by clk_i)
Endpoint  : rca_inst2.a9.D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a9.clk[0] (.latch)                                     1.338     1.338
rca_inst2.a9.Q[0] (.latch) [clock-to-output]                     0.124     1.462
n197.in[0] (.names)                                              1.338     2.800
n197.out[0] (.names)                                             0.261     3.061
rca_inst2.a9.D[0] (.latch)                                       1.338     4.398
data arrival time                                                          4.398

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rca_inst2.a9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#End of timing report
