"""TLX tma tests -- Blackwell-only."""
import math
import pytest
import torch
import triton
import triton.language as tl
from triton._internal_testing import is_blackwell, swizzle_scale_to_5d
import triton.language.extra.tlx as tlx
from typing import Optional


@pytest.mark.skipif(not is_blackwell(), reason="Need Blackwell")
@pytest.mark.parametrize("offset_dtype", [torch.int16, torch.int32])
def test_descriptor_gather(offset_dtype, device):

    def alloc_fn(size: int, align: int, stream: Optional[int]):
        assert align == 128
        assert stream == 0
        return torch.empty(size, dtype=torch.int8, device=device)

    @triton.jit
    def descriptor_gather_kernel(input_ptr, offsets_ptr, output_ptr, M, N, BLOCK_M: tl.constexpr,
                                 BLOCK_N: tl.constexpr):
        desc = tl.make_tensor_descriptor(
            input_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[1, BLOCK_N],
        )

        buffers = tlx.local_alloc((BLOCK_M, BLOCK_N), tl.float16, tl.constexpr(1))
        buffer = tlx.local_view(buffers, 0)
        bars = tlx.alloc_barriers(tl.constexpr(1))
        bar = tlx.local_view(bars, 0)

        # Each warp owns eight consecutive offsets, broadcast across all its lanes.
        # Each gather4 instruction consumes four offsets, so each warp issues two.
        offset_layout: tl.constexpr = tlx.layout(
            shape=((32, 4), (8, )),
            stride=((0, 8), (1, )),
        )
        offset_ids = tlx.require_layout(tl.arange(0, BLOCK_M), offset_layout)
        x_offsets = tl.load(offsets_ptr + offset_ids)

        tlx.barrier_expect_bytes(bar, BLOCK_M * BLOCK_N * 2)
        # A non-broadcast destination must disable the multicast request.
        tlx.async_descriptor_gather(desc, buffer, x_offsets, 0, bar, multicast=True)
        tlx.barrier_wait(bar, phase=0)

        rows = tl.arange(0, BLOCK_M)
        cols = tl.arange(0, BLOCK_N)
        output_offsets = rows[:, None] * BLOCK_N + cols[None, :]
        tl.store(output_ptr + output_offsets, tlx.local_load(buffer))

    triton.set_allocator(alloc_fn)
    M, N = 256, 128
    BLOCK_M, BLOCK_N = 32, 128
    x = torch.arange(M * N, dtype=torch.float16, device=device).reshape(M, N)
    x_offsets = ((torch.arange(BLOCK_M, dtype=torch.int32, device=device) * 37 + 3) % M).to(offset_dtype)
    y = torch.empty((BLOCK_M, BLOCK_N), dtype=x.dtype, device=device)

    kernel = descriptor_gather_kernel[(1, )](x, x_offsets, y, M, N, BLOCK_M=BLOCK_M, BLOCK_N=BLOCK_N, num_warps=4)

    assert kernel.asm["ttgir"].count("ttng.async_tma_gather") == 1
    assert "multicast" not in kernel.asm["ttgir"]
    gather4_count = BLOCK_M * BLOCK_N * x.element_size() // (4 * 4 * 128)
    assert kernel.asm["ptx"].count("cp.async.bulk.tensor.2d.tile::gather4") == gather4_count
    torch.testing.assert_close(y, x[x_offsets.long()])


@pytest.mark.skipif(not is_blackwell(), reason="Need Blackwell")
@pytest.mark.parametrize("store_reduce", ["add", "min", "max"])
def test_descriptor_store_reduce(store_reduce, device):
    """Test that TMA stores with atomic reduction generate correct IR and produce correct results."""

    def alloc_fn(size: int, align: int, stream: Optional[int]):
        assert align == 128
        assert stream == 0
        return torch.empty(size, dtype=torch.int8, device=device)

    @triton.jit
    def descriptor_store_reduce_kernel(
        input_ptr,
        output_ptr,
        M,
        N,
        BLOCK_SIZE_M: tl.constexpr,
        BLOCK_SIZE_N: tl.constexpr,
        STORE_REDUCE: tl.constexpr,
    ):
        pid_m = tl.program_id(0)
        pid_n = tl.program_id(1)

        desc_in = tl.make_tensor_descriptor(
            input_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N],
        )

        desc_out = tl.make_tensor_descriptor(
            output_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N],
        )

        buffers = tlx.local_alloc((BLOCK_SIZE_M, BLOCK_SIZE_N), tl.int32, tl.constexpr(1))
        buffer = tlx.local_view(buffers, 0)
        bars = tlx.alloc_barriers(tl.constexpr(1))
        bar = tlx.local_view(bars, 0)
        tlx.barrier_expect_bytes(bar, BLOCK_SIZE_M * BLOCK_SIZE_N * 4)

        off_m = pid_m * BLOCK_SIZE_M
        off_n = pid_n * BLOCK_SIZE_N

        tlx.async_descriptor_load(desc_in, buffer, [off_m, off_n], bar)
        tlx.barrier_wait(bar=bar, phase=0)
        tlx.fence("async_shared")
        tlx.async_descriptor_store(desc_out, buffer, [off_m, off_n], store_reduce=STORE_REDUCE)
        tlx.async_descriptor_store_wait(0)

    triton.set_allocator(alloc_fn)
    M, N = 128, 128
    BLOCK_SIZE_M, BLOCK_SIZE_N = 64, 64
    x = torch.randint(1, 10, (M, N), dtype=torch.int32, device=device)
    if store_reduce == "add":
        y = torch.ones((M, N), dtype=torch.int32, device=device)
        expected = y + x
    elif store_reduce == "min":
        y = torch.full((M, N), 100, dtype=torch.int32, device=device)
        expected = torch.minimum(y, x)
    elif store_reduce == "max":
        y = torch.zeros((M, N), dtype=torch.int32, device=device)
        expected = torch.maximum(y, x)
    grid = lambda meta: (triton.cdiv(M, BLOCK_SIZE_M), triton.cdiv(N, BLOCK_SIZE_N))

    kernel = descriptor_store_reduce_kernel[grid](x, y, M, N, BLOCK_SIZE_M=BLOCK_SIZE_M, BLOCK_SIZE_N=BLOCK_SIZE_N,
                                                  STORE_REDUCE=store_reduce)

    # Verify the TMA reduce is present in IR
    ttgir = kernel.asm["ttgir"]
    assert "async_tma_reduce" in ttgir

    # Verify PTX output contains the reduce instruction
    ptx = kernel.asm["ptx"]
    assert "cp.reduce.async.bulk.tensor" in ptx

    # Verify correctness
    torch.testing.assert_close(y, expected)


@pytest.mark.skipif(not is_blackwell(), reason="Need Blackwell")
@pytest.mark.parametrize("eviction_policy", ["", "evict_first", "evict_last"])
def test_descriptor_store_reduce_l2_cache_hint(eviction_policy, device):
    """Test that TMA store-reduce with L2 cache hint generates correct PTX and produces correct results."""

    def alloc_fn(size: int, align: int, stream: Optional[int]):
        assert align == 128
        assert stream == 0
        return torch.empty(size, dtype=torch.int8, device=device)

    @triton.jit
    def descriptor_store_reduce_l2_kernel(
        input_ptr,
        output_ptr,
        M,
        N,
        BLOCK_SIZE_M: tl.constexpr,
        BLOCK_SIZE_N: tl.constexpr,
        EVICTION_POLICY: tl.constexpr,
    ):
        pid_m = tl.program_id(0)
        pid_n = tl.program_id(1)

        desc_in = tl.make_tensor_descriptor(
            input_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N],
        )

        desc_out = tl.make_tensor_descriptor(
            output_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N],
        )

        buffers = tlx.local_alloc((BLOCK_SIZE_M, BLOCK_SIZE_N), tl.int32, tl.constexpr(1))
        buffer = tlx.local_view(buffers, 0)
        bars = tlx.alloc_barriers(tl.constexpr(1))
        bar = tlx.local_view(bars, 0)
        tlx.barrier_expect_bytes(bar, BLOCK_SIZE_M * BLOCK_SIZE_N * 4)

        off_m = pid_m * BLOCK_SIZE_M
        off_n = pid_n * BLOCK_SIZE_N

        tlx.async_descriptor_load(desc_in, buffer, [off_m, off_n], bar)
        tlx.barrier_wait(bar=bar, phase=0)
        tlx.fence_async_shared()
        tlx.async_descriptor_store(desc_out, buffer, [off_m, off_n], store_reduce="add",
                                   eviction_policy=EVICTION_POLICY)
        tlx.async_descriptor_store_wait(0)

    triton.set_allocator(alloc_fn)
    M, N = 128, 128
    BLOCK_SIZE_M, BLOCK_SIZE_N = 64, 64
    x = torch.randint(1, 10, (M, N), dtype=torch.int32, device=device)
    y = torch.ones((M, N), dtype=torch.int32, device=device)
    expected = y + x
    grid = lambda meta: (triton.cdiv(M, BLOCK_SIZE_M), triton.cdiv(N, BLOCK_SIZE_N))

    kernel = descriptor_store_reduce_l2_kernel[grid](x, y, M, N, BLOCK_SIZE_M=BLOCK_SIZE_M, BLOCK_SIZE_N=BLOCK_SIZE_N,
                                                     EVICTION_POLICY=eviction_policy)

    # Verify the TMA reduce is present in IR
    ttgir = kernel.asm["ttgir"]
    assert "async_tma_reduce" in ttgir
    if eviction_policy:
        assert f"evictionPolicy = {eviction_policy}" in ttgir

    # Verify PTX output
    ptx = kernel.asm["ptx"]
    assert "cp.reduce.async.bulk.tensor" in ptx
    if eviction_policy in ("evict_first", "evict_last"):
        # Should have L2 cache hint in PTX
        assert "createpolicy.fractional.L2" in ptx
        assert "L2::cache_hint" in ptx
    else:
        # Normal/default policy should NOT have L2 cache hint
        assert "createpolicy.fractional.L2" not in ptx
        assert "L2::cache_hint" not in ptx

    # Verify correctness
    torch.testing.assert_close(y, expected)


@pytest.mark.skipif(not is_blackwell(), reason="Need Blackwell for 2-CTA cluster with cta_group::2")
def test_descriptor_load_two_cta(device):
    """Test that async_descriptor_load with two_cta=True uses .cta_group::2.

    Two CTAs in a cluster each load their own tile independently. With two_cta=True,
    the TMA instruction uses .cta_group::2 so the mbarrier completion signal is
    automatically routed to the leader CTA's barrier based on %cluster_ctarank parity.
    The leader's barrier expects both CTAs' worth of bytes and only completes when
    both loads finish.
    """

    def alloc_fn(size: int, align: int, stream: Optional[int]):
        assert align == 128
        assert stream == 0
        return torch.empty(size, dtype=torch.int8, device=device)

    @triton.jit
    def two_cta_load_kernel(input_ptr, output_ptr, M, N, BLOCK_SIZE_M: tl.constexpr, BLOCK_SIZE_N: tl.constexpr):
        NUM_CTAS: tl.constexpr = 2
        cta_rank = tlx.cluster_cta_rank()
        is_leader = cta_rank == 0

        pid = tl.program_id(0)

        desc_in = tl.make_tensor_descriptor(
            input_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N // NUM_CTAS],
        )
        desc_out = tl.make_tensor_descriptor(
            output_ptr,
            shape=[M, N],
            strides=[N, 1],
            block_shape=[BLOCK_SIZE_M, BLOCK_SIZE_N // NUM_CTAS],
        )

        # Each CTA has its own SMEM buffer for its portion of the tile
        buffers = tlx.local_alloc((BLOCK_SIZE_M, BLOCK_SIZE_N // NUM_CTAS), tl.float16, tl.constexpr(1))
        buffer = tlx.local_view(buffers, 0)

        # Leader's barrier tracks BOTH CTAs' TMA loads via cta_group::2
        bars = tlx.alloc_barriers(tl.constexpr(1), arrive_count=1)
        bar = tlx.local_view(bars, 0)

        TILE_BYTES: tl.constexpr = BLOCK_SIZE_M * BLOCK_SIZE_N * tlx.size_of(tlx.dtype_of(desc_in))
        if is_leader:
            # Leader expects both CTAs' worth of bytes
            tlx.barrier_expect_bytes(bar, TILE_BYTES)
        tlx.cluster_barrier()

        # Cluster index: each cluster of NUM_CTAS CTAs processes one row tile
        cluster_id = pid // NUM_CTAS
        off_m = cluster_id * BLOCK_SIZE_M

        # Each CTA loads a portion of column-tile; cta_group::2 routes both
        # completions to the leader's barrier automatically
        off_n = cta_rank * BLOCK_SIZE_N // NUM_CTAS

        tlx.async_descriptor_load(desc_in, buffer, [off_m, off_n], bar, two_ctas=True)

        # Leader waits for both loads to complete
        if is_leader:
            tlx.barrier_wait(bar=bar, phase=0)

        # Cluster-wide sync: CTA 1 waits here until CTA 0 has confirmed both loads are done
        tlx.cluster_barrier()
        tlx.async_descriptor_store(desc_out, buffer, [off_m, off_n])
        tlx.async_descriptor_store_wait(0)

    triton.set_allocator(alloc_fn)
    M, N = 128, 128
    BLOCK_SIZE_M, BLOCK_SIZE_N = 128, 128
    x = torch.rand((M, N), dtype=torch.float16, device=device)
    y = torch.zeros_like(x)
    grid = lambda meta: (2, )

    kernel = two_cta_load_kernel[grid](x, y, M, N, BLOCK_SIZE_M=BLOCK_SIZE_M, BLOCK_SIZE_N=BLOCK_SIZE_N,
                                       ctas_per_cga=(2, 1, 1))

    # Verify the PTX uses .cta_group::2
    ptx = kernel.asm["ptx"]
    assert ptx.count("cta_group::2") >= 1
    # Should NOT be multicast — each CTA loads its own tile
    assert "multicast::cluster" not in ptx

    # CTA 0 loaded x[0:128, 0:64] → y[0:128, 0:64]
    # CTA 1 loaded x[0:128, 64:128] → y[0:128, 64:128]
    torch.testing.assert_close(x, y)


@pytest.mark.skipif(not is_blackwell(), reason="Need Blackwell")
def test_make_tensor_descriptor_mxfp8(device):
    """Test that encoding propagates from ReinterpretTensorDescOp back to MakeTensorDescOp with MXFP8 scales.

    When make_tensor_descriptor writes to a descPtr and reinterpret_tensor_descriptor
    reads from the same descPtr, the shared memory encoding from the TMA operation
    should propagate back to the make_tensor_descriptor operation.

    This test uses MXFP8 with 5D TMA scales to verify the encoding propagation in a realistic
    scaled GEMM scenario.
    """

    VEC_SIZE = 32  # mxfp8 uses 32 elements per scale factor

    def alloc_fn(size: int, align: int, stream: Optional[int]):
        assert align == 128
        assert stream == 0
        return torch.empty(size, dtype=torch.int8, device=device)

    @triton.jit
    def mxfp8_scaled_kernel(
        a_ptr,
        stride_am,
        stride_ak,
        b_ptr,
        stride_bk,
        stride_bn,
        a_scale_ptr,
        b_scale_ptr,
        c_ptr,
        stride_cm,
        stride_cn,
        A_format: tl.constexpr,
        B_format: tl.constexpr,
        BLOCK_M: tl.constexpr,
        BLOCK_N: tl.constexpr,
        BLOCK_K: tl.constexpr,
        M: tl.constexpr,
        N: tl.constexpr,
        K: tl.constexpr,
    ):
        # Scale tile dimensions for 5D TMA (per cuBLAS block scaling layout)
        REP_M: tl.constexpr = triton.cdiv(BLOCK_M, 128)
        REP_N: tl.constexpr = triton.cdiv(BLOCK_N, 128)
        REP_K: tl.constexpr = triton.cdiv(BLOCK_K, 128)

        # Allocate separate descriptor pointers for each descriptor
        desc_ptr_a = tlx.allocate_tensor_descriptor(num=1)
        desc_ptr_b = tlx.allocate_tensor_descriptor(num=1)
        desc_ptr_a_scale = tlx.allocate_tensor_descriptor(num=1)
        desc_ptr_b_scale = tlx.allocate_tensor_descriptor(num=1)

        # Create tensor descriptors and write to allocated pointers
        tlx.make_tensor_descriptor(
            desc_ptr=desc_ptr_a[0],
            base=a_ptr,
            shape=[M, K],
            strides=[stride_am, stride_ak],
            block_shape=[BLOCK_M, BLOCK_K],
        )

        tlx.make_tensor_descriptor(
            desc_ptr=desc_ptr_b[0],
            base=b_ptr,
            shape=[K, N],
            strides=[stride_bk, stride_bn],
            block_shape=[BLOCK_K, BLOCK_N],
        )

        # 5D scale descriptors: [1, rep_m/n, rep_k, 2, 256] for cuBLAS block scaling layout
        tlx.make_tensor_descriptor(
            desc_ptr=desc_ptr_a_scale[0],
            base=a_scale_ptr,
            shape=[1, M // 128, K // 32 // 4, 2, 2 * 128],
            strides=[M // 128 * K // 32 // 4 * 2 * 2 * 128, K // 32 // 4 * 2 * 2 * 128, 2 * 2 * 128, 2 * 128, 1],
            block_shape=[1, BLOCK_M // 128, BLOCK_K // 32 // 4, 2, 2 * 128],
        )

        tlx.make_tensor_descriptor(
            desc_ptr=desc_ptr_b_scale[0],
            base=b_scale_ptr,
            shape=[1, N // 128, K // 32 // 4, 2, 2 * 128],
            strides=[N // 128 * K // 32 // 4 * 2 * 2 * 128, K // 32 // 4 * 2 * 2 * 128, 2 * 2 * 128, 2 * 128, 1],
            block_shape=[1, BLOCK_N // 128, BLOCK_K // 32 // 4, 2, 2 * 128],
        )

        # Reinterpret the pointers as tensor descriptors
        desc_a = tlx.reinterpret_tensor_descriptor(
            desc_ptr=desc_ptr_a[0],
            block_shape=[BLOCK_M, BLOCK_K],
            dtype=tl.float8e4nv,
        )
        desc_b = tlx.reinterpret_tensor_descriptor(
            desc_ptr=desc_ptr_b[0],
            block_shape=[BLOCK_K, BLOCK_N],
            dtype=tl.float8e4nv,
        )
        # 5D reinterpret for scales
        desc_a_scale = tlx.reinterpret_tensor_descriptor(
            desc_ptr=desc_ptr_a_scale[0],
            block_shape=[1, BLOCK_M // 128, BLOCK_K // 32 // 4, 2, 2 * 128],
            dtype=tl.uint8,
        )
        desc_b_scale = tlx.reinterpret_tensor_descriptor(
            desc_ptr=desc_ptr_b_scale[0],
            block_shape=[1, BLOCK_N // 128, BLOCK_K // 32 // 4, 2, 2 * 128],
            dtype=tl.uint8,
        )

        # Allocate SMEM buffers
        a_tile = tlx.local_alloc((BLOCK_M, BLOCK_K), tl.float8e4nv, tl.constexpr(1))
        b_tile = tlx.local_alloc((BLOCK_K, BLOCK_N), tl.float8e4nv, tl.constexpr(1))
        # 5D scale buffers: [1, REP_M/N, REP_K, 2, 256] for cuBLAS block scaling layout
        a_scale_tile = tlx.local_alloc((1, REP_M, REP_K, 2, 256), tl.uint8, tl.constexpr(1))
        b_scale_tile = tlx.local_alloc((1, REP_N, REP_K, 2, 256), tl.uint8, tl.constexpr(1))

        load_bar = tlx.alloc_barriers(tl.constexpr(1))
        DATA_BYTES: tl.constexpr = BLOCK_M * BLOCK_K + BLOCK_K * BLOCK_N
        SCALE_BYTES: tl.constexpr = (REP_M + REP_N) * REP_K * 2 * 256
        tlx.barrier_expect_bytes(load_bar[0], DATA_BYTES + SCALE_BYTES)

        # Use reinterpreted descriptors for async loads
        tlx.async_descriptor_load(desc_a, a_tile[0], [0, 0], load_bar)
        tlx.async_descriptor_load(desc_b, b_tile[0], [0, 0], load_bar)
        # 5D offset with leading 0
        tlx.async_descriptor_load(desc_a_scale, a_scale_tile[0], [0, 0, 0, 0, 0], load_bar)
        tlx.async_descriptor_load(desc_b_scale, b_scale_tile[0], [0, 0, 0, 0, 0], load_bar)
        tlx.barrier_wait(load_bar[0], 0)

        c_tile = tlx.local_alloc((BLOCK_M, BLOCK_N), tl.float32, tl.constexpr(1), tlx.storage_kind.tmem)
        tlx.async_dot_scaled(a_tile[0], b_tile[0], c_tile[0], a_scale_tile[0], A_format, b_scale_tile[0], B_format,
                             use_acc=False)

        result = tlx.local_load(c_tile[0])
        c = result.to(tl.float16)

        # Store result
        offs_m = tl.arange(0, BLOCK_M)
        offs_n = tl.arange(0, BLOCK_N)
        c_ptrs = c_ptr + offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn
        tl.store(c_ptrs, c)

    triton.set_allocator(alloc_fn)
    torch.manual_seed(0)
    M, N, K = (128, 128, 256)
    BLOCK_M, BLOCK_N, BLOCK_K = (M, N, K)

    a = torch.randint(20, 40, (M, K), dtype=torch.uint8).to(torch.float8_e4m3fn).to(device)
    b = torch.randint(20, 40, (K, N), dtype=torch.uint8).to(torch.float8_e4m3fn).to(device)
    c = torch.zeros((M, N), device=device, dtype=torch.float16)

    # Create E8M0 scale tensors using 5D TMA layout: [1, rep_m, rep_k, 2, 256]
    # This matches cuBLAS block scaling layout used by tcgen5_mma_scaled
    a_scale = torch.randint(124, 130, (M, K // VEC_SIZE), dtype=torch.uint8, device=device)
    b_scale = torch.randint(124, 130, (N, K // VEC_SIZE), dtype=torch.uint8, device=device)

    # Swizzle to 5D cuBLAS block scaling layout for TMA: [1, rep_m, rep_k, 2, 256]
    a_scale_5d = swizzle_scale_to_5d(a_scale.reshape(1, M, K // VEC_SIZE), M // 128, K // VEC_SIZE // 4)
    b_scale_5d = swizzle_scale_to_5d(b_scale.reshape(1, N, K // VEC_SIZE), N // 128, K // VEC_SIZE // 4)

    kern_kwargs = {"BLOCK_M": BLOCK_M, "BLOCK_K": BLOCK_K, "BLOCK_N": BLOCK_N, "M": M, "N": N, "K": K}
    kernel = mxfp8_scaled_kernel[(1, 1)](
        a,
        a.stride(0),
        a.stride(1),
        b,
        b.stride(0),
        b.stride(1),
        a_scale_5d,
        b_scale_5d,
        c,
        c.stride(0),
        c.stride(1),
        "e4m3",
        "e4m3",
        **kern_kwargs,
    )

    ttgir = kernel.asm["ttgir"]

    # Verify that tensormap_create and reinterpret_tensor_descriptor operations are present
    assert ttgir.count("ttng.tensormap_create") == 4, (
        f"Expected 4 tensormap_create operations, found {ttgir.count('ttng.tensormap_create')}")
    assert ttgir.count("ttng.reinterpret_tensor_descriptor") == 4, (
        f"Expected 4 reinterpret_tensor_descriptor operations, found {ttgir.count('ttng.reinterpret_tensor_descriptor')}"
    )

    # Verify encoding propagation: tensormap_create should have shared memory encoding
    # The encoding propagates from ReinterpretTensorDescOp back to MakeTensorDescOp
    assert "#ttg.nvmma_shared" in ttgir or "#ttg.swizzled_shared" in ttgir, "Expected shared memory encoding in ttgir"

    # Compute reference
    def fp8e8m0_to_float32(scale):
        scale = scale.view(torch.uint8)
        scale = scale.to(torch.int32)
        scale = scale << 23
        scale = scale.view(torch.float32)
        return scale

    a_scale_f32 = fp8e8m0_to_float32(a_scale)
    b_scale_f32 = fp8e8m0_to_float32(b_scale)
    a_scale_f32 = a_scale_f32.repeat_interleave(VEC_SIZE, dim=1)[:M, :K]
    b_scale_f32 = b_scale_f32.repeat_interleave(VEC_SIZE, dim=1).T.contiguous()[:K, :N]
    ref_out = torch.matmul(a.to(torch.float32) * a_scale_f32, b.to(torch.float32) * b_scale_f32).to(torch.float16)
    atol = 1e-2 * math.sqrt(K / VEC_SIZE)
    torch.testing.assert_close(ref_out, c, atol=atol, rtol=1e-2)
