;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -107, <-20
	DJN -1, @-20
	CMP 210, 301
	SUB <0, @2
	SUB <0, @2
	MOV -1, <-20
	MOV -1, <-20
	ADD 100, 9
	ADD 100, 9
	SUB @127, 100
	SPL 0, -2
	SUB @121, 106
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	MOV -1, <-20
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	SUB @1, @32
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	ADD -0, -32
	SUB @121, 106
	SUB @127, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	SPL 0, -202
	ADD 100, 9
	SPL 0, -202
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	CMP -7, <-420
	SUB @121, 106
	SPL <0, 90
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	SPL 0, -202
	CMP -507, <-480
	ADD <100, 104
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
