

================================================================
== Vitis HLS Report for 'M2S_FormatLocalBuffer'
================================================================
* Date:           Fri Aug 13 11:22:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_MM2S
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |     1024|     1024|         3|          2|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_115_p2    |         +|   0|  0|  13|          10|           1|
    |icmp_ln39_fu_121_p2   |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |or_ln329_1_fu_195_p2  |        or|   0|  0|  11|          11|           2|
    |or_ln329_2_fu_205_p2  |        or|   0|  0|  11|          11|           2|
    |or_ln329_fu_164_p2    |        or|   0|  0|  11|          11|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  61|          55|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  25|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_axi_bf_idx_phi_fu_108_p4  |   9|          2|   10|         20|
    |axi_bf_idx_reg_104                   |   9|          2|   10|         20|
    |stream_elt_dma_buffer_V_address0     |  14|          3|   11|         33|
    |stream_elt_dma_buffer_V_address1     |  14|          3|   11|         33|
    |stream_elt_dma_buffer_V_d0           |  14|          3|    8|         24|
    |stream_elt_dma_buffer_V_d1           |  14|          3|    8|         24|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 117|         25|   61|        163|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln39_reg_215         |  10|   0|   10|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_bf_idx_reg_104       |  10|   0|   10|          0|
    |icmp_ln39_reg_220        |   1|   0|    1|          0|
    |p_Result_2_i_reg_240     |   8|   0|    8|          0|
    |p_Result_3_i_reg_245     |   8|   0|    8|          0|
    |shl_ln_reg_234           |   9|   0|   11|          2|
    |trunc_ln324_reg_224      |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  62|   0|   64|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    M2S_FormatLocalBuffer|  return value|
|axi_elt_dma_buffer_V_address0     |  out|    9|   ap_memory|     axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_ce0          |  out|    1|   ap_memory|     axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_q0           |   in|   32|   ap_memory|     axi_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_address0  |  out|   11|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_ce0       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_we0       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_d0        |  out|    8|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_address1  |  out|   11|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_ce1       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_we1       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_d1        |  out|    8|   ap_memory|  stream_elt_dma_buffer_V|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

