Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1467fdc010584359b3865dff7f1b35cc --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/19079/project_4/project_4.srcs/sources_1/new/lab02.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/19079/project_4/project_4.srcs/sources_1/new/lab02.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitMUX4
Compiling module xil_defaultlib.lab02
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test2_behav
