
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 306.117 ; gain = 61.934
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.133 ; gain = 104.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (1#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (2#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (5#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (8#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_2' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_2' (9#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_2' requires 52 connections, but only 51 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:423]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (14#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (15#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (16#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (18#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (19#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (20#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (21#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2899]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (22#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (23#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2945]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (24#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2970]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_piezo_0_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_piezo_0_0' (26#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (27#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:659]
INFO: [Synth 8-6157] synthesizing module 'design_1_sevenseg_0_0' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sevenseg_0_0' (28#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_1' [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_1' (29#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/.Xil/Vivado-4184-DESKTOP-UM0OUKV/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 35 connections, but only 29 given [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.641 ; gain = 161.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.641 ; gain = 161.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.641 ; gain = 161.480
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
Finished Parsing XDC File [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 768.996 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.996 ; gain = 455.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.996 ; gain = 455.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/piezo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.996 ; gain = 455.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 768.996 ; gain = 455.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 768.996 ; gain = 455.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 785.809 ; gain = 472.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 786.105 ; gain = 472.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_1               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_axi_gpio_2_0         |         1|
|5     |design_1_axi_gpio_3_0         |         1|
|6     |design_1_axi_gpio_4_0         |         1|
|7     |design_1_axi_uartlite_0_0     |         1|
|8     |design_1_clk_wiz_0_0          |         1|
|9     |design_1_mdm_1_1              |         1|
|10    |design_1_microblaze_0_2       |         1|
|11    |design_1_piezo_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_sevenseg_0_0         |         1|
|14    |design_1_xadc_wiz_0_1         |         1|
|15    |design_1_dlmb_bram_if_cntlr_1 |         1|
|16    |design_1_dlmb_v10_1           |         1|
|17    |design_1_ilmb_bram_if_cntlr_1 |         1|
|18    |design_1_ilmb_v10_1           |         1|
|19    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0_1         |     1|
|2     |design_1_axi_gpio_1_1         |     1|
|3     |design_1_axi_gpio_2_0         |     1|
|4     |design_1_axi_gpio_3_0         |     1|
|5     |design_1_axi_gpio_4_0         |     1|
|6     |design_1_axi_uartlite_0_0     |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_1 |     1|
|9     |design_1_dlmb_v10_1           |     1|
|10    |design_1_ilmb_bram_if_cntlr_1 |     1|
|11    |design_1_ilmb_v10_1           |     1|
|12    |design_1_lmb_bram_1           |     1|
|13    |design_1_mdm_1_1              |     1|
|14    |design_1_microblaze_0_2       |     1|
|15    |design_1_piezo_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_sevenseg_0_0         |     1|
|18    |design_1_xadc_wiz_0_1         |     1|
|19    |design_1_xbar_1               |     1|
|20    |IBUF                          |    38|
|21    |IOBUF                         |    16|
|22    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1986|
|2     |  design_1_i                  |design_1                              |  1918|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 787.789 ; gain = 180.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 787.789 ; gain = 474.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 806.227 ; gain = 500.109
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 806.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 15:45:20 2019...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 322.281 ; gain = 61.445
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.074 ; gain = 104.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (1#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (2#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (5#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (8#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_2' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_2' (9#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_2' requires 52 connections, but only 51 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:423]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (14#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (15#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (16#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (18#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (19#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (20#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (21#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2899]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (22#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (23#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2945]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (24#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2970]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_piezo_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_piezo_0_0' (26#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (27#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:659]
INFO: [Synth 8-6157] synthesizing module 'design_1_sevenseg_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sevenseg_0_0' (28#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_1' (29#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-5480-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 35 connections, but only 29 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.180 ; gain = 160.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.180 ; gain = 160.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.180 ; gain = 160.676
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 784.586 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.586 ; gain = 455.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.586 ; gain = 455.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/piezo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.586 ; gain = 455.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.586 ; gain = 455.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 784.586 ; gain = 455.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 797.535 ; gain = 468.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 797.758 ; gain = 468.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_1               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_axi_gpio_2_0         |         1|
|5     |design_1_axi_gpio_3_0         |         1|
|6     |design_1_axi_gpio_4_0         |         1|
|7     |design_1_axi_uartlite_0_0     |         1|
|8     |design_1_clk_wiz_0_0          |         1|
|9     |design_1_mdm_1_1              |         1|
|10    |design_1_microblaze_0_2       |         1|
|11    |design_1_piezo_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_sevenseg_0_0         |         1|
|14    |design_1_xadc_wiz_0_1         |         1|
|15    |design_1_dlmb_bram_if_cntlr_1 |         1|
|16    |design_1_dlmb_v10_1           |         1|
|17    |design_1_ilmb_bram_if_cntlr_1 |         1|
|18    |design_1_ilmb_v10_1           |         1|
|19    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0_1         |     1|
|2     |design_1_axi_gpio_1_1         |     1|
|3     |design_1_axi_gpio_2_0         |     1|
|4     |design_1_axi_gpio_3_0         |     1|
|5     |design_1_axi_gpio_4_0         |     1|
|6     |design_1_axi_uartlite_0_0     |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_1 |     1|
|9     |design_1_dlmb_v10_1           |     1|
|10    |design_1_ilmb_bram_if_cntlr_1 |     1|
|11    |design_1_ilmb_v10_1           |     1|
|12    |design_1_lmb_bram_1           |     1|
|13    |design_1_mdm_1_1              |     1|
|14    |design_1_microblaze_0_2       |     1|
|15    |design_1_piezo_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_sevenseg_0_0         |     1|
|18    |design_1_xadc_wiz_0_1         |     1|
|19    |design_1_xbar_1               |     1|
|20    |IBUF                          |    38|
|21    |IOBUF                         |    16|
|22    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1986|
|2     |  design_1_i                  |design_1                              |  1918|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.246 ; gain = 469.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 799.254 ; gain = 175.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 799.254 ; gain = 469.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 820.109 ; gain = 497.828
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 820.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 15:16:26 2019...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 321.695 ; gain = 60.145
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 433.852 ; gain = 104.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (1#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (2#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (5#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (8#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_2' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_2' (9#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_2' requires 52 connections, but only 51 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:423]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (14#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (15#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (16#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (18#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (19#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (20#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (21#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2899]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (22#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (23#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2945]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (24#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2970]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_piezo_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_piezo_0_0' (26#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (27#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:659]
INFO: [Synth 8-6157] synthesizing module 'design_1_sevenseg_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sevenseg_0_0' (28#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_1' (29#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-868-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 35 connections, but only 29 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 489.184 ; gain = 159.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 489.184 ; gain = 159.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 489.184 ; gain = 159.891
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 784.723 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.723 ; gain = 455.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.723 ; gain = 455.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/piezo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.723 ; gain = 455.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.723 ; gain = 455.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 784.723 ; gain = 455.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 800.484 ; gain = 471.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 800.781 ; gain = 471.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 802.465 ; gain = 473.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_1               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_axi_gpio_2_0         |         1|
|5     |design_1_axi_gpio_3_0         |         1|
|6     |design_1_axi_gpio_4_0         |         1|
|7     |design_1_axi_uartlite_0_0     |         1|
|8     |design_1_clk_wiz_0_0          |         1|
|9     |design_1_mdm_1_1              |         1|
|10    |design_1_microblaze_0_2       |         1|
|11    |design_1_piezo_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_sevenseg_0_0         |         1|
|14    |design_1_xadc_wiz_0_1         |         1|
|15    |design_1_dlmb_bram_if_cntlr_1 |         1|
|16    |design_1_dlmb_v10_1           |         1|
|17    |design_1_ilmb_bram_if_cntlr_1 |         1|
|18    |design_1_ilmb_v10_1           |         1|
|19    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0_1         |     1|
|2     |design_1_axi_gpio_1_1         |     1|
|3     |design_1_axi_gpio_2_0         |     1|
|4     |design_1_axi_gpio_3_0         |     1|
|5     |design_1_axi_gpio_4_0         |     1|
|6     |design_1_axi_uartlite_0_0     |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_1 |     1|
|9     |design_1_dlmb_v10_1           |     1|
|10    |design_1_ilmb_bram_if_cntlr_1 |     1|
|11    |design_1_ilmb_v10_1           |     1|
|12    |design_1_lmb_bram_1           |     1|
|13    |design_1_mdm_1_1              |     1|
|14    |design_1_microblaze_0_2       |     1|
|15    |design_1_piezo_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_sevenseg_0_0         |     1|
|18    |design_1_xadc_wiz_0_1         |     1|
|19    |design_1_xbar_1               |     1|
|20    |IBUF                          |    38|
|21    |IOBUF                         |    16|
|22    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1986|
|2     |  design_1_i                  |design_1                              |  1918|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.652 ; gain = 473.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 802.656 ; gain = 177.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 802.656 ; gain = 473.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 822.469 ; gain = 500.773
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 822.727 ; gain = 0.012
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 15:26:03 2019...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 322.527 ; gain = 61.090
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 432.691 ; gain = 103.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (1#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (2#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (5#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (8#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_2' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_2' (9#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_2' requires 52 connections, but only 51 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:423]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (14#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (15#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (16#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (18#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (19#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (20#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (21#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2899]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (22#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (23#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2945]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (24#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2970]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_piezo_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_piezo_0_0' (26#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (27#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:659]
INFO: [Synth 8-6157] synthesizing module 'design_1_sevenseg_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sevenseg_0_0' (28#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_1' (29#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-13284-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 35 connections, but only 29 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.414 ; gain = 158.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 488.414 ; gain = 158.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 488.414 ; gain = 158.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 784.344 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.344 ; gain = 454.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.344 ; gain = 454.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/piezo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.344 ; gain = 454.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.344 ; gain = 454.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 784.344 ; gain = 454.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 797.410 ; gain = 467.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 797.707 ; gain = 468.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 799.195 ; gain = 469.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_1               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_axi_gpio_2_0         |         1|
|5     |design_1_axi_gpio_3_0         |         1|
|6     |design_1_axi_gpio_4_0         |         1|
|7     |design_1_axi_uartlite_0_0     |         1|
|8     |design_1_clk_wiz_0_0          |         1|
|9     |design_1_mdm_1_1              |         1|
|10    |design_1_microblaze_0_2       |         1|
|11    |design_1_piezo_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_sevenseg_0_0         |         1|
|14    |design_1_xadc_wiz_0_1         |         1|
|15    |design_1_dlmb_bram_if_cntlr_1 |         1|
|16    |design_1_dlmb_v10_1           |         1|
|17    |design_1_ilmb_bram_if_cntlr_1 |         1|
|18    |design_1_ilmb_v10_1           |         1|
|19    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0_1         |     1|
|2     |design_1_axi_gpio_1_1         |     1|
|3     |design_1_axi_gpio_2_0         |     1|
|4     |design_1_axi_gpio_3_0         |     1|
|5     |design_1_axi_gpio_4_0         |     1|
|6     |design_1_axi_uartlite_0_0     |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_1 |     1|
|9     |design_1_dlmb_v10_1           |     1|
|10    |design_1_ilmb_bram_if_cntlr_1 |     1|
|11    |design_1_ilmb_v10_1           |     1|
|12    |design_1_lmb_bram_1           |     1|
|13    |design_1_mdm_1_1              |     1|
|14    |design_1_microblaze_0_2       |     1|
|15    |design_1_piezo_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_sevenseg_0_0         |     1|
|18    |design_1_xadc_wiz_0_1         |     1|
|19    |design_1_xbar_1               |     1|
|20    |IBUF                          |    38|
|21    |IOBUF                         |    16|
|22    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1986|
|2     |  design_1_i                  |design_1                              |  1918|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.781 ; gain = 470.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 799.789 ; gain = 174.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 799.789 ; gain = 470.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 819.227 ; gain = 496.699
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 819.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 15:28:44 2019...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 322.941 ; gain = 62.320
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.301 ; gain = 104.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (1#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (2#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (3#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (4#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (5#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (6#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_1' (8#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_2' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_2' (9#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_microblaze_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_2' requires 52 connections, but only 51 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:423]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1961]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2093]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (14#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (15#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2489]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (16#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2621]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2987]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (18#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (19#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (20#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_1' (21#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2899]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (22#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_1' (23#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2945]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_1' (24#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_1' requires 16 connections, but only 14 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2970]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:2753]
INFO: [Synth 8-6157] synthesizing module 'design_1_piezo_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_piezo_0_0' (26#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_piezo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (27#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:659]
INFO: [Synth 8-6157] synthesizing module 'design_1_sevenseg_0_0' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sevenseg_0_0' (28#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_sevenseg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_1' [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_1' (29#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/.Xil/Vivado-11956-w310-191/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 35 connections, but only 29 given [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.156 ; gain = 160.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.156 ; gain = 160.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.156 ; gain = 160.121
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_2_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_piezo_0_0/design_1_piezo_0_0/design_1_piezo_0_0_in_context.xdc] for cell 'design_1_i/piezo_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_0_0/design_1_sevenseg_0_0/design_1_sevenseg_0_0_in_context.xdc] for cell 'design_1_i/sevenseg_0'
Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/constrs_1/imports/IOTprojects/Basys3_pbaseMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 784.871 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.871 ; gain = 454.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.871 ; gain = 454.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/piezo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sevenseg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.871 ; gain = 454.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 784.871 ; gain = 454.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 784.871 ; gain = 454.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 794.840 ; gain = 464.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.063 ; gain = 465.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_1               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_gpio_1_1         |         1|
|4     |design_1_axi_gpio_2_0         |         1|
|5     |design_1_axi_gpio_3_0         |         1|
|6     |design_1_axi_gpio_4_0         |         1|
|7     |design_1_axi_uartlite_0_0     |         1|
|8     |design_1_clk_wiz_0_0          |         1|
|9     |design_1_mdm_1_1              |         1|
|10    |design_1_microblaze_0_2       |         1|
|11    |design_1_piezo_0_0            |         1|
|12    |design_1_rst_clk_wiz_0_100M_0 |         1|
|13    |design_1_sevenseg_0_0         |         1|
|14    |design_1_xadc_wiz_0_1         |         1|
|15    |design_1_dlmb_bram_if_cntlr_1 |         1|
|16    |design_1_dlmb_v10_1           |         1|
|17    |design_1_ilmb_bram_if_cntlr_1 |         1|
|18    |design_1_ilmb_v10_1           |         1|
|19    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_gpio_0_1         |     1|
|2     |design_1_axi_gpio_1_1         |     1|
|3     |design_1_axi_gpio_2_0         |     1|
|4     |design_1_axi_gpio_3_0         |     1|
|5     |design_1_axi_gpio_4_0         |     1|
|6     |design_1_axi_uartlite_0_0     |     1|
|7     |design_1_clk_wiz_0_0          |     1|
|8     |design_1_dlmb_bram_if_cntlr_1 |     1|
|9     |design_1_dlmb_v10_1           |     1|
|10    |design_1_ilmb_bram_if_cntlr_1 |     1|
|11    |design_1_ilmb_v10_1           |     1|
|12    |design_1_lmb_bram_1           |     1|
|13    |design_1_mdm_1_1              |     1|
|14    |design_1_microblaze_0_2       |     1|
|15    |design_1_piezo_0_0            |     1|
|16    |design_1_rst_clk_wiz_0_100M_0 |     1|
|17    |design_1_sevenseg_0_0         |     1|
|18    |design_1_xadc_wiz_0_1         |     1|
|19    |design_1_xbar_1               |     1|
|20    |IBUF                          |    38|
|21    |IOBUF                         |    16|
|22    |OBUF                          |    14|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1986|
|2     |  design_1_i                  |design_1                              |  1918|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 796.551 ; gain = 171.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.551 ; gain = 466.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 820.746 ; gain = 497.805
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 820.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 15:33:52 2019...
