{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "via_dangling|35545000|31550000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|54325000|31550000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|73105000|31550000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|91885000|31550000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|110665000|31550000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|24235000|81490000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|43015000|81490000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|61795000|81490000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|80575000|81490000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000",
        "via_dangling|99355000|81490000|9e1300d8-20c5-4006-ad74-df7e0ad45532|00000000-0000-0000-0000-000000000000"
      ],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "ignore",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "ignore",
        "silk_overlap": "ignore",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_copper_edge_clearance": 0.19999999999999998,
        "min_hole_clearance": 0.254,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.13,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.2,
        0.3,
        0.4,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "helios-panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_0-/A2",
          "Board_0-/D+",
          "Board_0-unconnected-(J1-PadA8)",
          "Board_0-/QSPI_CS",
          "Board_0-Net-(C7-Pad2)",
          "Board_0-Net-(Q2-Pad6)",
          "Board_0-/QSPI_SD3",
          "Board_0-/SWD_IO",
          "Board_0-Net-(D1-Pad2)",
          "Board_0-unconnected-(U4-Pad36)",
          "Board_0-Net-(D1-Pad1)",
          "Board_0-/21_CS",
          "Board_0-+1V1",
          "Board_0-/USB-",
          "Board_0-/11",
          "Board_0-/A1",
          "Board_0-/RAW",
          "Board_0-/PORT-",
          "Board_0-/6",
          "Board_0-Net-(Q1-Pad5)",
          "Board_0-Net-(R14-Pad2)",
          "Board_0-/VBUS_DETECT",
          "Board_0-Net-(C8-Pad2)",
          "Board_0-/5",
          "Board_0-/D-",
          "Board_0-unconnected-(J1-PadB8)",
          "Board_0-Net-(J1-PadB5)",
          "Board_0-/20_SDI",
          "Board_0-/9",
          "Board_0-/RGB_DO",
          "Board_0-/7",
          "Board_0-/0_TX0",
          "Board_0-/14",
          "Board_0-/QSPI_SD1",
          "Board_0-VBUS",
          "Board_0-/22_SCK",
          "Board_0-Net-(R5-Pad2)",
          "Board_0-/10",
          "Board_0-/16",
          "Board_0-/1_RX0",
          "Board_0-/LED",
          "Board_0-/RESET",
          "Board_0-/RST",
          "Board_0-Net-(D3-Pad2)",
          "Board_0-+5V",
          "Board_0-/2_SDA1",
          "Board_0-/SWD_CLK",
          "Board_0-Net-(C1-Pad1)",
          "Board_0-/RGB_5V",
          "Board_0-unconnected-(U4-Pad29)",
          "Board_0-/A0",
          "Board_0-/4",
          "Board_0-/QSPI_CLK",
          "Board_0-/QSPI_SD0",
          "Board_0-Net-(D2-Pad1)",
          "Board_0-/15",
          "Board_0-/3_SCL1",
          "Board_0-/A3",
          "Board_0-/8",
          "Board_0-/12",
          "Board_0-/PORT+",
          "Board_0-/BOOT",
          "Board_0-/QSPI_SD2",
          "Board_0-/USB+",
          "Board_0-GND",
          "Board_0-+3V3",
          "Board_0-/13",
          "Board_0-Net-(FB1-Pad1)",
          "Board_0-Net-(J1-PadA5)",
          "Board_0-/23_SDO"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_1-/5",
          "Board_1-/A0",
          "Board_1-/A2",
          "Board_1-+5V",
          "Board_1-/15",
          "Board_1-Net-(D1-Pad2)",
          "Board_1-unconnected-(J1-PadA8)",
          "Board_1-/22_SCK",
          "Board_1-Net-(C7-Pad2)",
          "Board_1-/11",
          "Board_1-/RESET",
          "Board_1-/2_SDA1",
          "Board_1-Net-(C8-Pad2)",
          "Board_1-/7",
          "Board_1-/20_SDI",
          "Board_1-/RAW",
          "Board_1-/PORT-",
          "Board_1-Net-(D1-Pad1)",
          "Board_1-/D-",
          "Board_1-/RST",
          "Board_1-Net-(D3-Pad2)",
          "Board_1-/1_RX0",
          "Board_1-/VBUS_DETECT",
          "Board_1-unconnected-(U4-Pad29)",
          "Board_1-/QSPI_SD1",
          "Board_1-/3_SCL1",
          "Board_1-Net-(J1-PadB5)",
          "Board_1-Net-(Q1-Pad5)",
          "Board_1-/12",
          "Board_1-GND",
          "Board_1-/RGB_5V",
          "Board_1-/23_SDO",
          "Board_1-/QSPI_CLK",
          "Board_1-/4",
          "Board_1-/14",
          "Board_1-/LED",
          "Board_1-/SWD_IO",
          "Board_1-Net-(J1-PadA5)",
          "Board_1-Net-(FB1-Pad1)",
          "Board_1-/QSPI_SD3",
          "Board_1-/0_TX0",
          "Board_1-/6",
          "Board_1-/16",
          "Board_1-/D+",
          "Board_1-/A1",
          "Board_1-/USB-",
          "Board_1-/BOOT",
          "Board_1-/SWD_CLK",
          "Board_1-/QSPI_CS",
          "Board_1-Net-(Q2-Pad6)",
          "Board_1-/A3",
          "Board_1-/PORT+",
          "Board_1-/RGB_DO",
          "Board_1-VBUS",
          "Board_1-+3V3",
          "Board_1-unconnected-(J1-PadB8)",
          "Board_1-/USB+",
          "Board_1-/21_CS",
          "Board_1-/QSPI_SD2",
          "Board_1-Net-(C1-Pad1)",
          "Board_1-/10",
          "Board_1-+1V1",
          "Board_1-/9",
          "Board_1-Net-(R14-Pad2)",
          "Board_1-/13",
          "Board_1-Net-(R5-Pad2)",
          "Board_1-/8",
          "Board_1-Net-(D2-Pad1)",
          "Board_1-unconnected-(U4-Pad36)",
          "Board_1-/QSPI_SD0"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_2-+1V1",
          "Board_2-/1_RX0",
          "Board_2-Net-(Q1-Pad5)",
          "Board_2-Net-(R14-Pad2)",
          "Board_2-/QSPI_CS",
          "Board_2-/3_SCL1",
          "Board_2-/21_CS",
          "Board_2-/22_SCK",
          "Board_2-/QSPI_SD2",
          "Board_2-/A1",
          "Board_2-/VBUS_DETECT",
          "Board_2-/RESET",
          "Board_2-/12",
          "Board_2-/6",
          "Board_2-/13",
          "Board_2-Net-(D1-Pad2)",
          "Board_2-Net-(FB1-Pad1)",
          "Board_2-/QSPI_SD1",
          "Board_2-/20_SDI",
          "Board_2-+5V",
          "Board_2-/5",
          "Board_2-/23_SDO",
          "Board_2-/10",
          "Board_2-/PORT+",
          "Board_2-/BOOT",
          "Board_2-/SWD_IO",
          "Board_2-/RAW",
          "Board_2-/15",
          "Board_2-Net-(D1-Pad1)",
          "Board_2-unconnected-(U4-Pad29)",
          "Board_2-/14",
          "Board_2-/A0",
          "Board_2-unconnected-(J1-PadA8)",
          "Board_2-Net-(Q2-Pad6)",
          "Board_2-unconnected-(U4-Pad36)",
          "Board_2-/RGB_5V",
          "Board_2-/RST",
          "Board_2-Net-(R5-Pad2)",
          "Board_2-Net-(C1-Pad1)",
          "Board_2-/PORT-",
          "Board_2-VBUS",
          "Board_2-Net-(C8-Pad2)",
          "Board_2-/0_TX0",
          "Board_2-Net-(C7-Pad2)",
          "Board_2-Net-(J1-PadA5)",
          "Board_2-/SWD_CLK",
          "Board_2-/QSPI_SD3",
          "Board_2-/USB+",
          "Board_2-GND",
          "Board_2-Net-(D2-Pad1)",
          "Board_2-/11",
          "Board_2-/16",
          "Board_2-unconnected-(J1-PadB8)",
          "Board_2-/A3",
          "Board_2-/4",
          "Board_2-/7",
          "Board_2-/8",
          "Board_2-/D+",
          "Board_2-/QSPI_SD0",
          "Board_2-Net-(D3-Pad2)",
          "Board_2-+3V3",
          "Board_2-/9",
          "Board_2-/A2",
          "Board_2-Net-(J1-PadB5)",
          "Board_2-/LED",
          "Board_2-/D-",
          "Board_2-/USB-",
          "Board_2-/QSPI_CLK",
          "Board_2-/RGB_DO",
          "Board_2-/2_SDA1"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_3-/QSPI_SD2",
          "Board_3-Net-(Q2-Pad6)",
          "Board_3-Net-(J1-PadA5)",
          "Board_3-/RST",
          "Board_3-/5",
          "Board_3-/6",
          "Board_3-Net-(R14-Pad2)",
          "Board_3-/RGB_5V",
          "Board_3-Net-(D2-Pad1)",
          "Board_3-/16",
          "Board_3-/A2",
          "Board_3-Net-(D3-Pad2)",
          "Board_3-/13",
          "Board_3-/A1",
          "Board_3-/QSPI_SD1",
          "Board_3-/0_TX0",
          "Board_3-/20_SDI",
          "Board_3-Net-(C8-Pad2)",
          "Board_3-+1V1",
          "Board_3-/USB-",
          "Board_3-Net-(D1-Pad1)",
          "Board_3-VBUS",
          "Board_3-/10",
          "Board_3-/QSPI_SD3",
          "Board_3-GND",
          "Board_3-unconnected-(J1-PadA8)",
          "Board_3-/7",
          "Board_3-/BOOT",
          "Board_3-/A3",
          "Board_3-/D+",
          "Board_3-/PORT-",
          "Board_3-/RGB_DO",
          "Board_3-/USB+",
          "Board_3-Net-(Q1-Pad5)",
          "Board_3-unconnected-(U4-Pad36)",
          "Board_3-/D-",
          "Board_3-+5V",
          "Board_3-/21_CS",
          "Board_3-Net-(D1-Pad2)",
          "Board_3-/1_RX0",
          "Board_3-/PORT+",
          "Board_3-/9",
          "Board_3-/VBUS_DETECT",
          "Board_3-/QSPI_SD0",
          "Board_3-+3V3",
          "Board_3-/SWD_CLK",
          "Board_3-/11",
          "Board_3-/3_SCL1",
          "Board_3-/RAW",
          "Board_3-/2_SDA1",
          "Board_3-/23_SDO",
          "Board_3-Net-(R5-Pad2)",
          "Board_3-/4",
          "Board_3-unconnected-(U4-Pad29)",
          "Board_3-Net-(J1-PadB5)",
          "Board_3-/22_SCK",
          "Board_3-Net-(C1-Pad1)",
          "Board_3-/SWD_IO",
          "Board_3-/LED",
          "Board_3-/QSPI_CLK",
          "Board_3-Net-(C7-Pad2)",
          "Board_3-/RESET",
          "Board_3-/12",
          "Board_3-unconnected-(J1-PadB8)",
          "Board_3-/15",
          "Board_3-/A0",
          "Board_3-/14",
          "Board_3-Net-(FB1-Pad1)",
          "Board_3-/8",
          "Board_3-/QSPI_CS"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_4-VBUS",
          "Board_4-/2_SDA1",
          "Board_4-/21_CS",
          "Board_4-/A0",
          "Board_4-+3V3",
          "Board_4-/8",
          "Board_4-Net-(D3-Pad2)",
          "Board_4-unconnected-(J1-PadA8)",
          "Board_4-/7",
          "Board_4-/A1",
          "Board_4-/3_SCL1",
          "Board_4-/RESET",
          "Board_4-/6",
          "Board_4-/PORT+",
          "Board_4-Net-(R5-Pad2)",
          "Board_4-GND",
          "Board_4-/QSPI_SD0",
          "Board_4-Net-(C1-Pad1)",
          "Board_4-unconnected-(U4-Pad29)",
          "Board_4-Net-(D2-Pad1)",
          "Board_4-Net-(Q2-Pad6)",
          "Board_4-/11",
          "Board_4-/D+",
          "Board_4-Net-(J1-PadA5)",
          "Board_4-/RGB_DO",
          "Board_4-unconnected-(U4-Pad36)",
          "Board_4-Net-(Q1-Pad5)",
          "Board_4-Net-(J1-PadB5)",
          "Board_4-/1_RX0",
          "Board_4-/QSPI_SD3",
          "Board_4-/USB-",
          "Board_4-/0_TX0",
          "Board_4-/16",
          "Board_4-/RAW",
          "Board_4-/5",
          "Board_4-/PORT-",
          "Board_4-/SWD_CLK",
          "Board_4-+1V1",
          "Board_4-/13",
          "Board_4-Net-(D1-Pad1)",
          "Board_4-+5V",
          "Board_4-/BOOT",
          "Board_4-/9",
          "Board_4-/QSPI_SD1",
          "Board_4-/14",
          "Board_4-/10",
          "Board_4-/D-",
          "Board_4-Net-(FB1-Pad1)",
          "Board_4-/QSPI_CLK",
          "Board_4-/USB+",
          "Board_4-/20_SDI",
          "Board_4-/22_SCK",
          "Board_4-/12",
          "Board_4-/QSPI_CS",
          "Board_4-Net-(C7-Pad2)",
          "Board_4-/A2",
          "Board_4-/A3",
          "Board_4-/SWD_IO",
          "Board_4-Net-(D1-Pad2)",
          "Board_4-/23_SDO",
          "Board_4-Net-(R14-Pad2)",
          "Board_4-/LED",
          "Board_4-/VBUS_DETECT",
          "Board_4-Net-(C8-Pad2)",
          "Board_4-unconnected-(J1-PadB8)",
          "Board_4-/4",
          "Board_4-/RST",
          "Board_4-/15",
          "Board_4-/QSPI_SD2",
          "Board_4-/RGB_5V"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_5-unconnected-(U4-Pad29)",
          "Board_5-/22_SCK",
          "Board_5-/14",
          "Board_5-/QSPI_SD2",
          "Board_5-/SWD_IO",
          "Board_5-VBUS",
          "Board_5-/8",
          "Board_5-Net-(C1-Pad1)",
          "Board_5-+3V3",
          "Board_5-Net-(Q1-Pad5)",
          "Board_5-/QSPI_SD1",
          "Board_5-/QSPI_SD3",
          "Board_5-/6",
          "Board_5-/QSPI_SD0",
          "Board_5-/RGB_DO",
          "Board_5-/QSPI_CS",
          "Board_5-/10",
          "Board_5-/USB-",
          "Board_5-/3_SCL1",
          "Board_5-/BOOT",
          "Board_5-/SWD_CLK",
          "Board_5-Net-(C8-Pad2)",
          "Board_5-/USB+",
          "Board_5-Net-(J1-PadB5)",
          "Board_5-unconnected-(U4-Pad36)",
          "Board_5-+1V1",
          "Board_5-/4",
          "Board_5-/0_TX0",
          "Board_5-/PORT+",
          "Board_5-/7",
          "Board_5-/QSPI_CLK",
          "Board_5-/RAW",
          "Board_5-/RGB_5V",
          "Board_5-/PORT-",
          "Board_5-/11",
          "Board_5-+5V",
          "Board_5-/9",
          "Board_5-/16",
          "Board_5-unconnected-(J1-PadA8)",
          "Board_5-/5",
          "Board_5-Net-(R5-Pad2)",
          "Board_5-Net-(Q2-Pad6)",
          "Board_5-/RESET",
          "Board_5-/VBUS_DETECT",
          "Board_5-Net-(D1-Pad1)",
          "Board_5-Net-(R14-Pad2)",
          "Board_5-/D+",
          "Board_5-/A0",
          "Board_5-/RST",
          "Board_5-/15",
          "Board_5-Net-(C7-Pad2)",
          "Board_5-/LED",
          "Board_5-/21_CS",
          "Board_5-Net-(D3-Pad2)",
          "Board_5-Net-(J1-PadA5)",
          "Board_5-GND",
          "Board_5-/1_RX0",
          "Board_5-/A1",
          "Board_5-/A2",
          "Board_5-/13",
          "Board_5-/2_SDA1",
          "Board_5-/12",
          "Board_5-Net-(FB1-Pad1)",
          "Board_5-/A3",
          "Board_5-/D-",
          "Board_5-unconnected-(J1-PadB8)",
          "Board_5-/23_SDO",
          "Board_5-/20_SDI",
          "Board_5-Net-(D1-Pad2)",
          "Board_5-Net-(D2-Pad1)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_6-/QSPI_CLK",
          "Board_6-/A1",
          "Board_6-/QSPI_CS",
          "Board_6-/RAW",
          "Board_6-/SWD_CLK",
          "Board_6-/VBUS_DETECT",
          "Board_6-/12",
          "Board_6-Net-(C1-Pad1)",
          "Board_6-unconnected-(U4-Pad29)",
          "Board_6-/8",
          "Board_6-Net-(Q2-Pad6)",
          "Board_6-+3V3",
          "Board_6-/0_TX0",
          "Board_6-/21_CS",
          "Board_6-/A2",
          "Board_6-/23_SDO",
          "Board_6-+5V",
          "Board_6-/SWD_IO",
          "Board_6-unconnected-(U4-Pad36)",
          "Board_6-/10",
          "Board_6-/BOOT",
          "Board_6-Net-(D3-Pad2)",
          "Board_6-Net-(FB1-Pad1)",
          "Board_6-/A3",
          "Board_6-/RGB_5V",
          "Board_6-/9",
          "Board_6-/15",
          "Board_6-/D-",
          "Board_6-/RST",
          "Board_6-/22_SCK",
          "Board_6-VBUS",
          "Board_6-/USB+",
          "Board_6-/2_SDA1",
          "Board_6-unconnected-(J1-PadB8)",
          "Board_6-/PORT+",
          "Board_6-/LED",
          "Board_6-+1V1",
          "Board_6-/QSPI_SD1",
          "Board_6-/5",
          "Board_6-/QSPI_SD2",
          "Board_6-Net-(D1-Pad1)",
          "Board_6-/A0",
          "Board_6-/13",
          "Board_6-Net-(D2-Pad1)",
          "Board_6-/USB-",
          "Board_6-Net-(D1-Pad2)",
          "Board_6-Net-(J1-PadA5)",
          "Board_6-/11",
          "Board_6-/PORT-",
          "Board_6-/D+",
          "Board_6-unconnected-(J1-PadA8)",
          "Board_6-/RGB_DO",
          "Board_6-/7",
          "Board_6-/6",
          "Board_6-/14",
          "Board_6-/16",
          "Board_6-/3_SCL1",
          "Board_6-Net-(J1-PadB5)",
          "Board_6-Net-(Q1-Pad5)",
          "Board_6-Net-(R14-Pad2)",
          "Board_6-Net-(C7-Pad2)",
          "Board_6-/1_RX0",
          "Board_6-/QSPI_SD3",
          "Board_6-/RESET",
          "Board_6-Net-(C8-Pad2)",
          "Board_6-Net-(R5-Pad2)",
          "Board_6-GND",
          "Board_6-/QSPI_SD0",
          "Board_6-/20_SDI",
          "Board_6-/4"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_7-unconnected-(U4-Pad29)",
          "Board_7-/22_SCK",
          "Board_7-/12",
          "Board_7-Net-(R5-Pad2)",
          "Board_7-/14",
          "Board_7-/PORT+",
          "Board_7-/SWD_CLK",
          "Board_7-Net-(C8-Pad2)",
          "Board_7-VBUS",
          "Board_7-unconnected-(J1-PadB8)",
          "Board_7-/PORT-",
          "Board_7-/7",
          "Board_7-/2_SDA1",
          "Board_7-/A1",
          "Board_7-/QSPI_CLK",
          "Board_7-/RESET",
          "Board_7-/RGB_5V",
          "Board_7-Net-(R14-Pad2)",
          "Board_7-/RAW",
          "Board_7-Net-(Q2-Pad6)",
          "Board_7-/21_CS",
          "Board_7-/LED",
          "Board_7-/QSPI_CS",
          "Board_7-/QSPI_SD1",
          "Board_7-/D+",
          "Board_7-/11",
          "Board_7-/QSPI_SD0",
          "Board_7-/A3",
          "Board_7-Net-(D2-Pad1)",
          "Board_7-/USB-",
          "Board_7-Net-(C1-Pad1)",
          "Board_7-Net-(C7-Pad2)",
          "Board_7-+5V",
          "Board_7-unconnected-(J1-PadA8)",
          "Board_7-/23_SDO",
          "Board_7-/5",
          "Board_7-/SWD_IO",
          "Board_7-Net-(Q1-Pad5)",
          "Board_7-+3V3",
          "Board_7-/8",
          "Board_7-/1_RX0",
          "Board_7-/A0",
          "Board_7-/USB+",
          "Board_7-/0_TX0",
          "Board_7-/20_SDI",
          "Board_7-/BOOT",
          "Board_7-/QSPI_SD3",
          "Board_7-/RGB_DO",
          "Board_7-Net-(D1-Pad2)",
          "Board_7-/16",
          "Board_7-Net-(J1-PadB5)",
          "Board_7-/13",
          "Board_7-/RST",
          "Board_7-Net-(J1-PadA5)",
          "Board_7-/15",
          "Board_7-/VBUS_DETECT",
          "Board_7-/10",
          "Board_7-unconnected-(U4-Pad36)",
          "Board_7-Net-(FB1-Pad1)",
          "Board_7-/QSPI_SD2",
          "Board_7-Net-(D1-Pad1)",
          "Board_7-Net-(D3-Pad2)",
          "Board_7-/6",
          "Board_7-/A2",
          "Board_7-/9",
          "Board_7-/D-",
          "Board_7-+1V1",
          "Board_7-GND",
          "Board_7-/3_SCL1",
          "Board_7-/4"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_8-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_8-/D+",
          "Board_8-/12",
          "Board_8-/3_SCL1",
          "Board_8-/RST",
          "Board_8-Net-(R5-Pad2)",
          "Board_8-/0_TX0",
          "Board_8-/QSPI_SD0",
          "Board_8-/D-",
          "Board_8-Net-(D2-Pad1)",
          "Board_8-/RGB_DO",
          "Board_8-Net-(D1-Pad1)",
          "Board_8-/8",
          "Board_8-Net-(R14-Pad2)",
          "Board_8-Net-(FB1-Pad1)",
          "Board_8-/SWD_CLK",
          "Board_8-/A3",
          "Board_8-Net-(C8-Pad2)",
          "Board_8-/RESET",
          "Board_8-/20_SDI",
          "Board_8-/QSPI_CLK",
          "Board_8-Net-(J1-PadB5)",
          "Board_8-/23_SDO",
          "Board_8-/6",
          "Board_8-Net-(D3-Pad2)",
          "Board_8-/QSPI_SD3",
          "Board_8-/LED",
          "Board_8-/4",
          "Board_8-unconnected-(U4-Pad29)",
          "Board_8-/RGB_5V",
          "Board_8-/QSPI_SD1",
          "Board_8-/VBUS_DETECT",
          "Board_8-/5",
          "Board_8-/QSPI_SD2",
          "Board_8-+3V3",
          "Board_8-/A2",
          "Board_8-/USB-",
          "Board_8-/PORT-",
          "Board_8-/BOOT",
          "Board_8-Net-(C7-Pad2)",
          "Board_8-Net-(J1-PadA5)",
          "Board_8-unconnected-(U4-Pad36)",
          "Board_8-+1V1",
          "Board_8-/A1",
          "Board_8-/11",
          "Board_8-/QSPI_CS",
          "Board_8-/SWD_IO",
          "Board_8-unconnected-(J1-PadA8)",
          "Board_8-/16",
          "Board_8-/13",
          "Board_8-/7",
          "Board_8-/PORT+",
          "Board_8-/RAW",
          "Board_8-+5V",
          "Board_8-Net-(Q1-Pad5)",
          "Board_8-/1_RX0",
          "Board_8-/2_SDA1",
          "Board_8-/22_SCK",
          "Board_8-/9",
          "Board_8-VBUS",
          "Board_8-/USB+",
          "Board_8-Net-(C1-Pad1)",
          "Board_8-/10",
          "Board_8-/14",
          "Board_8-GND",
          "Board_8-Net-(D1-Pad2)",
          "Board_8-Net-(Q2-Pad6)",
          "Board_8-unconnected-(J1-PadB8)",
          "Board_8-/21_CS",
          "Board_8-/15",
          "Board_8-/A0"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_9-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0,
        "nets": [
          "Board_9-/QSPI_SD2",
          "Board_9-unconnected-(J1-PadB8)",
          "Board_9-Net-(D1-Pad2)",
          "Board_9-/20_SDI",
          "Board_9-/3_SCL1",
          "Board_9-Net-(R14-Pad2)",
          "Board_9-/0_TX0",
          "Board_9-/A2",
          "Board_9-/D+",
          "Board_9-/VBUS_DETECT",
          "Board_9-/RAW",
          "Board_9-/22_SCK",
          "Board_9-/RGB_DO",
          "Board_9-/PORT-",
          "Board_9-/11",
          "Board_9-/QSPI_CLK",
          "Board_9-/5",
          "Board_9-/RESET",
          "Board_9-Net-(C1-Pad1)",
          "Board_9-Net-(Q2-Pad6)",
          "Board_9-Net-(C8-Pad2)",
          "Board_9-/23_SDO",
          "Board_9-/8",
          "Board_9-+1V1",
          "Board_9-/D-",
          "Board_9-Net-(J1-PadB5)",
          "Board_9-/13",
          "Board_9-/USB-",
          "Board_9-/14",
          "Board_9-Net-(C7-Pad2)",
          "Board_9-/21_CS",
          "Board_9-/A0",
          "Board_9-/A1",
          "Board_9-/SWD_IO",
          "Board_9-VBUS",
          "Board_9-/15",
          "Board_9-/LED",
          "Board_9-/USB+",
          "Board_9-/12",
          "Board_9-+5V",
          "Board_9-Net-(R5-Pad2)",
          "Board_9-/QSPI_SD3",
          "Board_9-unconnected-(U4-Pad29)",
          "Board_9-/2_SDA1",
          "Board_9-unconnected-(U4-Pad36)",
          "Board_9-/1_RX0",
          "Board_9-/SWD_CLK",
          "Board_9-unconnected-(J1-PadA8)",
          "Board_9-/4",
          "Board_9-Net-(D3-Pad2)",
          "Board_9-/BOOT",
          "Board_9-Net-(FB1-Pad1)",
          "Board_9-Net-(Q1-Pad5)",
          "Board_9-Net-(J1-PadA5)",
          "Board_9-/QSPI_SD0",
          "Board_9-Net-(D2-Pad1)",
          "Board_9-+3V3",
          "Board_9-/7",
          "Board_9-/RGB_5V",
          "Board_9-/16",
          "Board_9-/A3",
          "Board_9-/9",
          "Board_9-/RST",
          "Board_9-GND",
          "Board_9-/10",
          "Board_9-/PORT+",
          "Board_9-/QSPI_SD1",
          "Board_9-/6",
          "Board_9-Net-(D1-Pad1)",
          "Board_9-/QSPI_CS"
        ]
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}