design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/work/stu/yzhu/ai-chip/hehe_eda/RainbowRio,tb_mesh,tb_mesh,flow completed,4h14m1s0ms,0h35m12s0ms,2397.1111111111113,9.0,1198.5555555555557,1.46,10580.94,10787,0,0,0,0,0,0,0,16,-1,-1,-1,1041545,84279,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,860281485.0,0.0,2.96,3.36,0.89,0.86,0.07,29989,443015,11738,424604,0,0,0,20099,137,8,421,497,5340,869,626,5369,1337,1064,31,1910,96178,0,98088,6752357.296,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,80.0,12.5, 80,3,1,50,153.18,153.6,0.3,0.8,sky130_fd_sc_hd,10,AREA 0
