<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="63" />
   <name preferredWidth="279" />
   <export preferredWidth="247" />
   <tags visible="1" />
   <defaultSlave visible="1" />
   <security visible="1" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="392" />
   <clocksource preferredWidth="393" />
   <frequency preferredWidth="392" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
