# Reading E:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do my_first_fpga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/My_design/my_first_fpga {E:/My_design/my_first_fpga/my_first_fpga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:30 on Feb 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/my_first_fpga" E:/My_design/my_first_fpga/my_first_fpga.v 
# -- Compiling module my_first_fpga
# 
# Top level modules:
# 	my_first_fpga
# End time: 11:08:30 on Feb 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/My_design/my_first_fpga/simulation/modelsim {E:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:30 on Feb 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/my_first_fpga/simulation/modelsim" E:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt 
# -- Compiling module my_first_fpga_vlg_tst
# 
# Top level modules:
# 	my_first_fpga_vlg_tst
# End time: 11:08:31 on Feb 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  my_first_fpga_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" my_first_fpga_vlg_tst 
# Start time: 11:08:31 on Feb 25,2019
# Loading work.my_first_fpga_vlg_tst
# Loading work.my_first_fpga
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 11:15:02 on Feb 25,2019, Elapsed time: 0:06:31
# Errors: 0, Warnings: 0
