Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct  7 14:37:54 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./report/Advios_timing_routed.rpt
| Design       : Advios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.024        0.000                      0                  105        0.155        0.000                      0                  105        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.024        0.000                      0                  105        0.155        0.000                      0                  105        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.339ns (47.069%)  route 2.630ns (52.931%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.973     0.973    grp_Advios_modulate_clock_fu_90/clk
    SLICE_X3Y46          FDRE                                         r  grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[1]/Q
                         net (fo=2, routed)           0.594     2.023    grp_Advios_modulate_clock_fu_90/clock_counter_V_reg[1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.679 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.679    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_5_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.793 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.793    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_10_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.907 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.907    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_9_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.021 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.021    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.355 f  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.816     4.172    grp_Advios_modulate_clock_fu_90/clock_counter_V_assi_fu_93_p2[18]
    SLICE_X0Y48          LUT6 (Prop_lut6_I5_O)        0.303     4.475 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_6/O
                         net (fo=1, routed)           0.802     5.277    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_6_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.124     5.401 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_2/O
                         net (fo=1, routed)           0.417     5.818    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_2_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I0_O)        0.124     5.942 r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_1/O
                         net (fo=1, routed)           0.000     5.942    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=40, unset)           0.924    10.924    grp_Advios_modulate_clock_fu_90/clk
    SLICE_X0Y48          FDRE                                         r  grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)        0.077    10.966    grp_Advios_modulate_clock_fu_90/tmp_1_reg_124_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 grp_Advios_LedControl_fu_70/counter_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_Advios_LedControl_fu_70/counter_V_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.410     0.410    grp_Advios_LedControl_fu_70/clk
    SLICE_X5Y47          FDRE                                         r  grp_Advios_LedControl_fu_70/counter_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_Advios_LedControl_fu_70/counter_V_reg[0]/Q
                         net (fo=6, routed)           0.110     0.661    grp_Advios_LedControl_fu_70/counter_V_reg__0[0]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.048     0.709 r  grp_Advios_LedControl_fu_70/counter_V[2]_i_1/O
                         net (fo=2, routed)           0.000     0.709    grp_Advios_LedControl_fu_70/v_V_1_fu_131_p2[2]
    SLICE_X4Y47          FDRE                                         r  grp_Advios_LedControl_fu_70/counter_V_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.432     0.432    grp_Advios_LedControl_fu_70/clk
    SLICE_X4Y47          FDRE                                         r  grp_Advios_LedControl_fu_70/counter_V_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.123     0.555    grp_Advios_LedControl_fu_70/counter_V_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48  clk_second_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48  clk_second_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48  clk_second_reg[0]/C



