Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 26d5c53f664444be99efb5c381859c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5Test_behav xil_defaultlib.Lab5Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:41]
ERROR: [VRFC 10-2063] Module <clock1> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <ring> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <counter1> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <counter2> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
