

================================================================
== Vitis HLS Report for 'neuron'
================================================================
* Date:           Sun Oct  6 21:48:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        neuron
* Solution:       neuron (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a75t-csg324-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.926 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Weight_Sum_Loop  |       48|       48|        14|          7|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     26|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        0|    5|    485|    411|    -|
|Memory           |        0|    -|     32|      3|    -|
|Multiplexer      |        -|    -|      -|    105|    -|
|Register         |        -|    -|    174|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    5|    691|    545|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      210|  180|  94400|  47200|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    2|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |neuron_io_s_axi_U                  |neuron_io_s_axi                 |        0|   0|   36|   40|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  485|  411|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |weights_U  |weights_ROM_AUTO_1R  |        0|  32|   3|    0|     6|   32|     1|          192|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  32|   3|    0|     6|   32|     1|          192|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_122_p2   |         +|   0|  0|  11|           3|           1|
    |ap_condition_201     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_116_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           8|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_54                    |   9|          2|   32|         64|
    |ap_NS_fsm                    |  33|          8|    1|          8|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_acc_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1         |   9|          2|    3|          6|
    |i_fu_58                      |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 105|         24|  106|        218|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_1_reg_213                |  32|   0|   32|          0|
    |acc_fu_54                    |  32|   0|   32|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_58                      |   3|   0|    3|          0|
    |icmp_ln16_reg_174            |   1|   0|    1|          0|
    |mul_reg_203                  |  32|   0|   32|          0|
    |weights_load_reg_193         |  32|   0|   32|          0|
    |x_load_reg_188               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 174|   0|  174|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_neuron_io_AWVALID  |   in|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_AWREADY  |  out|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_AWADDR   |   in|    4|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_WVALID   |   in|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_WREADY   |  out|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_WDATA    |   in|   32|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_WSTRB    |   in|    4|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_ARVALID  |   in|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_ARREADY  |  out|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_ARADDR   |   in|    4|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_RVALID   |  out|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_RREADY   |   in|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_RDATA    |  out|   32|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_RRESP    |  out|    2|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_BVALID   |  out|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_BREADY   |   in|    1|       s_axi|     neuron_io|   return void|
|s_axi_neuron_io_BRESP    |  out|    2|       s_axi|     neuron_io|   return void|
|ap_clk                   |   in|    1|  ap_ctrl_hs|        neuron|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|        neuron|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|        neuron|  return value|
|y                        |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld                 |  out|    1|      ap_vld|             y|       pointer|
|x_address0               |  out|    3|   ap_memory|             x|         array|
|x_ce0                    |  out|    1|   ap_memory|             x|         array|
|x_q0                     |   in|   32|   ap_memory|             x|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 7, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 17 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [HLS_Code/neuron.c:3]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln16 = store i3 0, i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 25 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln16 = store i32 0, i32 %acc" [HLS_Code/neuron.c:16]   --->   Operation 26 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [HLS_Code/neuron.c:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %i_1, i3 6" [HLS_Code/neuron.c:16]   --->   Operation 30 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.68ns)   --->   "%add_ln16 = add i3 %i_1, i3 1" [HLS_Code/neuron.c:16]   --->   Operation 31 'add' 'add_ln16' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end" [HLS_Code/neuron.c:16]   --->   Operation 32 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_1" [HLS_Code/neuron.c:16]   --->   Operation 33 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_cast" [HLS_Code/neuron.c:17]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%x_load = load i3 %x_addr" [HLS_Code/neuron.c:17]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i32 %weights, i64 0, i64 %i_cast" [HLS_Code/neuron.c:17]   --->   Operation 36 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%weights_load = load i3 %weights_addr" [HLS_Code/neuron.c:17]   --->   Operation 37 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln16 = store i3 %add_ln16, i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 39 [1/2] (2.15ns)   --->   "%x_load = load i3 %x_addr" [HLS_Code/neuron.c:17]   --->   Operation 39 'load' 'x_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 40 [1/2] (2.15ns)   --->   "%weights_load = load i3 %weights_addr" [HLS_Code/neuron.c:17]   --->   Operation 40 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %x_load" [HLS_Code/neuron.c:17]   --->   Operation 41 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 42 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 43 [3/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 43 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 44 [2/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 44 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 45 [1/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 45 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [HLS_Code/neuron.c:17]   --->   Operation 46 'load' 'acc_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 47 [7/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 47 'fadd' 'acc_1' <Predicate = (!icmp_ln16)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [HLS_Code/neuron.c:21]   --->   Operation 58 'load' 'acc_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %acc_load_1" [HLS_Code/neuron.c:21]   --->   Operation 59 'bitcast' 'bitcast_ln21' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %bitcast_ln21" [HLS_Code/neuron.c:21]   --->   Operation 60 'write' 'write_ln21' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [HLS_Code/neuron.c:22]   --->   Operation 61 'ret' 'ret_ln22' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 48 [6/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 48 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 49 [5/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 49 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 50 [4/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 50 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 51 [3/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 51 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 52 [2/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 52 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 53 [1/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 53 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.61>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [HLS_Code/neuron.c:12]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Code/neuron.c:16]   --->   Operation 55 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln16 = store i32 %acc_1, i32 %acc" [HLS_Code/neuron.c:16]   --->   Operation 56 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [HLS_Code/neuron.c:16]   --->   Operation 57 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                    (alloca           ) [ 011111111111111]
i                      (alloca           ) [ 010000000000000]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
store_ln16             (store            ) [ 000000000000000]
store_ln16             (store            ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
i_1                    (load             ) [ 000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000]
icmp_ln16              (icmp             ) [ 011111110000000]
add_ln16               (add              ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
i_cast                 (zext             ) [ 000000000000000]
x_addr                 (getelementptr    ) [ 001000000000000]
weights_addr           (getelementptr    ) [ 001000000000000]
store_ln16             (store            ) [ 000000000000000]
x_load                 (load             ) [ 000100000000000]
weights_load           (load             ) [ 000111100000000]
bitcast_ln17           (bitcast          ) [ 000011100000000]
mul                    (fmul             ) [ 011111111111110]
acc_load               (load             ) [ 011111101111110]
acc_1                  (fadd             ) [ 000000010000001]
speclooptripcount_ln12 (speclooptripcount) [ 000000000000000]
specloopname_ln16      (specloopname     ) [ 000000000000000]
store_ln16             (store            ) [ 000000000000000]
br_ln16                (br               ) [ 000000000000000]
acc_load_1             (load             ) [ 000000000000000]
bitcast_ln21           (bitcast          ) [ 000000000000000]
write_ln21             (write            ) [ 000000000000000]
ret_ln22               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="acc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln21_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/7 "/>
</bind>
</comp>

<comp id="69" class="1004" name="x_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="weights_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln16_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln16_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln16_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln16_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln16_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="bitcast_ln17_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="acc_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="6"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln16_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="13"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="acc_load_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="6"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bitcast_ln21_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/7 "/>
</bind>
</comp>

<comp id="159" class="1005" name="acc_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="icmp_ln16_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="178" class="1005" name="x_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="weights_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="x_load_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="193" class="1005" name="weights_load_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="198" class="1005" name="bitcast_ln17_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="203" class="1005" name="mul_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="208" class="1005" name="acc_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="acc_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="52" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="42" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="138"><net_src comp="122" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="162"><net_src comp="54" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="58" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="69" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="186"><net_src comp="82" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="191"><net_src comp="76" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="196"><net_src comp="89" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="201"><net_src comp="139" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="206"><net_src comp="99" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="211"><net_src comp="143" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="216"><net_src comp="95" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {7 }
 - Input state : 
	Port: neuron : x | {1 2 }
	Port: neuron : weights | {1 2 }
  - Chain level:
	State 1
		store_ln16 : 1
		store_ln16 : 1
		i_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		i_cast : 2
		x_addr : 3
		x_load : 4
		weights_addr : 3
		weights_load : 4
		store_ln16 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
		acc_1 : 1
		bitcast_ln21 : 1
		write_ln21 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_95       |    2    |   306   |   231   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_99       |    3    |   143   |   140   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln16_fu_116    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln16_fu_122    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln21_write_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |      i_cast_fu_128     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   449   |   393   |
|----------|------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|weights|    0   |   32   |    3   |
+-------+--------+--------+--------+
| Total |    0   |   32   |    3   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    acc_1_reg_213   |   32   |
|  acc_load_reg_208  |   32   |
|     acc_reg_159    |   32   |
|bitcast_ln17_reg_198|   32   |
|      i_reg_167     |    3   |
|  icmp_ln16_reg_174 |    1   |
|     mul_reg_203    |   32   |
|weights_addr_reg_183|    3   |
|weights_load_reg_193|   32   |
|   x_addr_reg_178   |    3   |
|   x_load_reg_188   |   32   |
+--------------------+--------+
|        Total       |   234  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_95    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_99    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||   6.44  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   449  |   393  |
|   Memory  |    0   |    -   |    -   |   32   |    3   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   234  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    6   |   715  |   432  |
+-----------+--------+--------+--------+--------+--------+
