
micropeta_ILI9341_Display_BlackPill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b0c  08004450  08004450  00005450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f5c  08005f5c  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  08005f5c  08005f5c  00006f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f64  08005f64  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f64  08005f64  00006f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f68  08005f68  00006f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005f6c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000060  08005fcc  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08005fcc  000072a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007fcf  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b34  00000000  00000000  0000f05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  00010b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c1  00000000  00000000  00011368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b41  00000000  00000000  00011929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e03  00000000  00000000  0002746a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084d50  00000000  00000000  0003126d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5fbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002318  00000000  00000000  000b6000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000c3  00000000  00000000  000b8318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004438 	.word	0x08004438

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08004438 	.word	0x08004438

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ILI9341_DrawHollowCircle>:
	us *= (SystemCoreClock / 1000000);
	while (us--);
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b089      	sub	sp, #36	@ 0x24
 8000574:	af00      	add	r7, sp, #0
 8000576:	4604      	mov	r4, r0
 8000578:	4608      	mov	r0, r1
 800057a:	4611      	mov	r1, r2
 800057c:	461a      	mov	r2, r3
 800057e:	4623      	mov	r3, r4
 8000580:	80fb      	strh	r3, [r7, #6]
 8000582:	4603      	mov	r3, r0
 8000584:	80bb      	strh	r3, [r7, #4]
 8000586:	460b      	mov	r3, r1
 8000588:	807b      	strh	r3, [r7, #2]
 800058a:	4613      	mov	r3, r2
 800058c:	803b      	strh	r3, [r7, #0]
	int x = radius-1;
 800058e:	887b      	ldrh	r3, [r7, #2]
 8000590:	3b01      	subs	r3, #1
 8000592:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 8000598:	2301      	movs	r3, #1
 800059a:	617b      	str	r3, [r7, #20]
	int dy = 1;
 800059c:	2301      	movs	r3, #1
 800059e:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 80005a0:	887b      	ldrh	r3, [r7, #2]
 80005a2:	005b      	lsls	r3, r3, #1
 80005a4:	697a      	ldr	r2, [r7, #20]
 80005a6:	1ad3      	subs	r3, r2, r3
 80005a8:	60fb      	str	r3, [r7, #12]

	while (x >= y)
 80005aa:	e08d      	b.n	80006c8 <ILI9341_DrawHollowCircle+0x158>
	{
		ILI9341_DrawPixel(X + x, Y + y, color);
 80005ac:	69fb      	ldr	r3, [r7, #28]
 80005ae:	b29a      	uxth	r2, r3
 80005b0:	88fb      	ldrh	r3, [r7, #6]
 80005b2:	4413      	add	r3, r2
 80005b4:	b298      	uxth	r0, r3
 80005b6:	69bb      	ldr	r3, [r7, #24]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	88bb      	ldrh	r3, [r7, #4]
 80005bc:	4413      	add	r3, r2
 80005be:	b29b      	uxth	r3, r3
 80005c0:	883a      	ldrh	r2, [r7, #0]
 80005c2:	4619      	mov	r1, r3
 80005c4:	f000 fd7e 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 80005c8:	69bb      	ldr	r3, [r7, #24]
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	88fb      	ldrh	r3, [r7, #6]
 80005ce:	4413      	add	r3, r2
 80005d0:	b298      	uxth	r0, r3
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	88bb      	ldrh	r3, [r7, #4]
 80005d8:	4413      	add	r3, r2
 80005da:	b29b      	uxth	r3, r3
 80005dc:	883a      	ldrh	r2, [r7, #0]
 80005de:	4619      	mov	r1, r3
 80005e0:	f000 fd70 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 80005e4:	69bb      	ldr	r3, [r7, #24]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	88fa      	ldrh	r2, [r7, #6]
 80005ea:	1ad3      	subs	r3, r2, r3
 80005ec:	b298      	uxth	r0, r3
 80005ee:	69fb      	ldr	r3, [r7, #28]
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	88bb      	ldrh	r3, [r7, #4]
 80005f4:	4413      	add	r3, r2
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	883a      	ldrh	r2, [r7, #0]
 80005fa:	4619      	mov	r1, r3
 80005fc:	f000 fd62 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	b29b      	uxth	r3, r3
 8000604:	88fa      	ldrh	r2, [r7, #6]
 8000606:	1ad3      	subs	r3, r2, r3
 8000608:	b298      	uxth	r0, r3
 800060a:	69bb      	ldr	r3, [r7, #24]
 800060c:	b29a      	uxth	r2, r3
 800060e:	88bb      	ldrh	r3, [r7, #4]
 8000610:	4413      	add	r3, r2
 8000612:	b29b      	uxth	r3, r3
 8000614:	883a      	ldrh	r2, [r7, #0]
 8000616:	4619      	mov	r1, r3
 8000618:	f000 fd54 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 800061c:	69fb      	ldr	r3, [r7, #28]
 800061e:	b29b      	uxth	r3, r3
 8000620:	88fa      	ldrh	r2, [r7, #6]
 8000622:	1ad3      	subs	r3, r2, r3
 8000624:	b298      	uxth	r0, r3
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	b29b      	uxth	r3, r3
 800062a:	88ba      	ldrh	r2, [r7, #4]
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	b29b      	uxth	r3, r3
 8000630:	883a      	ldrh	r2, [r7, #0]
 8000632:	4619      	mov	r1, r3
 8000634:	f000 fd46 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	b29b      	uxth	r3, r3
 800063c:	88fa      	ldrh	r2, [r7, #6]
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	b298      	uxth	r0, r3
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	b29b      	uxth	r3, r3
 8000646:	88ba      	ldrh	r2, [r7, #4]
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	b29b      	uxth	r3, r3
 800064c:	883a      	ldrh	r2, [r7, #0]
 800064e:	4619      	mov	r1, r3
 8000650:	f000 fd38 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000654:	69bb      	ldr	r3, [r7, #24]
 8000656:	b29a      	uxth	r2, r3
 8000658:	88fb      	ldrh	r3, [r7, #6]
 800065a:	4413      	add	r3, r2
 800065c:	b298      	uxth	r0, r3
 800065e:	69fb      	ldr	r3, [r7, #28]
 8000660:	b29b      	uxth	r3, r3
 8000662:	88ba      	ldrh	r2, [r7, #4]
 8000664:	1ad3      	subs	r3, r2, r3
 8000666:	b29b      	uxth	r3, r3
 8000668:	883a      	ldrh	r2, [r7, #0]
 800066a:	4619      	mov	r1, r3
 800066c:	f000 fd2a 	bl	80010c4 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	b29a      	uxth	r2, r3
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	4413      	add	r3, r2
 8000678:	b298      	uxth	r0, r3
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	b29b      	uxth	r3, r3
 800067e:	88ba      	ldrh	r2, [r7, #4]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	b29b      	uxth	r3, r3
 8000684:	883a      	ldrh	r2, [r7, #0]
 8000686:	4619      	mov	r1, r3
 8000688:	f000 fd1c 	bl	80010c4 <ILI9341_DrawPixel>

		if (err <= 0)
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b00      	cmp	r3, #0
 8000690:	dc09      	bgt.n	80006a6 <ILI9341_DrawHollowCircle+0x136>
		{
			y++;
 8000692:	69bb      	ldr	r3, [r7, #24]
 8000694:	3301      	adds	r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
			err += dy;
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	693b      	ldr	r3, [r7, #16]
 800069c:	4413      	add	r3, r2
 800069e:	60fb      	str	r3, [r7, #12]
			dy += 2;
 80006a0:	693b      	ldr	r3, [r7, #16]
 80006a2:	3302      	adds	r3, #2
 80006a4:	613b      	str	r3, [r7, #16]
		}

		if (err > 0)
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	dd0d      	ble.n	80006c8 <ILI9341_DrawHollowCircle+0x158>
		{
			x--;
 80006ac:	69fb      	ldr	r3, [r7, #28]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	61fb      	str	r3, [r7, #28]
			dx += 2;
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	3302      	adds	r3, #2
 80006b6:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 80006b8:	887b      	ldrh	r3, [r7, #2]
 80006ba:	425b      	negs	r3, r3
 80006bc:	005a      	lsls	r2, r3, #1
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	4413      	add	r3, r2
 80006c2:	68fa      	ldr	r2, [r7, #12]
 80006c4:	4413      	add	r3, r2
 80006c6:	60fb      	str	r3, [r7, #12]
	while (x >= y)
 80006c8:	69fa      	ldr	r2, [r7, #28]
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	f6bf af6d 	bge.w	80005ac <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 80006d2:	bf00      	nop
 80006d4:	bf00      	nop
 80006d6:	3724      	adds	r7, #36	@ 0x24
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd90      	pop	{r4, r7, pc}

080006dc <ILI9341_DrawFilledCircle>:

void ILI9341_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 80006dc:	b590      	push	{r4, r7, lr}
 80006de:	b08b      	sub	sp, #44	@ 0x2c
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4604      	mov	r4, r0
 80006e4:	4608      	mov	r0, r1
 80006e6:	4611      	mov	r1, r2
 80006e8:	461a      	mov	r2, r3
 80006ea:	4623      	mov	r3, r4
 80006ec:	80fb      	strh	r3, [r7, #6]
 80006ee:	4603      	mov	r3, r0
 80006f0:	80bb      	strh	r3, [r7, #4]
 80006f2:	460b      	mov	r3, r1
 80006f4:	807b      	strh	r3, [r7, #2]
 80006f6:	4613      	mov	r3, r2
 80006f8:	803b      	strh	r3, [r7, #0]

	int x = radius;
 80006fa:	887b      	ldrh	r3, [r7, #2]
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
	int y = 0;
 80006fe:	2300      	movs	r3, #0
 8000700:	623b      	str	r3, [r7, #32]
	int xChange = 1 - (radius << 1);
 8000702:	887b      	ldrh	r3, [r7, #2]
 8000704:	005b      	lsls	r3, r3, #1
 8000706:	f1c3 0301 	rsb	r3, r3, #1
 800070a:	61fb      	str	r3, [r7, #28]
	int yChange = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	61bb      	str	r3, [r7, #24]
	int radiusError = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]

	while (x >= y)
 8000714:	e061      	b.n	80007da <ILI9341_DrawFilledCircle+0xfe>
	{
		for (int i = X - x; i <= X + x; i++)
 8000716:	88fa      	ldrh	r2, [r7, #6]
 8000718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800071a:	1ad3      	subs	r3, r2, r3
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	e018      	b.n	8000752 <ILI9341_DrawFilledCircle+0x76>
		{
			ILI9341_DrawPixel(i, Y + y,color);
 8000720:	693b      	ldr	r3, [r7, #16]
 8000722:	b298      	uxth	r0, r3
 8000724:	6a3b      	ldr	r3, [r7, #32]
 8000726:	b29a      	uxth	r2, r3
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	4413      	add	r3, r2
 800072c:	b29b      	uxth	r3, r3
 800072e:	883a      	ldrh	r2, [r7, #0]
 8000730:	4619      	mov	r1, r3
 8000732:	f000 fcc7 	bl	80010c4 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - y,color);
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	b298      	uxth	r0, r3
 800073a:	6a3b      	ldr	r3, [r7, #32]
 800073c:	b29b      	uxth	r3, r3
 800073e:	88ba      	ldrh	r2, [r7, #4]
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	b29b      	uxth	r3, r3
 8000744:	883a      	ldrh	r2, [r7, #0]
 8000746:	4619      	mov	r1, r3
 8000748:	f000 fcbc 	bl	80010c4 <ILI9341_DrawPixel>
		for (int i = X - x; i <= X + x; i++)
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	3301      	adds	r3, #1
 8000750:	613b      	str	r3, [r7, #16]
 8000752:	88fa      	ldrh	r2, [r7, #6]
 8000754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000756:	4413      	add	r3, r2
 8000758:	693a      	ldr	r2, [r7, #16]
 800075a:	429a      	cmp	r2, r3
 800075c:	dde0      	ble.n	8000720 <ILI9341_DrawFilledCircle+0x44>
		}

		for (int i = X - y; i <= X + y; i++)
 800075e:	88fa      	ldrh	r2, [r7, #6]
 8000760:	6a3b      	ldr	r3, [r7, #32]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	e018      	b.n	800079a <ILI9341_DrawFilledCircle+0xbe>
		{
			ILI9341_DrawPixel(i, Y + x,color);
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	b298      	uxth	r0, r3
 800076c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800076e:	b29a      	uxth	r2, r3
 8000770:	88bb      	ldrh	r3, [r7, #4]
 8000772:	4413      	add	r3, r2
 8000774:	b29b      	uxth	r3, r3
 8000776:	883a      	ldrh	r2, [r7, #0]
 8000778:	4619      	mov	r1, r3
 800077a:	f000 fca3 	bl	80010c4 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - x,color);
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	b298      	uxth	r0, r3
 8000782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000784:	b29b      	uxth	r3, r3
 8000786:	88ba      	ldrh	r2, [r7, #4]
 8000788:	1ad3      	subs	r3, r2, r3
 800078a:	b29b      	uxth	r3, r3
 800078c:	883a      	ldrh	r2, [r7, #0]
 800078e:	4619      	mov	r1, r3
 8000790:	f000 fc98 	bl	80010c4 <ILI9341_DrawPixel>
		for (int i = X - y; i <= X + y; i++)
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	3301      	adds	r3, #1
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	88fa      	ldrh	r2, [r7, #6]
 800079c:	6a3b      	ldr	r3, [r7, #32]
 800079e:	4413      	add	r3, r2
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	429a      	cmp	r2, r3
 80007a4:	dde0      	ble.n	8000768 <ILI9341_DrawFilledCircle+0x8c>
		}

		y++;
 80007a6:	6a3b      	ldr	r3, [r7, #32]
 80007a8:	3301      	adds	r3, #1
 80007aa:	623b      	str	r3, [r7, #32]
		radiusError += yChange;
 80007ac:	697a      	ldr	r2, [r7, #20]
 80007ae:	69bb      	ldr	r3, [r7, #24]
 80007b0:	4413      	add	r3, r2
 80007b2:	617b      	str	r3, [r7, #20]
		yChange += 2;
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	3302      	adds	r3, #2
 80007b8:	61bb      	str	r3, [r7, #24]

		if (((radiusError << 1) + xChange) > 0)
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	005a      	lsls	r2, r3, #1
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	4413      	add	r3, r2
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	dd09      	ble.n	80007da <ILI9341_DrawFilledCircle+0xfe>
		{
			x--;
 80007c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007c8:	3b01      	subs	r3, #1
 80007ca:	627b      	str	r3, [r7, #36]	@ 0x24
			radiusError += xChange;
 80007cc:	697a      	ldr	r2, [r7, #20]
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	4413      	add	r3, r2
 80007d2:	617b      	str	r3, [r7, #20]
			xChange += 2;
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	3302      	adds	r3, #2
 80007d8:	61fb      	str	r3, [r7, #28]
	while (x >= y)
 80007da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007dc:	6a3b      	ldr	r3, [r7, #32]
 80007de:	429a      	cmp	r2, r3
 80007e0:	da99      	bge.n	8000716 <ILI9341_DrawFilledCircle+0x3a>
		}
	}
}
 80007e2:	bf00      	nop
 80007e4:	bf00      	nop
 80007e6:	372c      	adds	r7, #44	@ 0x2c
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd90      	pop	{r4, r7, pc}

080007ec <ILI9341_DrawHollowRectangleCoord>:

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b087      	sub	sp, #28
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4604      	mov	r4, r0
 80007f4:	4608      	mov	r0, r1
 80007f6:	4611      	mov	r1, r2
 80007f8:	461a      	mov	r2, r3
 80007fa:	4623      	mov	r3, r4
 80007fc:	80fb      	strh	r3, [r7, #6]
 80007fe:	4603      	mov	r3, r0
 8000800:	80bb      	strh	r3, [r7, #4]
 8000802:	460b      	mov	r3, r1
 8000804:	807b      	strh	r3, [r7, #2]
 8000806:	4613      	mov	r3, r2
 8000808:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 800080e:	2300      	movs	r3, #0
 8000810:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 800081a:	f04f 0300 	mov.w	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 8000820:	887a      	ldrh	r2, [r7, #2]
 8000822:	88fb      	ldrh	r3, [r7, #6]
 8000824:	1ad3      	subs	r3, r2, r3
 8000826:	ee07 3a90 	vmov	s15, r3
 800082a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800082e:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negX = 1;
 8000832:	edd7 7a03 	vldr	s15, [r7, #12]
 8000836:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800083a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083e:	d501      	bpl.n	8000844 <ILI9341_DrawHollowRectangleCoord+0x58>
 8000840:	2301      	movs	r3, #1
 8000842:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000844:	f04f 0300 	mov.w	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 800084a:	883a      	ldrh	r2, [r7, #0]
 800084c:	88bb      	ldrh	r3, [r7, #4]
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	ee07 3a90 	vmov	s15, r3
 8000854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000858:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negY = 1;
 800085c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000860:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000868:	d501      	bpl.n	800086e <ILI9341_DrawHollowRectangleCoord+0x82>
 800086a:	2301      	movs	r3, #1
 800086c:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 800086e:	7cfb      	ldrb	r3, [r7, #19]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d104      	bne.n	800087e <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 8000874:	887a      	ldrh	r2, [r7, #2]
 8000876:	88fb      	ldrh	r3, [r7, #6]
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	82fb      	strh	r3, [r7, #22]
 800087c:	e003      	b.n	8000886 <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 800087e:	88fa      	ldrh	r2, [r7, #6]
 8000880:	887b      	ldrh	r3, [r7, #2]
 8000882:	1ad3      	subs	r3, r2, r3
 8000884:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 8000886:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000888:	8afa      	ldrh	r2, [r7, #22]
 800088a:	88b9      	ldrh	r1, [r7, #4]
 800088c:	88f8      	ldrh	r0, [r7, #6]
 800088e:	f000 fcdb 	bl	8001248 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 8000892:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000894:	8afa      	ldrh	r2, [r7, #22]
 8000896:	8839      	ldrh	r1, [r7, #0]
 8000898:	88f8      	ldrh	r0, [r7, #6]
 800089a:	f000 fcd5 	bl	8001248 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 800089e:	7cbb      	ldrb	r3, [r7, #18]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d104      	bne.n	80008ae <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 80008a4:	883a      	ldrh	r2, [r7, #0]
 80008a6:	88bb      	ldrh	r3, [r7, #4]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	82bb      	strh	r3, [r7, #20]
 80008ac:	e003      	b.n	80008b6 <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 80008ae:	88ba      	ldrh	r2, [r7, #4]
 80008b0:	883b      	ldrh	r3, [r7, #0]
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 80008b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008b8:	8aba      	ldrh	r2, [r7, #20]
 80008ba:	88b9      	ldrh	r1, [r7, #4]
 80008bc:	88f8      	ldrh	r0, [r7, #6]
 80008be:	f000 fd07 	bl	80012d0 <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 80008c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008c4:	8aba      	ldrh	r2, [r7, #20]
 80008c6:	88b9      	ldrh	r1, [r7, #4]
 80008c8:	8878      	ldrh	r0, [r7, #2]
 80008ca:	f000 fd01 	bl	80012d0 <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 80008ce:	8afb      	ldrh	r3, [r7, #22]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d102      	bne.n	80008da <ILI9341_DrawHollowRectangleCoord+0xee>
 80008d4:	8abb      	ldrh	r3, [r7, #20]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d005      	beq.n	80008e6 <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 80008da:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80008dc:	8839      	ldrh	r1, [r7, #0]
 80008de:	887b      	ldrh	r3, [r7, #2]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f000 fbef 	bl	80010c4 <ILI9341_DrawPixel>
	}
}
 80008e6:	bf00      	nop
 80008e8:	371c      	adds	r7, #28
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd90      	pop	{r4, r7, pc}

080008ee <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80008ee:	b590      	push	{r4, r7, lr}
 80008f0:	b08d      	sub	sp, #52	@ 0x34
 80008f2:	af02      	add	r7, sp, #8
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	4611      	mov	r1, r2
 80008f8:	461a      	mov	r2, r3
 80008fa:	4603      	mov	r3, r0
 80008fc:	73fb      	strb	r3, [r7, #15]
 80008fe:	460b      	mov	r3, r1
 8000900:	81bb      	strh	r3, [r7, #12]
 8000902:	4613      	mov	r3, r2
 8000904:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	2b1e      	cmp	r3, #30
 800090a:	d964      	bls.n	80009d6 <ILI9341_DrawChar+0xe8>
 800090c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000910:	2b00      	cmp	r3, #0
 8000912:	db60      	blt.n	80009d6 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	3301      	adds	r3, #1
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	3302      	adds	r3, #2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	3303      	adds	r3, #3
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	3b20      	subs	r3, #32
 8000936:	7ffa      	ldrb	r2, [r7, #31]
 8000938:	fb02 f303 	mul.w	r3, r2, r3
 800093c:	3304      	adds	r3, #4
 800093e:	68ba      	ldr	r2, [r7, #8]
 8000940:	4413      	add	r3, r2
 8000942:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000944:	7fbb      	ldrb	r3, [r7, #30]
 8000946:	b29a      	uxth	r2, r3
 8000948:	7f7b      	ldrb	r3, [r7, #29]
 800094a:	b29c      	uxth	r4, r3
 800094c:	88f9      	ldrh	r1, [r7, #6]
 800094e:	89b8      	ldrh	r0, [r7, #12]
 8000950:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	4623      	mov	r3, r4
 8000956:	f000 fc1b 	bl	8001190 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
 800095e:	e035      	b.n	80009cc <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
 8000964:	e02b      	b.n	80009be <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000966:	7f3b      	ldrb	r3, [r7, #28]
 8000968:	6a3a      	ldr	r2, [r7, #32]
 800096a:	fb03 f202 	mul.w	r2, r3, r2
 800096e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000970:	10db      	asrs	r3, r3, #3
 8000972:	f003 031f 	and.w	r3, r3, #31
 8000976:	4413      	add	r3, r2
 8000978:	3301      	adds	r3, #1
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	4413      	add	r3, r2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000984:	f003 0307 	and.w	r3, r3, #7
 8000988:	2201      	movs	r2, #1
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000990:	7dfa      	ldrb	r2, [r7, #23]
 8000992:	7dbb      	ldrb	r3, [r7, #22]
 8000994:	4013      	ands	r3, r2
 8000996:	b2db      	uxtb	r3, r3
 8000998:	2b00      	cmp	r3, #0
 800099a:	d00d      	beq.n	80009b8 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	b29a      	uxth	r2, r3
 80009a0:	89bb      	ldrh	r3, [r7, #12]
 80009a2:	4413      	add	r3, r2
 80009a4:	b298      	uxth	r0, r3
 80009a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	88fb      	ldrh	r3, [r7, #6]
 80009ac:	4413      	add	r3, r2
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80009b2:	4619      	mov	r1, r3
 80009b4:	f000 fb86 	bl	80010c4 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 80009b8:	6a3b      	ldr	r3, [r7, #32]
 80009ba:	3301      	adds	r3, #1
 80009bc:	623b      	str	r3, [r7, #32]
 80009be:	7fbb      	ldrb	r3, [r7, #30]
 80009c0:	6a3a      	ldr	r2, [r7, #32]
 80009c2:	429a      	cmp	r2, r3
 80009c4:	dbcf      	blt.n	8000966 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80009c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c8:	3301      	adds	r3, #1
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80009cc:	7f7b      	ldrb	r3, [r7, #29]
 80009ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d0:	429a      	cmp	r2, r3
 80009d2:	dbc5      	blt.n	8000960 <ILI9341_DrawChar+0x72>
 80009d4:	e000      	b.n	80009d8 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80009d6:	bf00      	nop
			}
		}
	}
}
 80009d8:	372c      	adds	r7, #44	@ 0x2c
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd90      	pop	{r4, r7, pc}

080009de <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b08a      	sub	sp, #40	@ 0x28
 80009e2:	af02      	add	r7, sp, #8
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	4611      	mov	r1, r2
 80009ea:	461a      	mov	r2, r3
 80009ec:	460b      	mov	r3, r1
 80009ee:	80fb      	strh	r3, [r7, #6]
 80009f0:	4613      	mov	r3, r2
 80009f2:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	3301      	adds	r3, #1
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000a02:	e02d      	b.n	8000a60 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	7818      	ldrb	r0, [r3, #0]
 8000a08:	88b9      	ldrh	r1, [r7, #4]
 8000a0a:	88fa      	ldrh	r2, [r7, #6]
 8000a0c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	460b      	mov	r3, r1
 8000a16:	68b9      	ldr	r1, [r7, #8]
 8000a18:	f7ff ff69 	bl	80008ee <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	3b20      	subs	r3, #32
 8000a22:	7ffa      	ldrb	r2, [r7, #31]
 8000a24:	fb02 f303 	mul.w	r3, r2, r3
 8000a28:	3304      	adds	r3, #4
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000a36:	7dfb      	ldrb	r3, [r7, #23]
 8000a38:	1c9a      	adds	r2, r3, #2
 8000a3a:	7fbb      	ldrb	r3, [r7, #30]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	da07      	bge.n	8000a50 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000a40:	7dfb      	ldrb	r3, [r7, #23]
 8000a42:	b29a      	uxth	r2, r3
 8000a44:	88fb      	ldrh	r3, [r7, #6]
 8000a46:	4413      	add	r3, r2
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	3302      	adds	r3, #2
 8000a4c:	80fb      	strh	r3, [r7, #6]
 8000a4e:	e004      	b.n	8000a5a <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8000a50:	7fbb      	ldrb	r3, [r7, #30]
 8000a52:	b29a      	uxth	r2, r3
 8000a54:	88fb      	ldrh	r3, [r7, #6]
 8000a56:	4413      	add	r3, r2
 8000a58:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	60fb      	str	r3, [r7, #12]
	while (*str)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1cd      	bne.n	8000a04 <ILI9341_DrawText+0x26>
	}
}
 8000a68:	bf00      	nop
 8000a6a:	bf00      	nop
 8000a6c:	3720      	adds	r7, #32
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4a06      	ldr	r2, [pc, #24]	@ (8000a98 <HAL_SPI_TxCpltCallback+0x24>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d104      	bne.n	8000a8e <HAL_SPI_TxCpltCallback+0x1a>
  {
	  HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	2110      	movs	r1, #16
 8000a88:	4804      	ldr	r0, [pc, #16]	@ (8000a9c <HAL_SPI_TxCpltCallback+0x28>)
 8000a8a:	f001 fefd 	bl	8002888 <HAL_GPIO_WritePin>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	2000007c 	.word	0x2000007c
 8000a9c:	40020000 	.word	0x40020000

08000aa0 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000aaa:	bf00      	nop
 8000aac:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <ILI9341_SPI_Tx+0x30>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	f003 0302 	and.w	r3, r3, #2
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d1f8      	bne.n	8000aac <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	2201      	movs	r2, #1
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4803      	ldr	r0, [pc, #12]	@ (8000ad0 <ILI9341_SPI_Tx+0x30>)
 8000ac2:	f002 fced 	bl	80034a0 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	2000007c 	.word	0x2000007c

08000ad4 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	460b      	mov	r3, r1
 8000ade:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000ae0:	bf00      	nop
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <ILI9341_SPI_TxBuffer+0x30>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	f003 0302 	and.w	r3, r3, #2
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d1f8      	bne.n	8000ae2 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8000af0:	887b      	ldrh	r3, [r7, #2]
 8000af2:	461a      	mov	r2, r3
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	4803      	ldr	r0, [pc, #12]	@ (8000b04 <ILI9341_SPI_TxBuffer+0x30>)
 8000af8:	f002 fcd2 	bl	80034a0 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	2000007c 	.word	0x2000007c

08000b08 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET);	//command
 8000b12:	2200      	movs	r2, #0
 8000b14:	2102      	movs	r1, #2
 8000b16:	4808      	ldr	r0, [pc, #32]	@ (8000b38 <ILI9341_WriteCommand+0x30>)
 8000b18:	f001 feb6 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);	//select
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2110      	movs	r1, #16
 8000b20:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <ILI9341_WriteCommand+0x30>)
 8000b22:	f001 feb1 	bl	8002888 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ffb9 	bl	8000aa0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);	//deselect
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40020000 	.word	0x40020000

08000b3c <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);	//data
 8000b46:	2201      	movs	r2, #1
 8000b48:	2102      	movs	r1, #2
 8000b4a:	4808      	ldr	r0, [pc, #32]	@ (8000b6c <ILI9341_WriteData+0x30>)
 8000b4c:	f001 fe9c 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);	//select
 8000b50:	2200      	movs	r2, #0
 8000b52:	2110      	movs	r1, #16
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <ILI9341_WriteData+0x30>)
 8000b56:	f001 fe97 	bl	8002888 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff ff9f 	bl	8000aa0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);	//deselect
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40020000 	.word	0x40020000

08000b70 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);	//data
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2102      	movs	r1, #2
 8000b80:	4808      	ldr	r0, [pc, #32]	@ (8000ba4 <ILI9341_WriteBuffer+0x34>)
 8000b82:	f001 fe81 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);	//select
 8000b86:	2200      	movs	r2, #0
 8000b88:	2110      	movs	r1, #16
 8000b8a:	4806      	ldr	r0, [pc, #24]	@ (8000ba4 <ILI9341_WriteBuffer+0x34>)
 8000b8c:	f001 fe7c 	bl	8002888 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	4619      	mov	r1, r3
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff ff9d 	bl	8000ad4 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);	//deselect
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40020000 	.word	0x40020000

08000ba8 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4604      	mov	r4, r0
 8000bb0:	4608      	mov	r0, r1
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4623      	mov	r3, r4
 8000bb8:	80fb      	strh	r3, [r7, #6]
 8000bba:	4603      	mov	r3, r0
 8000bbc:	80bb      	strh	r3, [r7, #4]
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	807b      	strh	r3, [r7, #2]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	0a1b      	lsrs	r3, r3, #8
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8000be0:	887b      	ldrh	r3, [r7, #2]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8000be6:	202a      	movs	r0, #42	@ 0x2a
 8000be8:	f7ff ff8e 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	2104      	movs	r1, #4
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff ffbc 	bl	8000b70 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8000bf8:	88bb      	ldrh	r3, [r7, #4]
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8000c02:	88bb      	ldrh	r3, [r7, #4]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	0a1b      	lsrs	r3, r3, #8
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8000c12:	883b      	ldrh	r3, [r7, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8000c18:	202b      	movs	r0, #43	@ 0x2b
 8000c1a:	f7ff ff75 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000c1e:	f107 030c 	add.w	r3, r7, #12
 8000c22:	2104      	movs	r1, #4
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ffa3 	bl	8000b70 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8000c2a:	202c      	movs	r0, #44	@ 0x2c
 8000c2c:	f7ff ff6c 	bl	8000b08 <ILI9341_WriteCommand>
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd90      	pop	{r4, r7, pc}

08000c38 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TFT_RESET_GPIO_Port, TFT_RESET_Pin, GPIO_PIN_RESET);	//Disable
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2108      	movs	r1, #8
 8000c40:	480c      	ldr	r0, [pc, #48]	@ (8000c74 <ILI9341_Reset+0x3c>)
 8000c42:	f001 fe21 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000c46:	200a      	movs	r0, #10
 8000c48:	f000 ffd2 	bl	8001bf0 <HAL_Delay>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);		//Select
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2110      	movs	r1, #16
 8000c50:	4808      	ldr	r0, [pc, #32]	@ (8000c74 <ILI9341_Reset+0x3c>)
 8000c52:	f001 fe19 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000c56:	200a      	movs	r0, #10
 8000c58:	f000 ffca 	bl	8001bf0 <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RESET_GPIO_Port, TFT_RESET_Pin, GPIO_PIN_SET);		//Enable
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	2108      	movs	r1, #8
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <ILI9341_Reset+0x3c>)
 8000c62:	f001 fe11 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET); 		//Deselect
 8000c66:	2201      	movs	r2, #1
 8000c68:	2110      	movs	r1, #16
 8000c6a:	4802      	ldr	r0, [pc, #8]	@ (8000c74 <ILI9341_Reset+0x3c>)
 8000c6c:	f001 fe0c 	bl	8002888 <HAL_GPIO_WritePin>
}
 8000c70:	bf00      	nop
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40020000 	.word	0x40020000

08000c78 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TFT_RESET_GPIO_Port, TFT_RESET_Pin, GPIO_PIN_SET);		//Enable
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2108      	movs	r1, #8
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9341_Enable+0x14>)
 8000c82:	f001 fe01 	bl	8002888 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000c94:	f7ff fff0 	bl	8000c78 <ILI9341_Enable>
	ILI9341_Reset();
 8000c98:	f7ff ffce 	bl	8000c38 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f7ff ff33 	bl	8000b08 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000ca2:	200a      	movs	r0, #10
 8000ca4:	f000 ffa4 	bl	8001bf0 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000ca8:	20cb      	movs	r0, #203	@ 0xcb
 8000caa:	f7ff ff2d 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000cae:	2039      	movs	r0, #57	@ 0x39
 8000cb0:	f7ff ff44 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8000cb4:	202c      	movs	r0, #44	@ 0x2c
 8000cb6:	f7ff ff41 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff ff3e 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000cc0:	2034      	movs	r0, #52	@ 0x34
 8000cc2:	f7ff ff3b 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8000cc6:	2002      	movs	r0, #2
 8000cc8:	f7ff ff38 	bl	8000b3c <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8000ccc:	20cf      	movs	r0, #207	@ 0xcf
 8000cce:	f7ff ff1b 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f7ff ff32 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000cd8:	20c1      	movs	r0, #193	@ 0xc1
 8000cda:	f7ff ff2f 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8000cde:	2030      	movs	r0, #48	@ 0x30
 8000ce0:	f7ff ff2c 	bl	8000b3c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8000ce4:	20e8      	movs	r0, #232	@ 0xe8
 8000ce6:	f7ff ff0f 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8000cea:	2085      	movs	r0, #133	@ 0x85
 8000cec:	f7ff ff26 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f7ff ff23 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8000cf6:	2078      	movs	r0, #120	@ 0x78
 8000cf8:	f7ff ff20 	bl	8000b3c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8000cfc:	20ea      	movs	r0, #234	@ 0xea
 8000cfe:	f7ff ff03 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff ff1a 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff ff17 	bl	8000b3c <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000d0e:	20ed      	movs	r0, #237	@ 0xed
 8000d10:	f7ff fefa 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000d14:	2064      	movs	r0, #100	@ 0x64
 8000d16:	f7ff ff11 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000d1a:	2003      	movs	r0, #3
 8000d1c:	f7ff ff0e 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000d20:	2012      	movs	r0, #18
 8000d22:	f7ff ff0b 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000d26:	2081      	movs	r0, #129	@ 0x81
 8000d28:	f7ff ff08 	bl	8000b3c <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8000d2c:	20f7      	movs	r0, #247	@ 0xf7
 8000d2e:	f7ff feeb 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000d32:	2020      	movs	r0, #32
 8000d34:	f7ff ff02 	bl	8000b3c <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000d38:	20c0      	movs	r0, #192	@ 0xc0
 8000d3a:	f7ff fee5 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000d3e:	2023      	movs	r0, #35	@ 0x23
 8000d40:	f7ff fefc 	bl	8000b3c <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000d44:	20c1      	movs	r0, #193	@ 0xc1
 8000d46:	f7ff fedf 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000d4a:	2010      	movs	r0, #16
 8000d4c:	f7ff fef6 	bl	8000b3c <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000d50:	20c5      	movs	r0, #197	@ 0xc5
 8000d52:	f7ff fed9 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000d56:	203e      	movs	r0, #62	@ 0x3e
 8000d58:	f7ff fef0 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8000d5c:	2028      	movs	r0, #40	@ 0x28
 8000d5e:	f7ff feed 	bl	8000b3c <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000d62:	20c7      	movs	r0, #199	@ 0xc7
 8000d64:	f7ff fed0 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000d68:	2086      	movs	r0, #134	@ 0x86
 8000d6a:	f7ff fee7 	bl	8000b3c <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000d6e:	2036      	movs	r0, #54	@ 0x36
 8000d70:	f7ff feca 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000d74:	2048      	movs	r0, #72	@ 0x48
 8000d76:	f7ff fee1 	bl	8000b3c <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000d7a:	203a      	movs	r0, #58	@ 0x3a
 8000d7c:	f7ff fec4 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000d80:	2055      	movs	r0, #85	@ 0x55
 8000d82:	f7ff fedb 	bl	8000b3c <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000d86:	20b1      	movs	r0, #177	@ 0xb1
 8000d88:	f7ff febe 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	f7ff fed5 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000d92:	2018      	movs	r0, #24
 8000d94:	f7ff fed2 	bl	8000b3c <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000d98:	20b6      	movs	r0, #182	@ 0xb6
 8000d9a:	f7ff feb5 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000d9e:	2008      	movs	r0, #8
 8000da0:	f7ff fecc 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000da4:	2082      	movs	r0, #130	@ 0x82
 8000da6:	f7ff fec9 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000daa:	2027      	movs	r0, #39	@ 0x27
 8000dac:	f7ff fec6 	bl	8000b3c <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000db0:	20f2      	movs	r0, #242	@ 0xf2
 8000db2:	f7ff fea9 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000db6:	2000      	movs	r0, #0
 8000db8:	f7ff fec0 	bl	8000b3c <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000dbc:	2026      	movs	r0, #38	@ 0x26
 8000dbe:	f7ff fea3 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f7ff feba 	bl	8000b3c <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000dc8:	20e0      	movs	r0, #224	@ 0xe0
 8000dca:	f7ff fe9d 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000dce:	200f      	movs	r0, #15
 8000dd0:	f7ff feb4 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000dd4:	2031      	movs	r0, #49	@ 0x31
 8000dd6:	f7ff feb1 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000dda:	202b      	movs	r0, #43	@ 0x2b
 8000ddc:	f7ff feae 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000de0:	200c      	movs	r0, #12
 8000de2:	f7ff feab 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000de6:	200e      	movs	r0, #14
 8000de8:	f7ff fea8 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000dec:	2008      	movs	r0, #8
 8000dee:	f7ff fea5 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000df2:	204e      	movs	r0, #78	@ 0x4e
 8000df4:	f7ff fea2 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000df8:	20f1      	movs	r0, #241	@ 0xf1
 8000dfa:	f7ff fe9f 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000dfe:	2037      	movs	r0, #55	@ 0x37
 8000e00:	f7ff fe9c 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000e04:	2007      	movs	r0, #7
 8000e06:	f7ff fe99 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000e0a:	2010      	movs	r0, #16
 8000e0c:	f7ff fe96 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000e10:	2003      	movs	r0, #3
 8000e12:	f7ff fe93 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000e16:	200e      	movs	r0, #14
 8000e18:	f7ff fe90 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000e1c:	2009      	movs	r0, #9
 8000e1e:	f7ff fe8d 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000e22:	2000      	movs	r0, #0
 8000e24:	f7ff fe8a 	bl	8000b3c <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000e28:	20e1      	movs	r0, #225	@ 0xe1
 8000e2a:	f7ff fe6d 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f7ff fe84 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000e34:	200e      	movs	r0, #14
 8000e36:	f7ff fe81 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000e3a:	2014      	movs	r0, #20
 8000e3c:	f7ff fe7e 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000e40:	2003      	movs	r0, #3
 8000e42:	f7ff fe7b 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000e46:	2011      	movs	r0, #17
 8000e48:	f7ff fe78 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000e4c:	2007      	movs	r0, #7
 8000e4e:	f7ff fe75 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000e52:	2031      	movs	r0, #49	@ 0x31
 8000e54:	f7ff fe72 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000e58:	20c1      	movs	r0, #193	@ 0xc1
 8000e5a:	f7ff fe6f 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000e5e:	2048      	movs	r0, #72	@ 0x48
 8000e60:	f7ff fe6c 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000e64:	2008      	movs	r0, #8
 8000e66:	f7ff fe69 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000e6a:	200f      	movs	r0, #15
 8000e6c:	f7ff fe66 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000e70:	200c      	movs	r0, #12
 8000e72:	f7ff fe63 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000e76:	2031      	movs	r0, #49	@ 0x31
 8000e78:	f7ff fe60 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000e7c:	2036      	movs	r0, #54	@ 0x36
 8000e7e:	f7ff fe5d 	bl	8000b3c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000e82:	200f      	movs	r0, #15
 8000e84:	f7ff fe5a 	bl	8000b3c <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000e88:	2011      	movs	r0, #17
 8000e8a:	f7ff fe3d 	bl	8000b08 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000e8e:	2064      	movs	r0, #100	@ 0x64
 8000e90:	f000 feae 	bl	8001bf0 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000e94:	2029      	movs	r0, #41	@ 0x29
 8000e96:	f7ff fe37 	bl	8000b08 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f000 f802 	bl	8000ea4 <ILI9341_SetRotation>
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000eae:	2036      	movs	r0, #54	@ 0x36
 8000eb0:	f7ff fe2a 	bl	8000b08 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f000 fe9b 	bl	8001bf0 <HAL_Delay>

	switch(rotation)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d837      	bhi.n	8000f30 <ILI9341_SetRotation+0x8c>
 8000ec0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ec8 <ILI9341_SetRotation+0x24>)
 8000ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec6:	bf00      	nop
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000eef 	.word	0x08000eef
 8000ed0:	08000f05 	.word	0x08000f05
 8000ed4:	08000f1b 	.word	0x08000f1b
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000ed8:	2048      	movs	r0, #72	@ 0x48
 8000eda:	f7ff fe2f 	bl	8000b3c <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <ILI9341_SetRotation+0x98>)
 8000ee0:	22f0      	movs	r2, #240	@ 0xf0
 8000ee2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <ILI9341_SetRotation+0x9c>)
 8000ee6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000eea:	801a      	strh	r2, [r3, #0]
		break;
 8000eec:	e021      	b.n	8000f32 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000eee:	2028      	movs	r0, #40	@ 0x28
 8000ef0:	f7ff fe24 	bl	8000b3c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <ILI9341_SetRotation+0x98>)
 8000ef6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000efa:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000efc:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <ILI9341_SetRotation+0x9c>)
 8000efe:	22f0      	movs	r2, #240	@ 0xf0
 8000f00:	801a      	strh	r2, [r3, #0]
		break;
 8000f02:	e016      	b.n	8000f32 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000f04:	2088      	movs	r0, #136	@ 0x88
 8000f06:	f7ff fe19 	bl	8000b3c <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <ILI9341_SetRotation+0x98>)
 8000f0c:	22f0      	movs	r2, #240	@ 0xf0
 8000f0e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <ILI9341_SetRotation+0x9c>)
 8000f12:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f16:	801a      	strh	r2, [r3, #0]
		break;
 8000f18:	e00b      	b.n	8000f32 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000f1a:	20e8      	movs	r0, #232	@ 0xe8
 8000f1c:	f7ff fe0e 	bl	8000b3c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <ILI9341_SetRotation+0x98>)
 8000f22:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f26:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <ILI9341_SetRotation+0x9c>)
 8000f2a:	22f0      	movs	r2, #240	@ 0xf0
 8000f2c:	801a      	strh	r2, [r3, #0]
		break;
 8000f2e:	e000      	b.n	8000f32 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000f30:	bf00      	nop
	}
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000002 	.word	0x20000002
 8000f40:	20000000 	.word	0x20000000

08000f44 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f48:	b08d      	sub	sp, #52	@ 0x34
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	6039      	str	r1, [r7, #0]
 8000f50:	80fb      	strh	r3, [r7, #6]
 8000f52:	466b      	mov	r3, sp
 8000f54:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000f62:	d202      	bcs.n	8000f6a <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f68:	e002      	b.n	8000f70 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000f6a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	uint8_t chifted = color>>8;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	0a1b      	lsrs	r3, r3, #8
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000f7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	61fb      	str	r3, [r7, #28]
 8000f82:	2300      	movs	r3, #0
 8000f84:	4688      	mov	r8, r1
 8000f86:	4699      	mov	r9, r3
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	460c      	mov	r4, r1
 8000fa0:	461d      	mov	r5, r3
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	f04f 0300 	mov.w	r3, #0
 8000faa:	00eb      	lsls	r3, r5, #3
 8000fac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000fb0:	00e2      	lsls	r2, r4, #3
 8000fb2:	1dcb      	adds	r3, r1, #7
 8000fb4:	08db      	lsrs	r3, r3, #3
 8000fb6:	00db      	lsls	r3, r3, #3
 8000fb8:	ebad 0d03 	sub.w	sp, sp, r3
 8000fbc:	466b      	mov	r3, sp
 8000fbe:	3300      	adds	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2102      	movs	r1, #2
 8000fc6:	482a      	ldr	r0, [pc, #168]	@ (8001070 <ILI9341_DrawColorBurst+0x12c>)
 8000fc8:	f001 fc5e 	bl	8002888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2110      	movs	r1, #16
 8000fd0:	4827      	ldr	r0, [pc, #156]	@ (8001070 <ILI9341_DrawColorBurst+0x12c>)
 8000fd2:	f001 fc59 	bl	8002888 <HAL_GPIO_WritePin>

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fda:	e00e      	b.n	8000ffa <ILI9341_DrawColorBurst+0xb6>
	{
		BurstBuffer[j] = chifted;
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe0:	4413      	add	r3, r2
 8000fe2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000fe6:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fea:	3301      	adds	r3, #1
 8000fec:	88fa      	ldrh	r2, [r7, #6]
 8000fee:	b2d1      	uxtb	r1, r2
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ff6:	3302      	adds	r3, #2
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d3ec      	bcc.n	8000fdc <ILI9341_DrawColorBurst+0x98>
	}

	uint32_t SendingSize = size * 2;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001010:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001016:	fbb3 f2f2 	udiv	r2, r3, r2
 800101a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800101c:	fb01 f202 	mul.w	r2, r1, r2
 8001020:	1a9b      	subs	r3, r3, r2
 8001022:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d010      	beq.n	800104c <ILI9341_DrawColorBurst+0x108>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
 800102e:	e009      	b.n	8001044 <ILI9341_DrawColorBurst+0x100>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8001030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001032:	b29a      	uxth	r2, r3
 8001034:	230a      	movs	r3, #10
 8001036:	69b9      	ldr	r1, [r7, #24]
 8001038:	480e      	ldr	r0, [pc, #56]	@ (8001074 <ILI9341_DrawColorBurst+0x130>)
 800103a:	f002 f8ec 	bl	8003216 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	3301      	adds	r3, #1
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
 8001044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	429a      	cmp	r2, r3
 800104a:	d3f1      	bcc.n	8001030 <ILI9341_DrawColorBurst+0xec>
//			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 30);
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	b29a      	uxth	r2, r3
 8001050:	230a      	movs	r3, #10
 8001052:	69b9      	ldr	r1, [r7, #24]
 8001054:	4807      	ldr	r0, [pc, #28]	@ (8001074 <ILI9341_DrawColorBurst+0x130>)
 8001056:	f002 f8de 	bl	8003216 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 30);

	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	2110      	movs	r1, #16
 800105e:	4804      	ldr	r0, [pc, #16]	@ (8001070 <ILI9341_DrawColorBurst+0x12c>)
 8001060:	f001 fc12 	bl	8002888 <HAL_GPIO_WritePin>
 8001064:	46b5      	mov	sp, r6
}
 8001066:	bf00      	nop
 8001068:	3734      	adds	r7, #52	@ 0x34
 800106a:	46bd      	mov	sp, r7
 800106c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001070:	40020000 	.word	0x40020000
 8001074:	2000007c 	.word	0x2000007c

08001078 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <ILI9341_FillScreen+0x44>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	b29a      	uxth	r2, r3
 8001088:	4b0d      	ldr	r3, [pc, #52]	@ (80010c0 <ILI9341_FillScreen+0x48>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	b29b      	uxth	r3, r3
 800108e:	2100      	movs	r1, #0
 8001090:	2000      	movs	r0, #0
 8001092:	f7ff fd89 	bl	8000ba8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8001096:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <ILI9341_FillScreen+0x44>)
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	b29b      	uxth	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <ILI9341_FillScreen+0x48>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	fb02 f303 	mul.w	r3, r2, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	88fb      	ldrh	r3, [r7, #6]
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff48 	bl	8000f44 <ILI9341_DrawColorBurst>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000002 	.word	0x20000002
 80010c0:	20000000 	.word	0x20000000

080010c4 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	460b      	mov	r3, r1
 80010d0:	80bb      	strh	r3, [r7, #4]
 80010d2:	4613      	mov	r3, r2
 80010d4:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80010d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001188 <ILI9341_DrawPixel+0xc4>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	88fa      	ldrh	r2, [r7, #6]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d24d      	bcs.n	800117e <ILI9341_DrawPixel+0xba>
 80010e2:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <ILI9341_DrawPixel+0xc8>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	88ba      	ldrh	r2, [r7, #4]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d247      	bcs.n	800117e <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	0a1b      	lsrs	r3, r3, #8
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	753b      	strb	r3, [r7, #20]
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	3301      	adds	r3, #1
 8001102:	121b      	asrs	r3, r3, #8
 8001104:	b2db      	uxtb	r3, r3
 8001106:	75bb      	strb	r3, [r7, #22]
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	3301      	adds	r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8001112:	88bb      	ldrh	r3, [r7, #4]
 8001114:	0a1b      	lsrs	r3, r3, #8
 8001116:	b29b      	uxth	r3, r3
 8001118:	b2db      	uxtb	r3, r3
 800111a:	743b      	strb	r3, [r7, #16]
 800111c:	88bb      	ldrh	r3, [r7, #4]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	747b      	strb	r3, [r7, #17]
 8001122:	88bb      	ldrh	r3, [r7, #4]
 8001124:	3301      	adds	r3, #1
 8001126:	121b      	asrs	r3, r3, #8
 8001128:	b2db      	uxtb	r3, r3
 800112a:	74bb      	strb	r3, [r7, #18]
 800112c:	88bb      	ldrh	r3, [r7, #4]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	3301      	adds	r3, #1
 8001132:	b2db      	uxtb	r3, r3
 8001134:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	b29b      	uxth	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	733b      	strb	r3, [r7, #12]
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8001146:	202a      	movs	r0, #42	@ 0x2a
 8001148:	f7ff fcde 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2104      	movs	r1, #4
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fd0c 	bl	8000b70 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8001158:	202b      	movs	r0, #43	@ 0x2b
 800115a:	f7ff fcd5 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	2104      	movs	r1, #4
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fd03 	bl	8000b70 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 800116a:	202c      	movs	r0, #44	@ 0x2c
 800116c:	f7ff fccc 	bl	8000b08 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8001170:	f107 030c 	add.w	r3, r7, #12
 8001174:	2102      	movs	r1, #2
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fcfa 	bl	8000b70 <ILI9341_WriteBuffer>
 800117c:	e000      	b.n	8001180 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800117e:	bf00      	nop
}
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000002 	.word	0x20000002
 800118c:	20000000 	.word	0x20000000

08001190 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4604      	mov	r4, r0
 8001198:	4608      	mov	r0, r1
 800119a:	4611      	mov	r1, r2
 800119c:	461a      	mov	r2, r3
 800119e:	4623      	mov	r3, r4
 80011a0:	80fb      	strh	r3, [r7, #6]
 80011a2:	4603      	mov	r3, r0
 80011a4:	80bb      	strh	r3, [r7, #4]
 80011a6:	460b      	mov	r3, r1
 80011a8:	807b      	strh	r3, [r7, #2]
 80011aa:	4613      	mov	r3, r2
 80011ac:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80011ae:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <ILI9341_DrawRectangle+0xb0>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	88fa      	ldrh	r2, [r7, #6]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d23d      	bcs.n	8001236 <ILI9341_DrawRectangle+0xa6>
 80011ba:	4b22      	ldr	r3, [pc, #136]	@ (8001244 <ILI9341_DrawRectangle+0xb4>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	88ba      	ldrh	r2, [r7, #4]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d237      	bcs.n	8001236 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 80011c6:	88fa      	ldrh	r2, [r7, #6]
 80011c8:	887b      	ldrh	r3, [r7, #2]
 80011ca:	4413      	add	r3, r2
 80011cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001240 <ILI9341_DrawRectangle+0xb0>)
 80011ce:	8812      	ldrh	r2, [r2, #0]
 80011d0:	b292      	uxth	r2, r2
 80011d2:	4293      	cmp	r3, r2
 80011d4:	dd05      	ble.n	80011e2 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <ILI9341_DrawRectangle+0xb0>)
 80011d8:	881b      	ldrh	r3, [r3, #0]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	88fb      	ldrh	r3, [r7, #6]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 80011e2:	88ba      	ldrh	r2, [r7, #4]
 80011e4:	883b      	ldrh	r3, [r7, #0]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a16      	ldr	r2, [pc, #88]	@ (8001244 <ILI9341_DrawRectangle+0xb4>)
 80011ea:	8812      	ldrh	r2, [r2, #0]
 80011ec:	b292      	uxth	r2, r2
 80011ee:	4293      	cmp	r3, r2
 80011f0:	dd05      	ble.n	80011fe <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <ILI9341_DrawRectangle+0xb4>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	88bb      	ldrh	r3, [r7, #4]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 80011fe:	88fa      	ldrh	r2, [r7, #6]
 8001200:	887b      	ldrh	r3, [r7, #2]
 8001202:	4413      	add	r3, r2
 8001204:	b29b      	uxth	r3, r3
 8001206:	3b01      	subs	r3, #1
 8001208:	b29c      	uxth	r4, r3
 800120a:	88ba      	ldrh	r2, [r7, #4]
 800120c:	883b      	ldrh	r3, [r7, #0]
 800120e:	4413      	add	r3, r2
 8001210:	b29b      	uxth	r3, r3
 8001212:	3b01      	subs	r3, #1
 8001214:	b29b      	uxth	r3, r3
 8001216:	88b9      	ldrh	r1, [r7, #4]
 8001218:	88f8      	ldrh	r0, [r7, #6]
 800121a:	4622      	mov	r2, r4
 800121c:	f7ff fcc4 	bl	8000ba8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001220:	883b      	ldrh	r3, [r7, #0]
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	fb02 f303 	mul.w	r3, r2, r3
 8001228:	461a      	mov	r2, r3
 800122a:	8b3b      	ldrh	r3, [r7, #24]
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fe88 	bl	8000f44 <ILI9341_DrawColorBurst>
 8001234:	e000      	b.n	8001238 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001236:	bf00      	nop
}
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	bd90      	pop	{r4, r7, pc}
 800123e:	bf00      	nop
 8001240:	20000002 	.word	0x20000002
 8001244:	20000000 	.word	0x20000000

08001248 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4604      	mov	r4, r0
 8001250:	4608      	mov	r0, r1
 8001252:	4611      	mov	r1, r2
 8001254:	461a      	mov	r2, r3
 8001256:	4623      	mov	r3, r4
 8001258:	80fb      	strh	r3, [r7, #6]
 800125a:	4603      	mov	r3, r0
 800125c:	80bb      	strh	r3, [r7, #4]
 800125e:	460b      	mov	r3, r1
 8001260:	807b      	strh	r3, [r7, #2]
 8001262:	4613      	mov	r3, r2
 8001264:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <ILI9341_DrawHLine+0x80>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	b29b      	uxth	r3, r3
 800126c:	88fa      	ldrh	r2, [r7, #6]
 800126e:	429a      	cmp	r2, r3
 8001270:	d225      	bcs.n	80012be <ILI9341_DrawHLine+0x76>
 8001272:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <ILI9341_DrawHLine+0x84>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	88ba      	ldrh	r2, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d21f      	bcs.n	80012be <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 800127e:	88fa      	ldrh	r2, [r7, #6]
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	4413      	add	r3, r2
 8001284:	4a10      	ldr	r2, [pc, #64]	@ (80012c8 <ILI9341_DrawHLine+0x80>)
 8001286:	8812      	ldrh	r2, [r2, #0]
 8001288:	b292      	uxth	r2, r2
 800128a:	4293      	cmp	r3, r2
 800128c:	dd05      	ble.n	800129a <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <ILI9341_DrawHLine+0x80>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	b29a      	uxth	r2, r3
 8001294:	88fb      	ldrh	r3, [r7, #6]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 800129a:	88fa      	ldrh	r2, [r7, #6]
 800129c:	887b      	ldrh	r3, [r7, #2]
 800129e:	4413      	add	r3, r2
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	3b01      	subs	r3, #1
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	88bb      	ldrh	r3, [r7, #4]
 80012a8:	88b9      	ldrh	r1, [r7, #4]
 80012aa:	88f8      	ldrh	r0, [r7, #6]
 80012ac:	f7ff fc7c 	bl	8000ba8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 80012b0:	887a      	ldrh	r2, [r7, #2]
 80012b2:	883b      	ldrh	r3, [r7, #0]
 80012b4:	4611      	mov	r1, r2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe44 	bl	8000f44 <ILI9341_DrawColorBurst>
 80012bc:	e000      	b.n	80012c0 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80012be:	bf00      	nop
}
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd90      	pop	{r4, r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000002 	.word	0x20000002
 80012cc:	20000000 	.word	0x20000000

080012d0 <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4604      	mov	r4, r0
 80012d8:	4608      	mov	r0, r1
 80012da:	4611      	mov	r1, r2
 80012dc:	461a      	mov	r2, r3
 80012de:	4623      	mov	r3, r4
 80012e0:	80fb      	strh	r3, [r7, #6]
 80012e2:	4603      	mov	r3, r0
 80012e4:	80bb      	strh	r3, [r7, #4]
 80012e6:	460b      	mov	r3, r1
 80012e8:	807b      	strh	r3, [r7, #2]
 80012ea:	4613      	mov	r3, r2
 80012ec:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80012ee:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <ILI9341_DrawVLine+0x80>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	88fa      	ldrh	r2, [r7, #6]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d225      	bcs.n	8001346 <ILI9341_DrawVLine+0x76>
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <ILI9341_DrawVLine+0x84>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	b29b      	uxth	r3, r3
 8001300:	88ba      	ldrh	r2, [r7, #4]
 8001302:	429a      	cmp	r2, r3
 8001304:	d21f      	bcs.n	8001346 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8001306:	88ba      	ldrh	r2, [r7, #4]
 8001308:	887b      	ldrh	r3, [r7, #2]
 800130a:	4413      	add	r3, r2
 800130c:	4a11      	ldr	r2, [pc, #68]	@ (8001354 <ILI9341_DrawVLine+0x84>)
 800130e:	8812      	ldrh	r2, [r2, #0]
 8001310:	b292      	uxth	r2, r2
 8001312:	4293      	cmp	r3, r2
 8001314:	dd05      	ble.n	8001322 <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8001316:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <ILI9341_DrawVLine+0x84>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b29a      	uxth	r2, r3
 800131c:	88bb      	ldrh	r3, [r7, #4]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8001322:	88ba      	ldrh	r2, [r7, #4]
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	4413      	add	r3, r2
 8001328:	b29b      	uxth	r3, r3
 800132a:	3b01      	subs	r3, #1
 800132c:	b29b      	uxth	r3, r3
 800132e:	88fa      	ldrh	r2, [r7, #6]
 8001330:	88b9      	ldrh	r1, [r7, #4]
 8001332:	88f8      	ldrh	r0, [r7, #6]
 8001334:	f7ff fc38 	bl	8000ba8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8001338:	887a      	ldrh	r2, [r7, #2]
 800133a:	883b      	ldrh	r3, [r7, #0]
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fe00 	bl	8000f44 <ILI9341_DrawColorBurst>
 8001344:	e000      	b.n	8001348 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001346:	bf00      	nop
}
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bd90      	pop	{r4, r7, pc}
 800134e:	bf00      	nop
 8001350:	20000002 	.word	0x20000002
 8001354:	20000000 	.word	0x20000000

08001358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800135e:	f000 fbd5 	bl	8001b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001362:	f000 f96b 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001366:	f000 fa29 	bl	80017bc <MX_GPIO_Init>
  MX_DMA_Init();
 800136a:	f000 fa07 	bl	800177c <MX_DMA_Init>
  MX_SPI1_Init();
 800136e:	f000 f9cf 	bl	8001710 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8001372:	f7ff fc8d 	bl	8000c90 <ILI9341_Init>
  ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8001376:	2000      	movs	r0, #0
 8001378:	f7ff fd94 	bl	8000ea4 <ILI9341_SetRotation>

  // Simple Text writing (Text, Font, X, Y, Color, BackColor)
  // Available Fonts are FONT1, FONT2, FONT3 and FONT4
  ILI9341_FillScreen(RED);
 800137c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001380:	f7ff fe7a 	bl	8001078 <ILI9341_FillScreen>
  HAL_Delay(500);
 8001384:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001388:	f000 fc32 	bl	8001bf0 <HAL_Delay>
  ILI9341_FillScreen(BLUE);
 800138c:	201f      	movs	r0, #31
 800138e:	f7ff fe73 	bl	8001078 <ILI9341_FillScreen>
  HAL_Delay(500);
 8001392:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001396:	f000 fc2b 	bl	8001bf0 <HAL_Delay>
  ILI9341_FillScreen(GREEN);
 800139a:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 800139e:	f7ff fe6b 	bl	8001078 <ILI9341_FillScreen>
  HAL_Delay(500);
 80013a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013a6:	f000 fc23 	bl	8001bf0 <HAL_Delay>
  ILI9341_FillScreen(WHITE);
 80013aa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013ae:	f7ff fe63 	bl	8001078 <ILI9341_FillScreen>
  HAL_Delay(1000);
 80013b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013b6:	f000 fc1b 	bl	8001bf0 <HAL_Delay>

  ILI9341_DrawText("HELLO WORLD", FONT4, 90, 110, BLACK, WHITE);
 80013ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	2300      	movs	r3, #0
 80013c2:	9300      	str	r3, [sp, #0]
 80013c4:	236e      	movs	r3, #110	@ 0x6e
 80013c6:	225a      	movs	r2, #90	@ 0x5a
 80013c8:	4997      	ldr	r1, [pc, #604]	@ (8001628 <main+0x2d0>)
 80013ca:	4898      	ldr	r0, [pc, #608]	@ (800162c <main+0x2d4>)
 80013cc:	f7ff fb07 	bl	80009de <ILI9341_DrawText>
  HAL_Delay(1000);
 80013d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013d4:	f000 fc0c 	bl	8001bf0 <HAL_Delay>

  //Writing numbers
  ILI9341_FillScreen(WHITE);
 80013d8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013dc:	f7ff fe4c 	bl	8001078 <ILI9341_FillScreen>
  static char BufferText[30];
  for(uint8_t i = 0; i <= 5; i++)
 80013e0:	2300      	movs	r3, #0
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	e07b      	b.n	80014de <main+0x186>
  {
    sprintf(BufferText, "COUNT : %d", i);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4991      	ldr	r1, [pc, #580]	@ (8001630 <main+0x2d8>)
 80013ec:	4891      	ldr	r0, [pc, #580]	@ (8001634 <main+0x2dc>)
 80013ee:	f002 fb83 	bl	8003af8 <siprintf>
    ILI9341_DrawText(BufferText, FONT3, 10, 10, BLACK, WHITE);
 80013f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	2300      	movs	r3, #0
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	230a      	movs	r3, #10
 80013fe:	220a      	movs	r2, #10
 8001400:	498d      	ldr	r1, [pc, #564]	@ (8001638 <main+0x2e0>)
 8001402:	488c      	ldr	r0, [pc, #560]	@ (8001634 <main+0x2dc>)
 8001404:	f7ff faeb 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 30, BLUE, WHITE);
 8001408:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	231f      	movs	r3, #31
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	231e      	movs	r3, #30
 8001414:	220a      	movs	r2, #10
 8001416:	4988      	ldr	r1, [pc, #544]	@ (8001638 <main+0x2e0>)
 8001418:	4886      	ldr	r0, [pc, #536]	@ (8001634 <main+0x2dc>)
 800141a:	f7ff fae0 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 50, RED, WHITE);
 800141e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	2332      	movs	r3, #50	@ 0x32
 800142c:	220a      	movs	r2, #10
 800142e:	4982      	ldr	r1, [pc, #520]	@ (8001638 <main+0x2e0>)
 8001430:	4880      	ldr	r0, [pc, #512]	@ (8001634 <main+0x2dc>)
 8001432:	f7ff fad4 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 70, GREEN, WHITE);
 8001436:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2346      	movs	r3, #70	@ 0x46
 8001444:	220a      	movs	r2, #10
 8001446:	497c      	ldr	r1, [pc, #496]	@ (8001638 <main+0x2e0>)
 8001448:	487a      	ldr	r0, [pc, #488]	@ (8001634 <main+0x2dc>)
 800144a:	f7ff fac8 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 90, YELLOW, WHITE);
 800144e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	235a      	movs	r3, #90	@ 0x5a
 800145c:	220a      	movs	r2, #10
 800145e:	4976      	ldr	r1, [pc, #472]	@ (8001638 <main+0x2e0>)
 8001460:	4874      	ldr	r0, [pc, #464]	@ (8001634 <main+0x2dc>)
 8001462:	f7ff fabc 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 110, PURPLE, WHITE);
 8001466:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	f647 030f 	movw	r3, #30735	@ 0x780f
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	236e      	movs	r3, #110	@ 0x6e
 8001474:	220a      	movs	r2, #10
 8001476:	4970      	ldr	r1, [pc, #448]	@ (8001638 <main+0x2e0>)
 8001478:	486e      	ldr	r0, [pc, #440]	@ (8001634 <main+0x2dc>)
 800147a:	f7ff fab0 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 130, ORANGE, WHITE);
 800147e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	2382      	movs	r3, #130	@ 0x82
 800148c:	220a      	movs	r2, #10
 800148e:	496a      	ldr	r1, [pc, #424]	@ (8001638 <main+0x2e0>)
 8001490:	4868      	ldr	r0, [pc, #416]	@ (8001634 <main+0x2dc>)
 8001492:	f7ff faa4 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 150, MAROON, WHITE);
 8001496:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800149a:	9301      	str	r3, [sp, #4]
 800149c:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2396      	movs	r3, #150	@ 0x96
 80014a4:	220a      	movs	r2, #10
 80014a6:	4964      	ldr	r1, [pc, #400]	@ (8001638 <main+0x2e0>)
 80014a8:	4862      	ldr	r0, [pc, #392]	@ (8001634 <main+0x2dc>)
 80014aa:	f7ff fa98 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 170, WHITE, BLACK);
 80014ae:	2300      	movs	r3, #0
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	23aa      	movs	r3, #170	@ 0xaa
 80014ba:	220a      	movs	r2, #10
 80014bc:	495e      	ldr	r1, [pc, #376]	@ (8001638 <main+0x2e0>)
 80014be:	485d      	ldr	r0, [pc, #372]	@ (8001634 <main+0x2dc>)
 80014c0:	f7ff fa8d 	bl	80009de <ILI9341_DrawText>
    ILI9341_DrawText(BufferText, FONT3, 10, 190, BLUE, BLACK);
 80014c4:	2300      	movs	r3, #0
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	231f      	movs	r3, #31
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	23be      	movs	r3, #190	@ 0xbe
 80014ce:	220a      	movs	r2, #10
 80014d0:	4959      	ldr	r1, [pc, #356]	@ (8001638 <main+0x2e0>)
 80014d2:	4858      	ldr	r0, [pc, #352]	@ (8001634 <main+0x2dc>)
 80014d4:	f7ff fa83 	bl	80009de <ILI9341_DrawText>
  for(uint8_t i = 0; i <= 5; i++)
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	3301      	adds	r3, #1
 80014dc:	71fb      	strb	r3, [r7, #7]
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	d980      	bls.n	80013e6 <main+0x8e>
  }

  // Horizontal Line (X, Y, Length, Color)
  ILI9341_FillScreen(BLACK);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff fdc7 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawHLine(50, 120, 200, NAVY);
 80014ea:	230f      	movs	r3, #15
 80014ec:	22c8      	movs	r2, #200	@ 0xc8
 80014ee:	2178      	movs	r1, #120	@ 0x78
 80014f0:	2032      	movs	r0, #50	@ 0x32
 80014f2:	f7ff fea9 	bl	8001248 <ILI9341_DrawHLine>
  HAL_Delay(1000);
 80014f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014fa:	f000 fb79 	bl	8001bf0 <HAL_Delay>

  // Vertical Line (X, Y, Length, Color)
  ILI9341_FillScreen(WHITE);
 80014fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001502:	f7ff fdb9 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawVLine(160, 40, 150, DARKGREEN);
 8001506:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 800150a:	2296      	movs	r2, #150	@ 0x96
 800150c:	2128      	movs	r1, #40	@ 0x28
 800150e:	20a0      	movs	r0, #160	@ 0xa0
 8001510:	f7ff fede 	bl	80012d0 <ILI9341_DrawVLine>
  HAL_Delay(1000);
 8001514:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001518:	f000 fb6a 	bl	8001bf0 <HAL_Delay>

  // Hollow Circle (Centre X, Centre Y, Radius, Color)
  ILI9341_FillScreen(BLACK);
 800151c:	2000      	movs	r0, #0
 800151e:	f7ff fdab 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawHollowCircle(160, 120, 80, PINK);
 8001522:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001526:	2250      	movs	r2, #80	@ 0x50
 8001528:	2178      	movs	r1, #120	@ 0x78
 800152a:	20a0      	movs	r0, #160	@ 0xa0
 800152c:	f7ff f820 	bl	8000570 <ILI9341_DrawHollowCircle>
  HAL_Delay(1000);
 8001530:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001534:	f000 fb5c 	bl	8001bf0 <HAL_Delay>

  // Filled Circle (Centre X, Centre Y, Radius, Color)
  ILI9341_FillScreen(WHITE);
 8001538:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800153c:	f7ff fd9c 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawFilledCircle(160, 120, 50, CYAN);
 8001540:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001544:	2232      	movs	r2, #50	@ 0x32
 8001546:	2178      	movs	r1, #120	@ 0x78
 8001548:	20a0      	movs	r0, #160	@ 0xa0
 800154a:	f7ff f8c7 	bl	80006dc <ILI9341_DrawFilledCircle>
  HAL_Delay(1000);
 800154e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001552:	f000 fb4d 	bl	8001bf0 <HAL_Delay>

  // Filled Rectangle (Start X, Start Y, Length X, Length Y)
  ILI9341_FillScreen(BLACK);
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff fd8e 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawRectangle(50, 50, 220, 140, GREENYELLOW);
 800155c:	f64a 73e5 	movw	r3, #45029	@ 0xafe5
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	238c      	movs	r3, #140	@ 0x8c
 8001564:	22dc      	movs	r2, #220	@ 0xdc
 8001566:	2132      	movs	r1, #50	@ 0x32
 8001568:	2032      	movs	r0, #50	@ 0x32
 800156a:	f7ff fe11 	bl	8001190 <ILI9341_DrawRectangle>
  HAL_Delay(1000);
 800156e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001572:	f000 fb3d 	bl	8001bf0 <HAL_Delay>

  // Hollow Rectangle (Start X, Start Y, End X, End Y)
  ILI9341_FillScreen(WHITE);
 8001576:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800157a:	f7ff fd7d 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawHollowRectangleCoord(50, 50, 270, 190, DARKCYAN);
 800157e:	f240 33ef 	movw	r3, #1007	@ 0x3ef
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	23be      	movs	r3, #190	@ 0xbe
 8001586:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 800158a:	2132      	movs	r1, #50	@ 0x32
 800158c:	2032      	movs	r0, #50	@ 0x32
 800158e:	f7ff f92d 	bl	80007ec <ILI9341_DrawHollowRectangleCoord>
  HAL_Delay(1000);
 8001592:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001596:	f000 fb2b 	bl	8001bf0 <HAL_Delay>

  // Simple Pixel Only (X, Y, Color)
  ILI9341_FillScreen(BLACK);
 800159a:	2000      	movs	r0, #0
 800159c:	f7ff fd6c 	bl	8001078 <ILI9341_FillScreen>
  ILI9341_DrawPixel(100, 100, WHITE);
 80015a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015a4:	2164      	movs	r1, #100	@ 0x64
 80015a6:	2064      	movs	r0, #100	@ 0x64
 80015a8:	f7ff fd8c 	bl	80010c4 <ILI9341_DrawPixel>
  HAL_Delay(1000);
 80015ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015b0:	f000 fb1e 	bl	8001bf0 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	ILI9341_FillScreen(PINK);
 80015b4:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 80015b8:	f7ff fd5e 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 80015bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c0:	f000 fb16 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(RED);
 80015c4:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80015c8:	f7ff fd56 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 80015cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015d0:	f000 fb0e 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(GREEN);
 80015d4:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80015d8:	f7ff fd4e 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 80015dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015e0:	f000 fb06 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(BLUE);
 80015e4:	201f      	movs	r0, #31
 80015e6:	f7ff fd47 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 80015ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ee:	f000 faff 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(MAGENTA);
 80015f2:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 80015f6:	f7ff fd3f 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 80015fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015fe:	f000 faf7 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(CYAN);
 8001602:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001606:	f7ff fd37 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 800160a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800160e:	f000 faef 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(MAROON);
 8001612:	f44f 40f0 	mov.w	r0, #30720	@ 0x7800
 8001616:	f7ff fd2f 	bl	8001078 <ILI9341_FillScreen>
	HAL_Delay(1000);
 800161a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800161e:	f000 fae7 	bl	8001bf0 <HAL_Delay>
	ILI9341_FillScreen(PINK);
 8001622:	bf00      	nop
 8001624:	e7c6      	b.n	80015b4 <main+0x25c>
 8001626:	bf00      	nop
 8001628:	08004dcc 	.word	0x08004dcc
 800162c:	08004450 	.word	0x08004450
 8001630:	0800445c 	.word	0x0800445c
 8001634:	20000134 	.word	0x20000134
 8001638:	08004468 	.word	0x08004468

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b094      	sub	sp, #80	@ 0x50
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 0320 	add.w	r3, r7, #32
 8001646:	2230      	movs	r2, #48	@ 0x30
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f002 fa74 	bl	8003b38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	4b28      	ldr	r3, [pc, #160]	@ (8001708 <SystemClock_Config+0xcc>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	4a27      	ldr	r2, [pc, #156]	@ (8001708 <SystemClock_Config+0xcc>)
 800166a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800166e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001670:	4b25      	ldr	r3, [pc, #148]	@ (8001708 <SystemClock_Config+0xcc>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800167c:	2300      	movs	r3, #0
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <SystemClock_Config+0xd0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001688:	4a20      	ldr	r2, [pc, #128]	@ (800170c <SystemClock_Config+0xd0>)
 800168a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <SystemClock_Config+0xd0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001698:	607b      	str	r3, [r7, #4]
 800169a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800169c:	2301      	movs	r3, #1
 800169e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a6:	2302      	movs	r3, #2
 80016a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016b0:	2319      	movs	r3, #25
 80016b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016b4:	23a8      	movs	r3, #168	@ 0xa8
 80016b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b8:	2302      	movs	r3, #2
 80016ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016bc:	2304      	movs	r3, #4
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c0:	f107 0320 	add.w	r3, r7, #32
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 f8f9 	bl	80028bc <HAL_RCC_OscConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80016d0:	f000 f8b6 	bl	8001840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d4:	230f      	movs	r3, #15
 80016d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d8:	2302      	movs	r3, #2
 80016da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2102      	movs	r1, #2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 fb5b 	bl	8002dac <HAL_RCC_ClockConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016fc:	f000 f8a0 	bl	8001840 <Error_Handler>
  }
}
 8001700:	bf00      	nop
 8001702:	3750      	adds	r7, #80	@ 0x50
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40023800 	.word	0x40023800
 800170c:	40007000 	.word	0x40007000

08001710 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001714:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001716:	4a18      	ldr	r2, [pc, #96]	@ (8001778 <MX_SPI1_Init+0x68>)
 8001718:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800171a:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <MX_SPI1_Init+0x64>)
 800171c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001720:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001722:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <MX_SPI1_Init+0x64>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800172e:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001736:	2200      	movs	r2, #0
 8001738:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800173a:	4b0e      	ldr	r3, [pc, #56]	@ (8001774 <MX_SPI1_Init+0x64>)
 800173c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001740:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001744:	2210      	movs	r2, #16
 8001746:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <MX_SPI1_Init+0x64>)
 800174a:	2200      	movs	r2, #0
 800174c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001754:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001756:	2200      	movs	r2, #0
 8001758:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <MX_SPI1_Init+0x64>)
 800175c:	220a      	movs	r2, #10
 800175e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001760:	4804      	ldr	r0, [pc, #16]	@ (8001774 <MX_SPI1_Init+0x64>)
 8001762:	f001 fccf 	bl	8003104 <HAL_SPI_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800176c:	f000 f868 	bl	8001840 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000007c 	.word	0x2000007c
 8001778:	40013000 	.word	0x40013000

0800177c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b0c      	ldr	r3, [pc, #48]	@ (80017b8 <MX_DMA_Init+0x3c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <MX_DMA_Init+0x3c>)
 800178c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001790:	6313      	str	r3, [r2, #48]	@ 0x30
 8001792:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <MX_DMA_Init+0x3c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	203b      	movs	r0, #59	@ 0x3b
 80017a4:	f000 fb23 	bl	8001dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80017a8:	203b      	movs	r0, #59	@ 0x3b
 80017aa:	f000 fb3c 	bl	8001e26 <HAL_NVIC_EnableIRQ>

}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800

080017bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c2:	f107 030c 	add.w	r3, r7, #12
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
 80017d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <MX_GPIO_Init+0x7c>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4a17      	ldr	r2, [pc, #92]	@ (8001838 <MX_GPIO_Init+0x7c>)
 80017dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <MX_GPIO_Init+0x7c>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MX_GPIO_Init+0x7c>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4a10      	ldr	r2, [pc, #64]	@ (8001838 <MX_GPIO_Init+0x7c>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <MX_GPIO_Init+0x7c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TFT_DC_Pin|TFT_RESET_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	211a      	movs	r1, #26
 800180e:	480b      	ldr	r0, [pc, #44]	@ (800183c <MX_GPIO_Init+0x80>)
 8001810:	f001 f83a 	bl	8002888 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TFT_DC_Pin TFT_RESET_Pin TFT_CS_Pin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_RESET_Pin|TFT_CS_Pin;
 8001814:	231a      	movs	r3, #26
 8001816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001818:	2311      	movs	r3, #17
 800181a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	4619      	mov	r1, r3
 800182a:	4804      	ldr	r0, [pc, #16]	@ (800183c <MX_GPIO_Init+0x80>)
 800182c:	f000 fea8 	bl	8002580 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001830:	bf00      	nop
 8001832:	3720      	adds	r7, #32
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	40023800 	.word	0x40023800
 800183c:	40020000 	.word	0x40020000

08001840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001844:	b672      	cpsid	i
}
 8001846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <Error_Handler+0x8>

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <HAL_MspInit+0x4c>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185a:	4a0f      	ldr	r2, [pc, #60]	@ (8001898 <HAL_MspInit+0x4c>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001860:	6453      	str	r3, [r2, #68]	@ 0x44
 8001862:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <HAL_MspInit+0x4c>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <HAL_MspInit+0x4c>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001876:	4a08      	ldr	r2, [pc, #32]	@ (8001898 <HAL_MspInit+0x4c>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800187c:	6413      	str	r3, [r2, #64]	@ 0x40
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_MspInit+0x4c>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800

0800189c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	@ 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a34      	ldr	r2, [pc, #208]	@ (800198c <HAL_SPI_MspInit+0xf0>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d161      	bne.n	8001982 <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	4b33      	ldr	r3, [pc, #204]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c6:	4a32      	ldr	r2, [pc, #200]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ce:	4b30      	ldr	r3, [pc, #192]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b2c      	ldr	r3, [pc, #176]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ea:	4b29      	ldr	r3, [pc, #164]	@ (8001990 <HAL_SPI_MspInit+0xf4>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80018f6:	23e0      	movs	r3, #224	@ 0xe0
 80018f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001906:	2305      	movs	r3, #5
 8001908:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	4820      	ldr	r0, [pc, #128]	@ (8001994 <HAL_SPI_MspInit+0xf8>)
 8001912:	f000 fe35 	bl	8002580 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001916:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001918:	4a20      	ldr	r2, [pc, #128]	@ (800199c <HAL_SPI_MspInit+0x100>)
 800191a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800191c:	4b1e      	ldr	r3, [pc, #120]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800191e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001922:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001926:	2240      	movs	r2, #64	@ 0x40
 8001928:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192a:	4b1b      	ldr	r3, [pc, #108]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800192c:	2200      	movs	r2, #0
 800192e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001930:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001932:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001936:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001938:	4b17      	ldr	r3, [pc, #92]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800193e:	4b16      	ldr	r3, [pc, #88]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001944:	4b14      	ldr	r3, [pc, #80]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800194a:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001956:	4810      	ldr	r0, [pc, #64]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 8001958:	f000 fa80 	bl	8001e5c <HAL_DMA_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001962:	f7ff ff6d 	bl	8001840 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a0b      	ldr	r2, [pc, #44]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800196a:	649a      	str	r2, [r3, #72]	@ 0x48
 800196c:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <HAL_SPI_MspInit+0xfc>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001972:	2200      	movs	r2, #0
 8001974:	2100      	movs	r1, #0
 8001976:	2023      	movs	r0, #35	@ 0x23
 8001978:	f000 fa39 	bl	8001dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800197c:	2023      	movs	r0, #35	@ 0x23
 800197e:	f000 fa52 	bl	8001e26 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	@ 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40013000 	.word	0x40013000
 8001990:	40023800 	.word	0x40023800
 8001994:	40020000 	.word	0x40020000
 8001998:	200000d4 	.word	0x200000d4
 800199c:	40026458 	.word	0x40026458

080019a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <NMI_Handler+0x4>

080019a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <MemManage_Handler+0x4>

080019b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f6:	f000 f8db 	bl	8001bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001a04:	4802      	ldr	r0, [pc, #8]	@ (8001a10 <SPI1_IRQHandler+0x10>)
 8001a06:	f001 fdfd 	bl	8003604 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	2000007c 	.word	0x2000007c

08001a14 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <DMA2_Stream3_IRQHandler+0x10>)
 8001a1a:	f000 fb47 	bl	80020ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200000d4 	.word	0x200000d4

08001a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a30:	4a14      	ldr	r2, [pc, #80]	@ (8001a84 <_sbrk+0x5c>)
 8001a32:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <_sbrk+0x60>)
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a3c:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d102      	bne.n	8001a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a44:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <_sbrk+0x64>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	@ (8001a90 <_sbrk+0x68>)
 8001a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d207      	bcs.n	8001a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a58:	f002 f876 	bl	8003b48 <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	220c      	movs	r2, #12
 8001a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	e009      	b.n	8001a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6e:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <_sbrk+0x64>)
 8001a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20018000 	.word	0x20018000
 8001a88:	00000400 	.word	0x00000400
 8001a8c:	20000154 	.word	0x20000154
 8001a90:	200002a8 	.word	0x200002a8

08001a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <SystemInit+0x20>)
 8001a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a9e:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <SystemInit+0x20>)
 8001aa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001af0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001abc:	f7ff ffea 	bl	8001a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ac0:	480c      	ldr	r0, [pc, #48]	@ (8001af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ac2:	490d      	ldr	r1, [pc, #52]	@ (8001af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8001afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8001b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f002 f835 	bl	8003b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aea:	f7ff fc35 	bl	8001358 <main>
  bx  lr    
 8001aee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001af0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001afc:	08005f6c 	.word	0x08005f6c
  ldr r2, =_sbss
 8001b00:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001b04:	200002a4 	.word	0x200002a4

08001b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b08:	e7fe      	b.n	8001b08 <ADC_IRQHandler>
	...

08001b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b10:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0d      	ldr	r2, [pc, #52]	@ (8001b4c <HAL_Init+0x40>)
 8001b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0a      	ldr	r2, [pc, #40]	@ (8001b4c <HAL_Init+0x40>)
 8001b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b28:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <HAL_Init+0x40>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a07      	ldr	r2, [pc, #28]	@ (8001b4c <HAL_Init+0x40>)
 8001b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b34:	2003      	movs	r0, #3
 8001b36:	f000 f94f 	bl	8001dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b3a:	200f      	movs	r0, #15
 8001b3c:	f000 f808 	bl	8001b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b40:	f7ff fe84 	bl	800184c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023c00 	.word	0x40023c00

08001b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b58:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <HAL_InitTick+0x54>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <HAL_InitTick+0x58>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 f967 	bl	8001e42 <HAL_SYSTICK_Config>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00e      	b.n	8001b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b0f      	cmp	r3, #15
 8001b82:	d80a      	bhi.n	8001b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b84:	2200      	movs	r2, #0
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f000 f92f 	bl	8001dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b90:	4a06      	ldr	r2, [pc, #24]	@ (8001bac <HAL_InitTick+0x5c>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e000      	b.n	8001b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000004 	.word	0x20000004
 8001ba8:	2000000c 	.word	0x2000000c
 8001bac:	20000008 	.word	0x20000008

08001bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_IncTick+0x20>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <HAL_IncTick+0x24>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	4a04      	ldr	r2, [pc, #16]	@ (8001bd4 <HAL_IncTick+0x24>)
 8001bc2:	6013      	str	r3, [r2, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	2000000c 	.word	0x2000000c
 8001bd4:	20000158 	.word	0x20000158

08001bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return uwTick;
 8001bdc:	4b03      	ldr	r3, [pc, #12]	@ (8001bec <HAL_GetTick+0x14>)
 8001bde:	681b      	ldr	r3, [r3, #0]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000158 	.word	0x20000158

08001bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf8:	f7ff ffee 	bl	8001bd8 <HAL_GetTick>
 8001bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c08:	d005      	beq.n	8001c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <HAL_Delay+0x44>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4413      	add	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c16:	bf00      	nop
 8001c18:	f7ff ffde 	bl	8001bd8 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d8f7      	bhi.n	8001c18 <HAL_Delay+0x28>
  {
  }
}
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	2000000c 	.word	0x2000000c

08001c38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c54:	4013      	ands	r3, r2
 8001c56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c6a:	4a04      	ldr	r2, [pc, #16]	@ (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	60d3      	str	r3, [r2, #12]
}
 8001c70:	bf00      	nop
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c84:	4b04      	ldr	r3, [pc, #16]	@ (8001c98 <__NVIC_GetPriorityGrouping+0x18>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	0a1b      	lsrs	r3, r3, #8
 8001c8a:	f003 0307 	and.w	r3, r3, #7
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	db0b      	blt.n	8001cc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	f003 021f 	and.w	r2, r3, #31
 8001cb4:	4907      	ldr	r1, [pc, #28]	@ (8001cd4 <__NVIC_EnableIRQ+0x38>)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000e100 	.word	0xe000e100

08001cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	db0a      	blt.n	8001d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	490c      	ldr	r1, [pc, #48]	@ (8001d24 <__NVIC_SetPriority+0x4c>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	0112      	lsls	r2, r2, #4
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	440b      	add	r3, r1
 8001cfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d00:	e00a      	b.n	8001d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	4908      	ldr	r1, [pc, #32]	@ (8001d28 <__NVIC_SetPriority+0x50>)
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	f003 030f 	and.w	r3, r3, #15
 8001d0e:	3b04      	subs	r3, #4
 8001d10:	0112      	lsls	r2, r2, #4
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	440b      	add	r3, r1
 8001d16:	761a      	strb	r2, [r3, #24]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000e100 	.word	0xe000e100
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	@ 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	f1c3 0307 	rsb	r3, r3, #7
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	bf28      	it	cs
 8001d4a:	2304      	movcs	r3, #4
 8001d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3304      	adds	r3, #4
 8001d52:	2b06      	cmp	r3, #6
 8001d54:	d902      	bls.n	8001d5c <NVIC_EncodePriority+0x30>
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3b03      	subs	r3, #3
 8001d5a:	e000      	b.n	8001d5e <NVIC_EncodePriority+0x32>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d60:	f04f 32ff 	mov.w	r2, #4294967295
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	401a      	ands	r2, r3
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7e:	43d9      	mvns	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d84:	4313      	orrs	r3, r2
         );
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3724      	adds	r7, #36	@ 0x24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001da4:	d301      	bcc.n	8001daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00f      	b.n	8001dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001daa:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db2:	210f      	movs	r1, #15
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f7ff ff8e 	bl	8001cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dbc:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc2:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	e000e010 	.word	0xe000e010

08001dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff29 	bl	8001c38 <__NVIC_SetPriorityGrouping>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b086      	sub	sp, #24
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
 8001dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e00:	f7ff ff3e 	bl	8001c80 <__NVIC_GetPriorityGrouping>
 8001e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	6978      	ldr	r0, [r7, #20]
 8001e0c:	f7ff ff8e 	bl	8001d2c <NVIC_EncodePriority>
 8001e10:	4602      	mov	r2, r0
 8001e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff5d 	bl	8001cd8 <__NVIC_SetPriority>
}
 8001e1e:	bf00      	nop
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff31 	bl	8001c9c <__NVIC_EnableIRQ>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ffa2 	bl	8001d94 <SysTick_Config>
 8001e50:	4603      	mov	r3, r0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e68:	f7ff feb6 	bl	8001bd8 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e099      	b.n	8001fac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0201 	bic.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e98:	e00f      	b.n	8001eba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e9a:	f7ff fe9d 	bl	8001bd8 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d908      	bls.n	8001eba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e078      	b.n	8001fac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1e8      	bne.n	8001e9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	4b38      	ldr	r3, [pc, #224]	@ (8001fb4 <HAL_DMA_Init+0x158>)
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d107      	bne.n	8001f24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	f023 0307 	bic.w	r3, r3, #7
 8001f3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d117      	bne.n	8001f7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00e      	beq.n	8001f7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 fa91 	bl	8002488 <DMA_CheckFifoParam>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2240      	movs	r2, #64	@ 0x40
 8001f70:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e016      	b.n	8001fac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 fa48 	bl	800241c <DMA_CalcBaseAndBitshift>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f94:	223f      	movs	r2, #63	@ 0x3f
 8001f96:	409a      	lsls	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	f010803f 	.word	0xf010803f

08001fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
 8001fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_DMA_Start_IT+0x26>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e040      	b.n	8002060 <HAL_DMA_Start_IT+0xa8>
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d12f      	bne.n	8002052 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f000 f9da 	bl	80023c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002010:	223f      	movs	r2, #63	@ 0x3f
 8002012:	409a      	lsls	r2, r3
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f042 0216 	orr.w	r2, r2, #22
 8002026:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	2b00      	cmp	r3, #0
 800202e:	d007      	beq.n	8002040 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f042 0208 	orr.w	r2, r2, #8
 800203e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	e005      	b.n	800205e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800205a:	2302      	movs	r3, #2
 800205c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800205e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d004      	beq.n	8002086 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2280      	movs	r2, #128	@ 0x80
 8002080:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e00c      	b.n	80020a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2205      	movs	r2, #5
 800208a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 0201 	bic.w	r2, r2, #1
 800209c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020b8:	4b8e      	ldr	r3, [pc, #568]	@ (80022f4 <HAL_DMA_IRQHandler+0x248>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a8e      	ldr	r2, [pc, #568]	@ (80022f8 <HAL_DMA_IRQHandler+0x24c>)
 80020be:	fba2 2303 	umull	r2, r3, r2, r3
 80020c2:	0a9b      	lsrs	r3, r3, #10
 80020c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d6:	2208      	movs	r2, #8
 80020d8:	409a      	lsls	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4013      	ands	r3, r2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d01a      	beq.n	8002118 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0304 	and.w	r3, r3, #4
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d013      	beq.n	8002118 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0204 	bic.w	r2, r2, #4
 80020fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002104:	2208      	movs	r2, #8
 8002106:	409a      	lsls	r2, r3
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800211c:	2201      	movs	r2, #1
 800211e:	409a      	lsls	r2, r3
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d012      	beq.n	800214e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00b      	beq.n	800214e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800213a:	2201      	movs	r2, #1
 800213c:	409a      	lsls	r2, r3
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002146:	f043 0202 	orr.w	r2, r3, #2
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002152:	2204      	movs	r2, #4
 8002154:	409a      	lsls	r2, r3
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	4013      	ands	r3, r2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d012      	beq.n	8002184 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00b      	beq.n	8002184 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002170:	2204      	movs	r2, #4
 8002172:	409a      	lsls	r2, r3
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217c:	f043 0204 	orr.w	r2, r3, #4
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002188:	2210      	movs	r2, #16
 800218a:	409a      	lsls	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4013      	ands	r3, r2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d043      	beq.n	800221c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d03c      	beq.n	800221c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a6:	2210      	movs	r2, #16
 80021a8:	409a      	lsls	r2, r3
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d018      	beq.n	80021ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d108      	bne.n	80021dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d024      	beq.n	800221c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	4798      	blx	r3
 80021da:	e01f      	b.n	800221c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d01b      	beq.n	800221c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	4798      	blx	r3
 80021ec:	e016      	b.n	800221c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d107      	bne.n	800220c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0208 	bic.w	r2, r2, #8
 800220a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002220:	2220      	movs	r2, #32
 8002222:	409a      	lsls	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 808f 	beq.w	800234c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 8087 	beq.w	800234c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002242:	2220      	movs	r2, #32
 8002244:	409a      	lsls	r2, r3
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b05      	cmp	r3, #5
 8002254:	d136      	bne.n	80022c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0216 	bic.w	r2, r2, #22
 8002264:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002274:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	d103      	bne.n	8002286 <HAL_DMA_IRQHandler+0x1da>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002282:	2b00      	cmp	r3, #0
 8002284:	d007      	beq.n	8002296 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 0208 	bic.w	r2, r2, #8
 8002294:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229a:	223f      	movs	r2, #63	@ 0x3f
 800229c:	409a      	lsls	r2, r3
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d07e      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	4798      	blx	r3
        }
        return;
 80022c2:	e079      	b.n	80023b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d01d      	beq.n	800230e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d10d      	bne.n	80022fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d031      	beq.n	800234c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	4798      	blx	r3
 80022f0:	e02c      	b.n	800234c <HAL_DMA_IRQHandler+0x2a0>
 80022f2:	bf00      	nop
 80022f4:	20000004 	.word	0x20000004
 80022f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002300:	2b00      	cmp	r3, #0
 8002302:	d023      	beq.n	800234c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	4798      	blx	r3
 800230c:	e01e      	b.n	800234c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10f      	bne.n	800233c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 0210 	bic.w	r2, r2, #16
 800232a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002350:	2b00      	cmp	r3, #0
 8002352:	d032      	beq.n	80023ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	d022      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2205      	movs	r2, #5
 8002364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 0201 	bic.w	r2, r2, #1
 8002376:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	3301      	adds	r3, #1
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	429a      	cmp	r2, r3
 8002382:	d307      	bcc.n	8002394 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f2      	bne.n	8002378 <HAL_DMA_IRQHandler+0x2cc>
 8002392:	e000      	b.n	8002396 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002394:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	4798      	blx	r3
 80023b6:	e000      	b.n	80023ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80023b8:	bf00      	nop
    }
  }
}
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80023dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b40      	cmp	r3, #64	@ 0x40
 80023ec:	d108      	bne.n	8002400 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023fe:	e007      	b.n	8002410 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	60da      	str	r2, [r3, #12]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	3b10      	subs	r3, #16
 800242c:	4a14      	ldr	r2, [pc, #80]	@ (8002480 <DMA_CalcBaseAndBitshift+0x64>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002436:	4a13      	ldr	r2, [pc, #76]	@ (8002484 <DMA_CalcBaseAndBitshift+0x68>)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	461a      	mov	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2b03      	cmp	r3, #3
 8002448:	d909      	bls.n	800245e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002452:	f023 0303 	bic.w	r3, r3, #3
 8002456:	1d1a      	adds	r2, r3, #4
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	659a      	str	r2, [r3, #88]	@ 0x58
 800245c:	e007      	b.n	800246e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002466:	f023 0303 	bic.w	r3, r3, #3
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002472:	4618      	mov	r0, r3
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	aaaaaaab 	.word	0xaaaaaaab
 8002484:	08005f20 	.word	0x08005f20

08002488 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d11f      	bne.n	80024e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	2b03      	cmp	r3, #3
 80024a6:	d856      	bhi.n	8002556 <DMA_CheckFifoParam+0xce>
 80024a8:	a201      	add	r2, pc, #4	@ (adr r2, 80024b0 <DMA_CheckFifoParam+0x28>)
 80024aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ae:	bf00      	nop
 80024b0:	080024c1 	.word	0x080024c1
 80024b4:	080024d3 	.word	0x080024d3
 80024b8:	080024c1 	.word	0x080024c1
 80024bc:	08002557 	.word	0x08002557
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d046      	beq.n	800255a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024d0:	e043      	b.n	800255a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80024da:	d140      	bne.n	800255e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024e0:	e03d      	b.n	800255e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024ea:	d121      	bne.n	8002530 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d837      	bhi.n	8002562 <DMA_CheckFifoParam+0xda>
 80024f2:	a201      	add	r2, pc, #4	@ (adr r2, 80024f8 <DMA_CheckFifoParam+0x70>)
 80024f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f8:	08002509 	.word	0x08002509
 80024fc:	0800250f 	.word	0x0800250f
 8002500:	08002509 	.word	0x08002509
 8002504:	08002521 	.word	0x08002521
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	73fb      	strb	r3, [r7, #15]
      break;
 800250c:	e030      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002512:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d025      	beq.n	8002566 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800251e:	e022      	b.n	8002566 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002524:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002528:	d11f      	bne.n	800256a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800252e:	e01c      	b.n	800256a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d903      	bls.n	800253e <DMA_CheckFifoParam+0xb6>
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	2b03      	cmp	r3, #3
 800253a:	d003      	beq.n	8002544 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800253c:	e018      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
      break;
 8002542:	e015      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002548:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00e      	beq.n	800256e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
      break;
 8002554:	e00b      	b.n	800256e <DMA_CheckFifoParam+0xe6>
      break;
 8002556:	bf00      	nop
 8002558:	e00a      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;
 800255a:	bf00      	nop
 800255c:	e008      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;
 800255e:	bf00      	nop
 8002560:	e006      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;
 8002562:	bf00      	nop
 8002564:	e004      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;
 8002566:	bf00      	nop
 8002568:	e002      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;   
 800256a:	bf00      	nop
 800256c:	e000      	b.n	8002570 <DMA_CheckFifoParam+0xe8>
      break;
 800256e:	bf00      	nop
    }
  } 
  
  return status; 
 8002570:	7bfb      	ldrb	r3, [r7, #15]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop

08002580 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	e159      	b.n	8002850 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800259c:	2201      	movs	r2, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	f040 8148 	bne.w	800284a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d005      	beq.n	80025d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d130      	bne.n	8002634 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	2203      	movs	r2, #3
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002608:	2201      	movs	r2, #1
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 0201 	and.w	r2, r3, #1
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b03      	cmp	r3, #3
 800263e:	d017      	beq.n	8002670 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2203      	movs	r2, #3
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d123      	bne.n	80026c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	08da      	lsrs	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3208      	adds	r2, #8
 8002684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	220f      	movs	r2, #15
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	08da      	lsrs	r2, r3, #3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3208      	adds	r2, #8
 80026be:	69b9      	ldr	r1, [r7, #24]
 80026c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	2203      	movs	r2, #3
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0203 	and.w	r2, r3, #3
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a2 	beq.w	800284a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	4b57      	ldr	r3, [pc, #348]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a56      	ldr	r2, [pc, #344]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 8002710:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
 8002716:	4b54      	ldr	r3, [pc, #336]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002722:	4a52      	ldr	r2, [pc, #328]	@ (800286c <HAL_GPIO_Init+0x2ec>)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	089b      	lsrs	r3, r3, #2
 8002728:	3302      	adds	r3, #2
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	220f      	movs	r2, #15
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a49      	ldr	r2, [pc, #292]	@ (8002870 <HAL_GPIO_Init+0x2f0>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d019      	beq.n	8002782 <HAL_GPIO_Init+0x202>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a48      	ldr	r2, [pc, #288]	@ (8002874 <HAL_GPIO_Init+0x2f4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d013      	beq.n	800277e <HAL_GPIO_Init+0x1fe>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a47      	ldr	r2, [pc, #284]	@ (8002878 <HAL_GPIO_Init+0x2f8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00d      	beq.n	800277a <HAL_GPIO_Init+0x1fa>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a46      	ldr	r2, [pc, #280]	@ (800287c <HAL_GPIO_Init+0x2fc>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d007      	beq.n	8002776 <HAL_GPIO_Init+0x1f6>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a45      	ldr	r2, [pc, #276]	@ (8002880 <HAL_GPIO_Init+0x300>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d101      	bne.n	8002772 <HAL_GPIO_Init+0x1f2>
 800276e:	2304      	movs	r3, #4
 8002770:	e008      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002772:	2307      	movs	r3, #7
 8002774:	e006      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002776:	2303      	movs	r3, #3
 8002778:	e004      	b.n	8002784 <HAL_GPIO_Init+0x204>
 800277a:	2302      	movs	r3, #2
 800277c:	e002      	b.n	8002784 <HAL_GPIO_Init+0x204>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002782:	2300      	movs	r3, #0
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	f002 0203 	and.w	r2, r2, #3
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	4093      	lsls	r3, r2
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002794:	4935      	ldr	r1, [pc, #212]	@ (800286c <HAL_GPIO_Init+0x2ec>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	089b      	lsrs	r3, r3, #2
 800279a:	3302      	adds	r3, #2
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027a2:	4b38      	ldr	r3, [pc, #224]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027c6:	4a2f      	ldr	r2, [pc, #188]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f0:	4a24      	ldr	r2, [pc, #144]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027f6:	4b23      	ldr	r3, [pc, #140]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800281a:	4a1a      	ldr	r2, [pc, #104]	@ (8002884 <HAL_GPIO_Init+0x304>)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002820:	4b18      	ldr	r3, [pc, #96]	@ (8002884 <HAL_GPIO_Init+0x304>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002844:	4a0f      	ldr	r2, [pc, #60]	@ (8002884 <HAL_GPIO_Init+0x304>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3301      	adds	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b0f      	cmp	r3, #15
 8002854:	f67f aea2 	bls.w	800259c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800
 800286c:	40013800 	.word	0x40013800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020400 	.word	0x40020400
 8002878:	40020800 	.word	0x40020800
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40013c00 	.word	0x40013c00

08002888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	807b      	strh	r3, [r7, #2]
 8002894:	4613      	mov	r3, r2
 8002896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002898:	787b      	ldrb	r3, [r7, #1]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800289e:	887a      	ldrh	r2, [r7, #2]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028a4:	e003      	b.n	80028ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028a6:	887b      	ldrh	r3, [r7, #2]
 80028a8:	041a      	lsls	r2, r3, #16
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	619a      	str	r2, [r3, #24]
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
	...

080028bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e267      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d075      	beq.n	80029c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028da:	4b88      	ldr	r3, [pc, #544]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d00c      	beq.n	8002900 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028e6:	4b85      	ldr	r3, [pc, #532]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d112      	bne.n	8002918 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028f2:	4b82      	ldr	r3, [pc, #520]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028fe:	d10b      	bne.n	8002918 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	4b7e      	ldr	r3, [pc, #504]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d05b      	beq.n	80029c4 <HAL_RCC_OscConfig+0x108>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d157      	bne.n	80029c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e242      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002920:	d106      	bne.n	8002930 <HAL_RCC_OscConfig+0x74>
 8002922:	4b76      	ldr	r3, [pc, #472]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a75      	ldr	r2, [pc, #468]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e01d      	b.n	800296c <HAL_RCC_OscConfig+0xb0>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0x98>
 800293a:	4b70      	ldr	r3, [pc, #448]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6f      	ldr	r2, [pc, #444]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b6d      	ldr	r3, [pc, #436]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6c      	ldr	r2, [pc, #432]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0xb0>
 8002954:	4b69      	ldr	r3, [pc, #420]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a68      	ldr	r2, [pc, #416]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800295a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4b66      	ldr	r3, [pc, #408]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a65      	ldr	r2, [pc, #404]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800296a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d013      	beq.n	800299c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002974:	f7ff f930 	bl	8001bd8 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800297c:	f7ff f92c 	bl	8001bd8 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b64      	cmp	r3, #100	@ 0x64
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e207      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b5b      	ldr	r3, [pc, #364]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0f0      	beq.n	800297c <HAL_RCC_OscConfig+0xc0>
 800299a:	e014      	b.n	80029c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299c:	f7ff f91c 	bl	8001bd8 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a4:	f7ff f918 	bl	8001bd8 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e1f3      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029b6:	4b51      	ldr	r3, [pc, #324]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0xe8>
 80029c2:	e000      	b.n	80029c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d063      	beq.n	8002a9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029d2:	4b4a      	ldr	r3, [pc, #296]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00b      	beq.n	80029f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029de:	4b47      	ldr	r3, [pc, #284]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d11c      	bne.n	8002a24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ea:	4b44      	ldr	r3, [pc, #272]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d116      	bne.n	8002a24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029f6:	4b41      	ldr	r3, [pc, #260]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d005      	beq.n	8002a0e <HAL_RCC_OscConfig+0x152>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d001      	beq.n	8002a0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e1c7      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4937      	ldr	r1, [pc, #220]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a22:	e03a      	b.n	8002a9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d020      	beq.n	8002a6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a2c:	4b34      	ldr	r3, [pc, #208]	@ (8002b00 <HAL_RCC_OscConfig+0x244>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7ff f8d1 	bl	8001bd8 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7ff f8cd 	bl	8001bd8 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e1a8      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f0      	beq.n	8002a3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a58:	4b28      	ldr	r3, [pc, #160]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	4925      	ldr	r1, [pc, #148]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]
 8002a6c:	e015      	b.n	8002a9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a6e:	4b24      	ldr	r3, [pc, #144]	@ (8002b00 <HAL_RCC_OscConfig+0x244>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7ff f8b0 	bl	8001bd8 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7c:	f7ff f8ac 	bl	8001bd8 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e187      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0308 	and.w	r3, r3, #8
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d036      	beq.n	8002b14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d016      	beq.n	8002adc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aae:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <HAL_RCC_OscConfig+0x248>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab4:	f7ff f890 	bl	8001bd8 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002abc:	f7ff f88c 	bl	8001bd8 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e167      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ace:	4b0b      	ldr	r3, [pc, #44]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x200>
 8002ada:	e01b      	b.n	8002b14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002adc:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <HAL_RCC_OscConfig+0x248>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae2:	f7ff f879 	bl	8001bd8 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	e00e      	b.n	8002b08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aea:	f7ff f875 	bl	8001bd8 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d907      	bls.n	8002b08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e150      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
 8002afc:	40023800 	.word	0x40023800
 8002b00:	42470000 	.word	0x42470000
 8002b04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b08:	4b88      	ldr	r3, [pc, #544]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1ea      	bne.n	8002aea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8097 	beq.w	8002c50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b26:	4b81      	ldr	r3, [pc, #516]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10f      	bne.n	8002b52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	4b7d      	ldr	r3, [pc, #500]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b42:	4b7a      	ldr	r3, [pc, #488]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b52:	4b77      	ldr	r3, [pc, #476]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d118      	bne.n	8002b90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b5e:	4b74      	ldr	r3, [pc, #464]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a73      	ldr	r2, [pc, #460]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b6a:	f7ff f835 	bl	8001bd8 <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b70:	e008      	b.n	8002b84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b72:	f7ff f831 	bl	8001bd8 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e10c      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b84:	4b6a      	ldr	r3, [pc, #424]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f0      	beq.n	8002b72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d106      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x2ea>
 8002b98:	4b64      	ldr	r3, [pc, #400]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9c:	4a63      	ldr	r2, [pc, #396]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b9e:	f043 0301 	orr.w	r3, r3, #1
 8002ba2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba4:	e01c      	b.n	8002be0 <HAL_RCC_OscConfig+0x324>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x30c>
 8002bae:	4b5f      	ldr	r3, [pc, #380]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb2:	4a5e      	ldr	r2, [pc, #376]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bba:	4b5c      	ldr	r3, [pc, #368]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bbe:	4a5b      	ldr	r2, [pc, #364]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bc0:	f043 0301 	orr.w	r3, r3, #1
 8002bc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bc6:	e00b      	b.n	8002be0 <HAL_RCC_OscConfig+0x324>
 8002bc8:	4b58      	ldr	r3, [pc, #352]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bcc:	4a57      	ldr	r2, [pc, #348]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bce:	f023 0301 	bic.w	r3, r3, #1
 8002bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bd4:	4b55      	ldr	r3, [pc, #340]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd8:	4a54      	ldr	r2, [pc, #336]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bda:	f023 0304 	bic.w	r3, r3, #4
 8002bde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d015      	beq.n	8002c14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be8:	f7fe fff6 	bl	8001bd8 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bee:	e00a      	b.n	8002c06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf0:	f7fe fff2 	bl	8001bd8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e0cb      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c06:	4b49      	ldr	r3, [pc, #292]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0ee      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x334>
 8002c12:	e014      	b.n	8002c3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c14:	f7fe ffe0 	bl	8001bd8 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c1a:	e00a      	b.n	8002c32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c1c:	f7fe ffdc 	bl	8001bd8 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e0b5      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c32:	4b3e      	ldr	r3, [pc, #248]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1ee      	bne.n	8002c1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c3e:	7dfb      	ldrb	r3, [r7, #23]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d105      	bne.n	8002c50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c44:	4b39      	ldr	r3, [pc, #228]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	4a38      	ldr	r2, [pc, #224]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a1 	beq.w	8002d9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c5a:	4b34      	ldr	r3, [pc, #208]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d05c      	beq.n	8002d20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d141      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6e:	4b31      	ldr	r3, [pc, #196]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe ffb0 	bl	8001bd8 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe ffac 	bl	8001bd8 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e087      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8e:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69da      	ldr	r2, [r3, #28]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca8:	019b      	lsls	r3, r3, #6
 8002caa:	431a      	orrs	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	041b      	lsls	r3, r3, #16
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	061b      	lsls	r3, r3, #24
 8002cbe:	491b      	ldr	r1, [pc, #108]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cca:	f7fe ff85 	bl	8001bd8 <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd2:	f7fe ff81 	bl	8001bd8 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e05c      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce4:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x416>
 8002cf0:	e054      	b.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf2:	4b10      	ldr	r3, [pc, #64]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7fe ff6e 	bl	8001bd8 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe ff6a 	bl	8001bd8 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e045      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x444>
 8002d1e:	e03d      	b.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d107      	bne.n	8002d38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e038      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40007000 	.word	0x40007000
 8002d34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_RCC_OscConfig+0x4ec>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d028      	beq.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d121      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d11a      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d68:	4013      	ands	r3, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d111      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7e:	085b      	lsrs	r3, r3, #1
 8002d80:	3b01      	subs	r3, #1
 8002d82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d107      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40023800 	.word	0x40023800

08002dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0cc      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dc0:	4b68      	ldr	r3, [pc, #416]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d90c      	bls.n	8002de8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dce:	4b65      	ldr	r3, [pc, #404]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd6:	4b63      	ldr	r3, [pc, #396]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0b8      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d020      	beq.n	8002e36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e00:	4b59      	ldr	r3, [pc, #356]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	4a58      	ldr	r2, [pc, #352]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e18:	4b53      	ldr	r3, [pc, #332]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	4a52      	ldr	r2, [pc, #328]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e24:	4b50      	ldr	r3, [pc, #320]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	494d      	ldr	r1, [pc, #308]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d044      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d107      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4a:	4b47      	ldr	r3, [pc, #284]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d119      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e07f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d003      	beq.n	8002e6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d107      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e06f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e067      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e8a:	4b37      	ldr	r3, [pc, #220]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f023 0203 	bic.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4934      	ldr	r1, [pc, #208]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e9c:	f7fe fe9c 	bl	8001bd8 <HAL_GetTick>
 8002ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea4:	f7fe fe98 	bl	8001bd8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e04f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eba:	4b2b      	ldr	r3, [pc, #172]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 020c 	and.w	r2, r3, #12
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d1eb      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b25      	ldr	r3, [pc, #148]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d20c      	bcs.n	8002ef4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b22      	ldr	r3, [pc, #136]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	b2d2      	uxtb	r2, r2
 8002ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b20      	ldr	r3, [pc, #128]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e032      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f00:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4916      	ldr	r1, [pc, #88]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f1e:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	490e      	ldr	r1, [pc, #56]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f32:	f000 f821 	bl	8002f78 <HAL_RCC_GetSysClockFreq>
 8002f36:	4602      	mov	r2, r0
 8002f38:	4b0b      	ldr	r3, [pc, #44]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	490a      	ldr	r1, [pc, #40]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002f44:	5ccb      	ldrb	r3, [r1, r3]
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	4a09      	ldr	r2, [pc, #36]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f4e:	4b09      	ldr	r3, [pc, #36]	@ (8002f74 <HAL_RCC_ClockConfig+0x1c8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe fdfc 	bl	8001b50 <HAL_InitTick>

  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40023c00 	.word	0x40023c00
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	08005f10 	.word	0x08005f10
 8002f70:	20000004 	.word	0x20000004
 8002f74:	20000008 	.word	0x20000008

08002f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f7c:	b090      	sub	sp, #64	@ 0x40
 8002f7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002f80:	2300      	movs	r3, #0
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f90:	4b59      	ldr	r3, [pc, #356]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 030c 	and.w	r3, r3, #12
 8002f98:	2b08      	cmp	r3, #8
 8002f9a:	d00d      	beq.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x40>
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	f200 80a1 	bhi.w	80030e4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <HAL_RCC_GetSysClockFreq+0x34>
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d003      	beq.n	8002fb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002faa:	e09b      	b.n	80030e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fac:	4b53      	ldr	r3, [pc, #332]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x184>)
 8002fae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002fb0:	e09b      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fb2:	4b53      	ldr	r3, [pc, #332]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002fb6:	e098      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fb8:	4b4f      	ldr	r3, [pc, #316]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fc2:	4b4d      	ldr	r3, [pc, #308]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d028      	beq.n	8003020 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fce:	4b4a      	ldr	r3, [pc, #296]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	099b      	lsrs	r3, r3, #6
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	623b      	str	r3, [r7, #32]
 8002fd8:	627a      	str	r2, [r7, #36]	@ 0x24
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4b47      	ldr	r3, [pc, #284]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fe4:	fb03 f201 	mul.w	r2, r3, r1
 8002fe8:	2300      	movs	r3, #0
 8002fea:	fb00 f303 	mul.w	r3, r0, r3
 8002fee:	4413      	add	r3, r2
 8002ff0:	4a43      	ldr	r2, [pc, #268]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ff2:	fba0 1202 	umull	r1, r2, r0, r2
 8002ff6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ff8:	460a      	mov	r2, r1
 8002ffa:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002ffc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ffe:	4413      	add	r3, r2
 8003000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003004:	2200      	movs	r2, #0
 8003006:	61bb      	str	r3, [r7, #24]
 8003008:	61fa      	str	r2, [r7, #28]
 800300a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800300e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003012:	f7fd f935 	bl	8000280 <__aeabi_uldivmod>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	4613      	mov	r3, r2
 800301c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800301e:	e053      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003020:	4b35      	ldr	r3, [pc, #212]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	099b      	lsrs	r3, r3, #6
 8003026:	2200      	movs	r2, #0
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	617a      	str	r2, [r7, #20]
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003032:	f04f 0b00 	mov.w	fp, #0
 8003036:	4652      	mov	r2, sl
 8003038:	465b      	mov	r3, fp
 800303a:	f04f 0000 	mov.w	r0, #0
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	0159      	lsls	r1, r3, #5
 8003044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003048:	0150      	lsls	r0, r2, #5
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	ebb2 080a 	subs.w	r8, r2, sl
 8003052:	eb63 090b 	sbc.w	r9, r3, fp
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	f04f 0300 	mov.w	r3, #0
 800305e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003062:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003066:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800306a:	ebb2 0408 	subs.w	r4, r2, r8
 800306e:	eb63 0509 	sbc.w	r5, r3, r9
 8003072:	f04f 0200 	mov.w	r2, #0
 8003076:	f04f 0300 	mov.w	r3, #0
 800307a:	00eb      	lsls	r3, r5, #3
 800307c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003080:	00e2      	lsls	r2, r4, #3
 8003082:	4614      	mov	r4, r2
 8003084:	461d      	mov	r5, r3
 8003086:	eb14 030a 	adds.w	r3, r4, sl
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	eb45 030b 	adc.w	r3, r5, fp
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	f04f 0300 	mov.w	r3, #0
 800309a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800309e:	4629      	mov	r1, r5
 80030a0:	028b      	lsls	r3, r1, #10
 80030a2:	4621      	mov	r1, r4
 80030a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030a8:	4621      	mov	r1, r4
 80030aa:	028a      	lsls	r2, r1, #10
 80030ac:	4610      	mov	r0, r2
 80030ae:	4619      	mov	r1, r3
 80030b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b2:	2200      	movs	r2, #0
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	60fa      	str	r2, [r7, #12]
 80030b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030bc:	f7fd f8e0 	bl	8000280 <__aeabi_uldivmod>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4613      	mov	r3, r2
 80030c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	0c1b      	lsrs	r3, r3, #16
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	3301      	adds	r3, #1
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80030d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80030e2:	e002      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030e4:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x184>)
 80030e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80030e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3740      	adds	r7, #64	@ 0x40
 80030f0:	46bd      	mov	sp, r7
 80030f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800
 80030fc:	00f42400 	.word	0x00f42400
 8003100:	017d7840 	.word	0x017d7840

08003104 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e07b      	b.n	800320e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	2b00      	cmp	r3, #0
 800311c:	d108      	bne.n	8003130 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003126:	d009      	beq.n	800313c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	61da      	str	r2, [r3, #28]
 800312e:	e005      	b.n	800313c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fe fba0 	bl	800189c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003172:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003184:	431a      	orrs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031ac:	431a      	orrs	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c0:	ea42 0103 	orr.w	r1, r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	0c1b      	lsrs	r3, r3, #16
 80031da:	f003 0104 	and.w	r1, r3, #4
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	f003 0210 	and.w	r2, r3, #16
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	69da      	ldr	r2, [r3, #28]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b088      	sub	sp, #32
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003226:	f7fe fcd7 	bl	8001bd8 <HAL_GetTick>
 800322a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800322c:	88fb      	ldrh	r3, [r7, #6]
 800322e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b01      	cmp	r3, #1
 800323a:	d001      	beq.n	8003240 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800323c:	2302      	movs	r3, #2
 800323e:	e12a      	b.n	8003496 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <HAL_SPI_Transmit+0x36>
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e122      	b.n	8003496 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <HAL_SPI_Transmit+0x48>
 800325a:	2302      	movs	r3, #2
 800325c:	e11b      	b.n	8003496 <HAL_SPI_Transmit+0x280>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2203      	movs	r2, #3
 800326a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	88fa      	ldrh	r2, [r7, #6]
 800327e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	88fa      	ldrh	r2, [r7, #6]
 8003284:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ac:	d10f      	bne.n	80032ce <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032d8:	2b40      	cmp	r3, #64	@ 0x40
 80032da:	d007      	beq.n	80032ec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032f4:	d152      	bne.n	800339c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <HAL_SPI_Transmit+0xee>
 80032fe:	8b7b      	ldrh	r3, [r7, #26]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d145      	bne.n	8003390 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003308:	881a      	ldrh	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003314:	1c9a      	adds	r2, r3, #2
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800331e:	b29b      	uxth	r3, r3
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003328:	e032      	b.n	8003390 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b02      	cmp	r3, #2
 8003336:	d112      	bne.n	800335e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	881a      	ldrh	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003348:	1c9a      	adds	r2, r3, #2
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003352:	b29b      	uxth	r3, r3
 8003354:	3b01      	subs	r3, #1
 8003356:	b29a      	uxth	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800335c:	e018      	b.n	8003390 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800335e:	f7fe fc3b 	bl	8001bd8 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d803      	bhi.n	8003376 <HAL_SPI_Transmit+0x160>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003374:	d102      	bne.n	800337c <HAL_SPI_Transmit+0x166>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d109      	bne.n	8003390 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e082      	b.n	8003496 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003394:	b29b      	uxth	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1c7      	bne.n	800332a <HAL_SPI_Transmit+0x114>
 800339a:	e053      	b.n	8003444 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <HAL_SPI_Transmit+0x194>
 80033a4:	8b7b      	ldrh	r3, [r7, #26]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d147      	bne.n	800343a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	330c      	adds	r3, #12
 80033b4:	7812      	ldrb	r2, [r2, #0]
 80033b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033d0:	e033      	b.n	800343a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d113      	bne.n	8003408 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	330c      	adds	r3, #12
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003406:	e018      	b.n	800343a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003408:	f7fe fbe6 	bl	8001bd8 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d803      	bhi.n	8003420 <HAL_SPI_Transmit+0x20a>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341e:	d102      	bne.n	8003426 <HAL_SPI_Transmit+0x210>
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d109      	bne.n	800343a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e02d      	b.n	8003496 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1c6      	bne.n	80033d2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003444:	69fa      	ldr	r2, [r7, #28]
 8003446:	6839      	ldr	r1, [r7, #0]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 fb01 	bl	8003a50 <SPI_EndRxTxTransaction>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e000      	b.n	8003496 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003494:	2300      	movs	r3, #0
  }
}
 8003496:	4618      	mov	r0, r3
 8003498:	3720      	adds	r7, #32
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	4613      	mov	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d001      	beq.n	80034be <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80034ba:	2302      	movs	r3, #2
 80034bc:	e097      	b.n	80035ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_SPI_Transmit_DMA+0x2a>
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e08f      	b.n	80035ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d101      	bne.n	80034dc <HAL_SPI_Transmit_DMA+0x3c>
 80034d8:	2302      	movs	r3, #2
 80034da:	e088      	b.n	80035ee <HAL_SPI_Transmit_DMA+0x14e>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2203      	movs	r2, #3
 80034e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	88fa      	ldrh	r2, [r7, #6]
 80034fc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	88fa      	ldrh	r2, [r7, #6]
 8003502:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800352a:	d10f      	bne.n	800354c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800353a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800354a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003550:	4a29      	ldr	r2, [pc, #164]	@ (80035f8 <HAL_SPI_Transmit_DMA+0x158>)
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003558:	4a28      	ldr	r2, [pc, #160]	@ (80035fc <HAL_SPI_Transmit_DMA+0x15c>)
 800355a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003560:	4a27      	ldr	r2, [pc, #156]	@ (8003600 <HAL_SPI_Transmit_DMA+0x160>)
 8003562:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003568:	2200      	movs	r2, #0
 800356a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003574:	4619      	mov	r1, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	330c      	adds	r3, #12
 800357c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003582:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003584:	f7fe fd18 	bl	8001fb8 <HAL_DMA_Start_IT>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00b      	beq.n	80035a6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	f043 0210 	orr.w	r2, r3, #16
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e023      	b.n	80035ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035b0:	2b40      	cmp	r3, #64	@ 0x40
 80035b2:	d007      	beq.n	80035c4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035c2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0220 	orr.w	r2, r2, #32
 80035da:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 0202 	orr.w	r2, r2, #2
 80035ea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	080038bd 	.word	0x080038bd
 80035fc:	08003815 	.word	0x08003815
 8003600:	080038d9 	.word	0x080038d9

08003604 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003622:	2b00      	cmp	r3, #0
 8003624:	d10e      	bne.n	8003644 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800362c:	2b00      	cmp	r3, #0
 800362e:	d009      	beq.n	8003644 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d004      	beq.n	8003644 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	4798      	blx	r3
    return;
 8003642:	e0ce      	b.n	80037e2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d009      	beq.n	8003662 <HAL_SPI_IRQHandler+0x5e>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003654:	2b00      	cmp	r3, #0
 8003656:	d004      	beq.n	8003662 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
    return;
 8003660:	e0bf      	b.n	80037e2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f003 0320 	and.w	r3, r3, #32
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10a      	bne.n	8003682 <HAL_SPI_IRQHandler+0x7e>
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003672:	2b00      	cmp	r3, #0
 8003674:	d105      	bne.n	8003682 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 80b0 	beq.w	80037e2 <HAL_SPI_IRQHandler+0x1de>
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	f003 0320 	and.w	r3, r3, #32
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80aa 	beq.w	80037e2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d023      	beq.n	80036e0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d011      	beq.n	80036c8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a8:	f043 0204 	orr.w	r2, r3, #4
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	617b      	str	r3, [r7, #20]
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	e00b      	b.n	80036e0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036c8:	2300      	movs	r3, #0
 80036ca:	613b      	str	r3, [r7, #16]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	613b      	str	r3, [r7, #16]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	613b      	str	r3, [r7, #16]
 80036dc:	693b      	ldr	r3, [r7, #16]
        return;
 80036de:	e080      	b.n	80037e2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d014      	beq.n	8003714 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ee:	f043 0201 	orr.w	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80036f6:	2300      	movs	r3, #0
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00c      	beq.n	8003738 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003722:	f043 0208 	orr.w	r2, r3, #8
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800372a:	2300      	movs	r3, #0
 800372c:	60bb      	str	r3, [r7, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373c:	2b00      	cmp	r3, #0
 800373e:	d04f      	beq.n	80037e0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800374e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <HAL_SPI_IRQHandler+0x168>
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d034      	beq.n	80037d6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0203 	bic.w	r2, r2, #3
 800377a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003780:	2b00      	cmp	r3, #0
 8003782:	d011      	beq.n	80037a8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003788:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <HAL_SPI_IRQHandler+0x1e4>)
 800378a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003790:	4618      	mov	r0, r3
 8003792:	f7fe fc69 	bl	8002068 <HAL_DMA_Abort_IT>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d016      	beq.n	80037de <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b4:	4a0c      	ldr	r2, [pc, #48]	@ (80037e8 <HAL_SPI_IRQHandler+0x1e4>)
 80037b6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe fc53 	bl	8002068 <HAL_DMA_Abort_IT>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00a      	beq.n	80037de <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80037d4:	e003      	b.n	80037de <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f812 	bl	8003800 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80037dc:	e000      	b.n	80037e0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80037de:	bf00      	nop
    return;
 80037e0:	bf00      	nop
  }
}
 80037e2:	3720      	adds	r7, #32
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	08003919 	.word	0x08003919

080037ec <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003820:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003822:	f7fe f9d9 	bl	8001bd8 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003836:	d03b      	beq.n	80038b0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0220 	bic.w	r2, r2, #32
 8003846:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0202 	bic.w	r2, r2, #2
 8003856:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	2164      	movs	r1, #100	@ 0x64
 800385c:	6978      	ldr	r0, [r7, #20]
 800385e:	f000 f8f7 	bl	8003a50 <SPI_EndRxTxTransaction>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	f043 0220 	orr.w	r2, r3, #32
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10a      	bne.n	8003892 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387c:	2300      	movs	r3, #0
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2200      	movs	r2, #0
 8003896:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80038a8:	6978      	ldr	r0, [r7, #20]
 80038aa:	f7ff ffa9 	bl	8003800 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80038ae:	e002      	b.n	80038b6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80038b0:	6978      	ldr	r0, [r7, #20]
 80038b2:	f7fd f8df 	bl	8000a74 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038b6:	3718      	adds	r7, #24
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f7ff ff8e 	bl	80037ec <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0203 	bic.w	r2, r2, #3
 80038f4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038fa:	f043 0210 	orr.w	r2, r3, #16
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f7ff ff78 	bl	8003800 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003910:	bf00      	nop
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003924:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f7ff ff64 	bl	8003800 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003938:	bf00      	nop
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	4613      	mov	r3, r2
 800394e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003950:	f7fe f942 	bl	8001bd8 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	4413      	add	r3, r2
 800395e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003960:	f7fe f93a 	bl	8001bd8 <HAL_GetTick>
 8003964:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003966:	4b39      	ldr	r3, [pc, #228]	@ (8003a4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	015b      	lsls	r3, r3, #5
 800396c:	0d1b      	lsrs	r3, r3, #20
 800396e:	69fa      	ldr	r2, [r7, #28]
 8003970:	fb02 f303 	mul.w	r3, r2, r3
 8003974:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003976:	e054      	b.n	8003a22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397e:	d050      	beq.n	8003a22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003980:	f7fe f92a 	bl	8001bd8 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	69fa      	ldr	r2, [r7, #28]
 800398c:	429a      	cmp	r2, r3
 800398e:	d902      	bls.n	8003996 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d13d      	bne.n	8003a12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039ae:	d111      	bne.n	80039d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039b8:	d004      	beq.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c2:	d107      	bne.n	80039d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039dc:	d10f      	bne.n	80039fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e017      	b.n	8003a42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	bf0c      	ite	eq
 8003a32:	2301      	moveq	r3, #1
 8003a34:	2300      	movne	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	461a      	mov	r2, r3
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d19b      	bne.n	8003978 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	20000004 	.word	0x20000004

08003a50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b088      	sub	sp, #32
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2201      	movs	r2, #1
 8003a64:	2102      	movs	r1, #2
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f7ff ff6a 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d007      	beq.n	8003a82 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a76:	f043 0220 	orr.w	r2, r3, #32
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e032      	b.n	8003ae8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a82:	4b1b      	ldr	r3, [pc, #108]	@ (8003af0 <SPI_EndRxTxTransaction+0xa0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a1b      	ldr	r2, [pc, #108]	@ (8003af4 <SPI_EndRxTxTransaction+0xa4>)
 8003a88:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8c:	0d5b      	lsrs	r3, r3, #21
 8003a8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a92:	fb02 f303 	mul.w	r3, r2, r3
 8003a96:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003aa0:	d112      	bne.n	8003ac8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	2180      	movs	r1, #128	@ 0x80
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f7ff ff47 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d016      	beq.n	8003ae6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003abc:	f043 0220 	orr.w	r2, r3, #32
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e00f      	b.n	8003ae8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00a      	beq.n	8003ae4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ade:	2b80      	cmp	r3, #128	@ 0x80
 8003ae0:	d0f2      	beq.n	8003ac8 <SPI_EndRxTxTransaction+0x78>
 8003ae2:	e000      	b.n	8003ae6 <SPI_EndRxTxTransaction+0x96>
        break;
 8003ae4:	bf00      	nop
  }

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20000004 	.word	0x20000004
 8003af4:	165e9f81 	.word	0x165e9f81

08003af8 <siprintf>:
 8003af8:	b40e      	push	{r1, r2, r3}
 8003afa:	b500      	push	{lr}
 8003afc:	b09c      	sub	sp, #112	@ 0x70
 8003afe:	ab1d      	add	r3, sp, #116	@ 0x74
 8003b00:	9002      	str	r0, [sp, #8]
 8003b02:	9006      	str	r0, [sp, #24]
 8003b04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b08:	4809      	ldr	r0, [pc, #36]	@ (8003b30 <siprintf+0x38>)
 8003b0a:	9107      	str	r1, [sp, #28]
 8003b0c:	9104      	str	r1, [sp, #16]
 8003b0e:	4909      	ldr	r1, [pc, #36]	@ (8003b34 <siprintf+0x3c>)
 8003b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b14:	9105      	str	r1, [sp, #20]
 8003b16:	6800      	ldr	r0, [r0, #0]
 8003b18:	9301      	str	r3, [sp, #4]
 8003b1a:	a902      	add	r1, sp, #8
 8003b1c:	f000 f994 	bl	8003e48 <_svfiprintf_r>
 8003b20:	9b02      	ldr	r3, [sp, #8]
 8003b22:	2200      	movs	r2, #0
 8003b24:	701a      	strb	r2, [r3, #0]
 8003b26:	b01c      	add	sp, #112	@ 0x70
 8003b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b2c:	b003      	add	sp, #12
 8003b2e:	4770      	bx	lr
 8003b30:	20000010 	.word	0x20000010
 8003b34:	ffff0208 	.word	0xffff0208

08003b38 <memset>:
 8003b38:	4402      	add	r2, r0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d100      	bne.n	8003b42 <memset+0xa>
 8003b40:	4770      	bx	lr
 8003b42:	f803 1b01 	strb.w	r1, [r3], #1
 8003b46:	e7f9      	b.n	8003b3c <memset+0x4>

08003b48 <__errno>:
 8003b48:	4b01      	ldr	r3, [pc, #4]	@ (8003b50 <__errno+0x8>)
 8003b4a:	6818      	ldr	r0, [r3, #0]
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	20000010 	.word	0x20000010

08003b54 <__libc_init_array>:
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	4d0d      	ldr	r5, [pc, #52]	@ (8003b8c <__libc_init_array+0x38>)
 8003b58:	4c0d      	ldr	r4, [pc, #52]	@ (8003b90 <__libc_init_array+0x3c>)
 8003b5a:	1b64      	subs	r4, r4, r5
 8003b5c:	10a4      	asrs	r4, r4, #2
 8003b5e:	2600      	movs	r6, #0
 8003b60:	42a6      	cmp	r6, r4
 8003b62:	d109      	bne.n	8003b78 <__libc_init_array+0x24>
 8003b64:	4d0b      	ldr	r5, [pc, #44]	@ (8003b94 <__libc_init_array+0x40>)
 8003b66:	4c0c      	ldr	r4, [pc, #48]	@ (8003b98 <__libc_init_array+0x44>)
 8003b68:	f000 fc66 	bl	8004438 <_init>
 8003b6c:	1b64      	subs	r4, r4, r5
 8003b6e:	10a4      	asrs	r4, r4, #2
 8003b70:	2600      	movs	r6, #0
 8003b72:	42a6      	cmp	r6, r4
 8003b74:	d105      	bne.n	8003b82 <__libc_init_array+0x2e>
 8003b76:	bd70      	pop	{r4, r5, r6, pc}
 8003b78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b7c:	4798      	blx	r3
 8003b7e:	3601      	adds	r6, #1
 8003b80:	e7ee      	b.n	8003b60 <__libc_init_array+0xc>
 8003b82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b86:	4798      	blx	r3
 8003b88:	3601      	adds	r6, #1
 8003b8a:	e7f2      	b.n	8003b72 <__libc_init_array+0x1e>
 8003b8c:	08005f64 	.word	0x08005f64
 8003b90:	08005f64 	.word	0x08005f64
 8003b94:	08005f64 	.word	0x08005f64
 8003b98:	08005f68 	.word	0x08005f68

08003b9c <__retarget_lock_acquire_recursive>:
 8003b9c:	4770      	bx	lr

08003b9e <__retarget_lock_release_recursive>:
 8003b9e:	4770      	bx	lr

08003ba0 <_free_r>:
 8003ba0:	b538      	push	{r3, r4, r5, lr}
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	2900      	cmp	r1, #0
 8003ba6:	d041      	beq.n	8003c2c <_free_r+0x8c>
 8003ba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bac:	1f0c      	subs	r4, r1, #4
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	bfb8      	it	lt
 8003bb2:	18e4      	addlt	r4, r4, r3
 8003bb4:	f000 f8e0 	bl	8003d78 <__malloc_lock>
 8003bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c30 <_free_r+0x90>)
 8003bba:	6813      	ldr	r3, [r2, #0]
 8003bbc:	b933      	cbnz	r3, 8003bcc <_free_r+0x2c>
 8003bbe:	6063      	str	r3, [r4, #4]
 8003bc0:	6014      	str	r4, [r2, #0]
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bc8:	f000 b8dc 	b.w	8003d84 <__malloc_unlock>
 8003bcc:	42a3      	cmp	r3, r4
 8003bce:	d908      	bls.n	8003be2 <_free_r+0x42>
 8003bd0:	6820      	ldr	r0, [r4, #0]
 8003bd2:	1821      	adds	r1, r4, r0
 8003bd4:	428b      	cmp	r3, r1
 8003bd6:	bf01      	itttt	eq
 8003bd8:	6819      	ldreq	r1, [r3, #0]
 8003bda:	685b      	ldreq	r3, [r3, #4]
 8003bdc:	1809      	addeq	r1, r1, r0
 8003bde:	6021      	streq	r1, [r4, #0]
 8003be0:	e7ed      	b.n	8003bbe <_free_r+0x1e>
 8003be2:	461a      	mov	r2, r3
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	b10b      	cbz	r3, 8003bec <_free_r+0x4c>
 8003be8:	42a3      	cmp	r3, r4
 8003bea:	d9fa      	bls.n	8003be2 <_free_r+0x42>
 8003bec:	6811      	ldr	r1, [r2, #0]
 8003bee:	1850      	adds	r0, r2, r1
 8003bf0:	42a0      	cmp	r0, r4
 8003bf2:	d10b      	bne.n	8003c0c <_free_r+0x6c>
 8003bf4:	6820      	ldr	r0, [r4, #0]
 8003bf6:	4401      	add	r1, r0
 8003bf8:	1850      	adds	r0, r2, r1
 8003bfa:	4283      	cmp	r3, r0
 8003bfc:	6011      	str	r1, [r2, #0]
 8003bfe:	d1e0      	bne.n	8003bc2 <_free_r+0x22>
 8003c00:	6818      	ldr	r0, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	6053      	str	r3, [r2, #4]
 8003c06:	4408      	add	r0, r1
 8003c08:	6010      	str	r0, [r2, #0]
 8003c0a:	e7da      	b.n	8003bc2 <_free_r+0x22>
 8003c0c:	d902      	bls.n	8003c14 <_free_r+0x74>
 8003c0e:	230c      	movs	r3, #12
 8003c10:	602b      	str	r3, [r5, #0]
 8003c12:	e7d6      	b.n	8003bc2 <_free_r+0x22>
 8003c14:	6820      	ldr	r0, [r4, #0]
 8003c16:	1821      	adds	r1, r4, r0
 8003c18:	428b      	cmp	r3, r1
 8003c1a:	bf04      	itt	eq
 8003c1c:	6819      	ldreq	r1, [r3, #0]
 8003c1e:	685b      	ldreq	r3, [r3, #4]
 8003c20:	6063      	str	r3, [r4, #4]
 8003c22:	bf04      	itt	eq
 8003c24:	1809      	addeq	r1, r1, r0
 8003c26:	6021      	streq	r1, [r4, #0]
 8003c28:	6054      	str	r4, [r2, #4]
 8003c2a:	e7ca      	b.n	8003bc2 <_free_r+0x22>
 8003c2c:	bd38      	pop	{r3, r4, r5, pc}
 8003c2e:	bf00      	nop
 8003c30:	200002a0 	.word	0x200002a0

08003c34 <sbrk_aligned>:
 8003c34:	b570      	push	{r4, r5, r6, lr}
 8003c36:	4e0f      	ldr	r6, [pc, #60]	@ (8003c74 <sbrk_aligned+0x40>)
 8003c38:	460c      	mov	r4, r1
 8003c3a:	6831      	ldr	r1, [r6, #0]
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	b911      	cbnz	r1, 8003c46 <sbrk_aligned+0x12>
 8003c40:	f000 fba6 	bl	8004390 <_sbrk_r>
 8003c44:	6030      	str	r0, [r6, #0]
 8003c46:	4621      	mov	r1, r4
 8003c48:	4628      	mov	r0, r5
 8003c4a:	f000 fba1 	bl	8004390 <_sbrk_r>
 8003c4e:	1c43      	adds	r3, r0, #1
 8003c50:	d103      	bne.n	8003c5a <sbrk_aligned+0x26>
 8003c52:	f04f 34ff 	mov.w	r4, #4294967295
 8003c56:	4620      	mov	r0, r4
 8003c58:	bd70      	pop	{r4, r5, r6, pc}
 8003c5a:	1cc4      	adds	r4, r0, #3
 8003c5c:	f024 0403 	bic.w	r4, r4, #3
 8003c60:	42a0      	cmp	r0, r4
 8003c62:	d0f8      	beq.n	8003c56 <sbrk_aligned+0x22>
 8003c64:	1a21      	subs	r1, r4, r0
 8003c66:	4628      	mov	r0, r5
 8003c68:	f000 fb92 	bl	8004390 <_sbrk_r>
 8003c6c:	3001      	adds	r0, #1
 8003c6e:	d1f2      	bne.n	8003c56 <sbrk_aligned+0x22>
 8003c70:	e7ef      	b.n	8003c52 <sbrk_aligned+0x1e>
 8003c72:	bf00      	nop
 8003c74:	2000029c 	.word	0x2000029c

08003c78 <_malloc_r>:
 8003c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c7c:	1ccd      	adds	r5, r1, #3
 8003c7e:	f025 0503 	bic.w	r5, r5, #3
 8003c82:	3508      	adds	r5, #8
 8003c84:	2d0c      	cmp	r5, #12
 8003c86:	bf38      	it	cc
 8003c88:	250c      	movcc	r5, #12
 8003c8a:	2d00      	cmp	r5, #0
 8003c8c:	4606      	mov	r6, r0
 8003c8e:	db01      	blt.n	8003c94 <_malloc_r+0x1c>
 8003c90:	42a9      	cmp	r1, r5
 8003c92:	d904      	bls.n	8003c9e <_malloc_r+0x26>
 8003c94:	230c      	movs	r3, #12
 8003c96:	6033      	str	r3, [r6, #0]
 8003c98:	2000      	movs	r0, #0
 8003c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d74 <_malloc_r+0xfc>
 8003ca2:	f000 f869 	bl	8003d78 <__malloc_lock>
 8003ca6:	f8d8 3000 	ldr.w	r3, [r8]
 8003caa:	461c      	mov	r4, r3
 8003cac:	bb44      	cbnz	r4, 8003d00 <_malloc_r+0x88>
 8003cae:	4629      	mov	r1, r5
 8003cb0:	4630      	mov	r0, r6
 8003cb2:	f7ff ffbf 	bl	8003c34 <sbrk_aligned>
 8003cb6:	1c43      	adds	r3, r0, #1
 8003cb8:	4604      	mov	r4, r0
 8003cba:	d158      	bne.n	8003d6e <_malloc_r+0xf6>
 8003cbc:	f8d8 4000 	ldr.w	r4, [r8]
 8003cc0:	4627      	mov	r7, r4
 8003cc2:	2f00      	cmp	r7, #0
 8003cc4:	d143      	bne.n	8003d4e <_malloc_r+0xd6>
 8003cc6:	2c00      	cmp	r4, #0
 8003cc8:	d04b      	beq.n	8003d62 <_malloc_r+0xea>
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	4639      	mov	r1, r7
 8003cce:	4630      	mov	r0, r6
 8003cd0:	eb04 0903 	add.w	r9, r4, r3
 8003cd4:	f000 fb5c 	bl	8004390 <_sbrk_r>
 8003cd8:	4581      	cmp	r9, r0
 8003cda:	d142      	bne.n	8003d62 <_malloc_r+0xea>
 8003cdc:	6821      	ldr	r1, [r4, #0]
 8003cde:	1a6d      	subs	r5, r5, r1
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	f7ff ffa6 	bl	8003c34 <sbrk_aligned>
 8003ce8:	3001      	adds	r0, #1
 8003cea:	d03a      	beq.n	8003d62 <_malloc_r+0xea>
 8003cec:	6823      	ldr	r3, [r4, #0]
 8003cee:	442b      	add	r3, r5
 8003cf0:	6023      	str	r3, [r4, #0]
 8003cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	bb62      	cbnz	r2, 8003d54 <_malloc_r+0xdc>
 8003cfa:	f8c8 7000 	str.w	r7, [r8]
 8003cfe:	e00f      	b.n	8003d20 <_malloc_r+0xa8>
 8003d00:	6822      	ldr	r2, [r4, #0]
 8003d02:	1b52      	subs	r2, r2, r5
 8003d04:	d420      	bmi.n	8003d48 <_malloc_r+0xd0>
 8003d06:	2a0b      	cmp	r2, #11
 8003d08:	d917      	bls.n	8003d3a <_malloc_r+0xc2>
 8003d0a:	1961      	adds	r1, r4, r5
 8003d0c:	42a3      	cmp	r3, r4
 8003d0e:	6025      	str	r5, [r4, #0]
 8003d10:	bf18      	it	ne
 8003d12:	6059      	strne	r1, [r3, #4]
 8003d14:	6863      	ldr	r3, [r4, #4]
 8003d16:	bf08      	it	eq
 8003d18:	f8c8 1000 	streq.w	r1, [r8]
 8003d1c:	5162      	str	r2, [r4, r5]
 8003d1e:	604b      	str	r3, [r1, #4]
 8003d20:	4630      	mov	r0, r6
 8003d22:	f000 f82f 	bl	8003d84 <__malloc_unlock>
 8003d26:	f104 000b 	add.w	r0, r4, #11
 8003d2a:	1d23      	adds	r3, r4, #4
 8003d2c:	f020 0007 	bic.w	r0, r0, #7
 8003d30:	1ac2      	subs	r2, r0, r3
 8003d32:	bf1c      	itt	ne
 8003d34:	1a1b      	subne	r3, r3, r0
 8003d36:	50a3      	strne	r3, [r4, r2]
 8003d38:	e7af      	b.n	8003c9a <_malloc_r+0x22>
 8003d3a:	6862      	ldr	r2, [r4, #4]
 8003d3c:	42a3      	cmp	r3, r4
 8003d3e:	bf0c      	ite	eq
 8003d40:	f8c8 2000 	streq.w	r2, [r8]
 8003d44:	605a      	strne	r2, [r3, #4]
 8003d46:	e7eb      	b.n	8003d20 <_malloc_r+0xa8>
 8003d48:	4623      	mov	r3, r4
 8003d4a:	6864      	ldr	r4, [r4, #4]
 8003d4c:	e7ae      	b.n	8003cac <_malloc_r+0x34>
 8003d4e:	463c      	mov	r4, r7
 8003d50:	687f      	ldr	r7, [r7, #4]
 8003d52:	e7b6      	b.n	8003cc2 <_malloc_r+0x4a>
 8003d54:	461a      	mov	r2, r3
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	42a3      	cmp	r3, r4
 8003d5a:	d1fb      	bne.n	8003d54 <_malloc_r+0xdc>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	6053      	str	r3, [r2, #4]
 8003d60:	e7de      	b.n	8003d20 <_malloc_r+0xa8>
 8003d62:	230c      	movs	r3, #12
 8003d64:	6033      	str	r3, [r6, #0]
 8003d66:	4630      	mov	r0, r6
 8003d68:	f000 f80c 	bl	8003d84 <__malloc_unlock>
 8003d6c:	e794      	b.n	8003c98 <_malloc_r+0x20>
 8003d6e:	6005      	str	r5, [r0, #0]
 8003d70:	e7d6      	b.n	8003d20 <_malloc_r+0xa8>
 8003d72:	bf00      	nop
 8003d74:	200002a0 	.word	0x200002a0

08003d78 <__malloc_lock>:
 8003d78:	4801      	ldr	r0, [pc, #4]	@ (8003d80 <__malloc_lock+0x8>)
 8003d7a:	f7ff bf0f 	b.w	8003b9c <__retarget_lock_acquire_recursive>
 8003d7e:	bf00      	nop
 8003d80:	20000298 	.word	0x20000298

08003d84 <__malloc_unlock>:
 8003d84:	4801      	ldr	r0, [pc, #4]	@ (8003d8c <__malloc_unlock+0x8>)
 8003d86:	f7ff bf0a 	b.w	8003b9e <__retarget_lock_release_recursive>
 8003d8a:	bf00      	nop
 8003d8c:	20000298 	.word	0x20000298

08003d90 <__ssputs_r>:
 8003d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d94:	688e      	ldr	r6, [r1, #8]
 8003d96:	461f      	mov	r7, r3
 8003d98:	42be      	cmp	r6, r7
 8003d9a:	680b      	ldr	r3, [r1, #0]
 8003d9c:	4682      	mov	sl, r0
 8003d9e:	460c      	mov	r4, r1
 8003da0:	4690      	mov	r8, r2
 8003da2:	d82d      	bhi.n	8003e00 <__ssputs_r+0x70>
 8003da4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003da8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003dac:	d026      	beq.n	8003dfc <__ssputs_r+0x6c>
 8003dae:	6965      	ldr	r5, [r4, #20]
 8003db0:	6909      	ldr	r1, [r1, #16]
 8003db2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003db6:	eba3 0901 	sub.w	r9, r3, r1
 8003dba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dbe:	1c7b      	adds	r3, r7, #1
 8003dc0:	444b      	add	r3, r9
 8003dc2:	106d      	asrs	r5, r5, #1
 8003dc4:	429d      	cmp	r5, r3
 8003dc6:	bf38      	it	cc
 8003dc8:	461d      	movcc	r5, r3
 8003dca:	0553      	lsls	r3, r2, #21
 8003dcc:	d527      	bpl.n	8003e1e <__ssputs_r+0x8e>
 8003dce:	4629      	mov	r1, r5
 8003dd0:	f7ff ff52 	bl	8003c78 <_malloc_r>
 8003dd4:	4606      	mov	r6, r0
 8003dd6:	b360      	cbz	r0, 8003e32 <__ssputs_r+0xa2>
 8003dd8:	6921      	ldr	r1, [r4, #16]
 8003dda:	464a      	mov	r2, r9
 8003ddc:	f000 fae8 	bl	80043b0 <memcpy>
 8003de0:	89a3      	ldrh	r3, [r4, #12]
 8003de2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dea:	81a3      	strh	r3, [r4, #12]
 8003dec:	6126      	str	r6, [r4, #16]
 8003dee:	6165      	str	r5, [r4, #20]
 8003df0:	444e      	add	r6, r9
 8003df2:	eba5 0509 	sub.w	r5, r5, r9
 8003df6:	6026      	str	r6, [r4, #0]
 8003df8:	60a5      	str	r5, [r4, #8]
 8003dfa:	463e      	mov	r6, r7
 8003dfc:	42be      	cmp	r6, r7
 8003dfe:	d900      	bls.n	8003e02 <__ssputs_r+0x72>
 8003e00:	463e      	mov	r6, r7
 8003e02:	6820      	ldr	r0, [r4, #0]
 8003e04:	4632      	mov	r2, r6
 8003e06:	4641      	mov	r1, r8
 8003e08:	f000 faa8 	bl	800435c <memmove>
 8003e0c:	68a3      	ldr	r3, [r4, #8]
 8003e0e:	1b9b      	subs	r3, r3, r6
 8003e10:	60a3      	str	r3, [r4, #8]
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	4433      	add	r3, r6
 8003e16:	6023      	str	r3, [r4, #0]
 8003e18:	2000      	movs	r0, #0
 8003e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e1e:	462a      	mov	r2, r5
 8003e20:	f000 fad4 	bl	80043cc <_realloc_r>
 8003e24:	4606      	mov	r6, r0
 8003e26:	2800      	cmp	r0, #0
 8003e28:	d1e0      	bne.n	8003dec <__ssputs_r+0x5c>
 8003e2a:	6921      	ldr	r1, [r4, #16]
 8003e2c:	4650      	mov	r0, sl
 8003e2e:	f7ff feb7 	bl	8003ba0 <_free_r>
 8003e32:	230c      	movs	r3, #12
 8003e34:	f8ca 3000 	str.w	r3, [sl]
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
 8003e44:	e7e9      	b.n	8003e1a <__ssputs_r+0x8a>
	...

08003e48 <_svfiprintf_r>:
 8003e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e4c:	4698      	mov	r8, r3
 8003e4e:	898b      	ldrh	r3, [r1, #12]
 8003e50:	061b      	lsls	r3, r3, #24
 8003e52:	b09d      	sub	sp, #116	@ 0x74
 8003e54:	4607      	mov	r7, r0
 8003e56:	460d      	mov	r5, r1
 8003e58:	4614      	mov	r4, r2
 8003e5a:	d510      	bpl.n	8003e7e <_svfiprintf_r+0x36>
 8003e5c:	690b      	ldr	r3, [r1, #16]
 8003e5e:	b973      	cbnz	r3, 8003e7e <_svfiprintf_r+0x36>
 8003e60:	2140      	movs	r1, #64	@ 0x40
 8003e62:	f7ff ff09 	bl	8003c78 <_malloc_r>
 8003e66:	6028      	str	r0, [r5, #0]
 8003e68:	6128      	str	r0, [r5, #16]
 8003e6a:	b930      	cbnz	r0, 8003e7a <_svfiprintf_r+0x32>
 8003e6c:	230c      	movs	r3, #12
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	b01d      	add	sp, #116	@ 0x74
 8003e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e7a:	2340      	movs	r3, #64	@ 0x40
 8003e7c:	616b      	str	r3, [r5, #20]
 8003e7e:	2300      	movs	r3, #0
 8003e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e82:	2320      	movs	r3, #32
 8003e84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e88:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e8c:	2330      	movs	r3, #48	@ 0x30
 8003e8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800402c <_svfiprintf_r+0x1e4>
 8003e92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e96:	f04f 0901 	mov.w	r9, #1
 8003e9a:	4623      	mov	r3, r4
 8003e9c:	469a      	mov	sl, r3
 8003e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ea2:	b10a      	cbz	r2, 8003ea8 <_svfiprintf_r+0x60>
 8003ea4:	2a25      	cmp	r2, #37	@ 0x25
 8003ea6:	d1f9      	bne.n	8003e9c <_svfiprintf_r+0x54>
 8003ea8:	ebba 0b04 	subs.w	fp, sl, r4
 8003eac:	d00b      	beq.n	8003ec6 <_svfiprintf_r+0x7e>
 8003eae:	465b      	mov	r3, fp
 8003eb0:	4622      	mov	r2, r4
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	4638      	mov	r0, r7
 8003eb6:	f7ff ff6b 	bl	8003d90 <__ssputs_r>
 8003eba:	3001      	adds	r0, #1
 8003ebc:	f000 80a7 	beq.w	800400e <_svfiprintf_r+0x1c6>
 8003ec0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ec2:	445a      	add	r2, fp
 8003ec4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 809f 	beq.w	800400e <_svfiprintf_r+0x1c6>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003eda:	f10a 0a01 	add.w	sl, sl, #1
 8003ede:	9304      	str	r3, [sp, #16]
 8003ee0:	9307      	str	r3, [sp, #28]
 8003ee2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ee6:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ee8:	4654      	mov	r4, sl
 8003eea:	2205      	movs	r2, #5
 8003eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ef0:	484e      	ldr	r0, [pc, #312]	@ (800402c <_svfiprintf_r+0x1e4>)
 8003ef2:	f7fc f975 	bl	80001e0 <memchr>
 8003ef6:	9a04      	ldr	r2, [sp, #16]
 8003ef8:	b9d8      	cbnz	r0, 8003f32 <_svfiprintf_r+0xea>
 8003efa:	06d0      	lsls	r0, r2, #27
 8003efc:	bf44      	itt	mi
 8003efe:	2320      	movmi	r3, #32
 8003f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f04:	0711      	lsls	r1, r2, #28
 8003f06:	bf44      	itt	mi
 8003f08:	232b      	movmi	r3, #43	@ 0x2b
 8003f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f14:	d015      	beq.n	8003f42 <_svfiprintf_r+0xfa>
 8003f16:	9a07      	ldr	r2, [sp, #28]
 8003f18:	4654      	mov	r4, sl
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	f04f 0c0a 	mov.w	ip, #10
 8003f20:	4621      	mov	r1, r4
 8003f22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f26:	3b30      	subs	r3, #48	@ 0x30
 8003f28:	2b09      	cmp	r3, #9
 8003f2a:	d94b      	bls.n	8003fc4 <_svfiprintf_r+0x17c>
 8003f2c:	b1b0      	cbz	r0, 8003f5c <_svfiprintf_r+0x114>
 8003f2e:	9207      	str	r2, [sp, #28]
 8003f30:	e014      	b.n	8003f5c <_svfiprintf_r+0x114>
 8003f32:	eba0 0308 	sub.w	r3, r0, r8
 8003f36:	fa09 f303 	lsl.w	r3, r9, r3
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	9304      	str	r3, [sp, #16]
 8003f3e:	46a2      	mov	sl, r4
 8003f40:	e7d2      	b.n	8003ee8 <_svfiprintf_r+0xa0>
 8003f42:	9b03      	ldr	r3, [sp, #12]
 8003f44:	1d19      	adds	r1, r3, #4
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	9103      	str	r1, [sp, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	bfbb      	ittet	lt
 8003f4e:	425b      	neglt	r3, r3
 8003f50:	f042 0202 	orrlt.w	r2, r2, #2
 8003f54:	9307      	strge	r3, [sp, #28]
 8003f56:	9307      	strlt	r3, [sp, #28]
 8003f58:	bfb8      	it	lt
 8003f5a:	9204      	strlt	r2, [sp, #16]
 8003f5c:	7823      	ldrb	r3, [r4, #0]
 8003f5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f60:	d10a      	bne.n	8003f78 <_svfiprintf_r+0x130>
 8003f62:	7863      	ldrb	r3, [r4, #1]
 8003f64:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f66:	d132      	bne.n	8003fce <_svfiprintf_r+0x186>
 8003f68:	9b03      	ldr	r3, [sp, #12]
 8003f6a:	1d1a      	adds	r2, r3, #4
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	9203      	str	r2, [sp, #12]
 8003f70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f74:	3402      	adds	r4, #2
 8003f76:	9305      	str	r3, [sp, #20]
 8003f78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800403c <_svfiprintf_r+0x1f4>
 8003f7c:	7821      	ldrb	r1, [r4, #0]
 8003f7e:	2203      	movs	r2, #3
 8003f80:	4650      	mov	r0, sl
 8003f82:	f7fc f92d 	bl	80001e0 <memchr>
 8003f86:	b138      	cbz	r0, 8003f98 <_svfiprintf_r+0x150>
 8003f88:	9b04      	ldr	r3, [sp, #16]
 8003f8a:	eba0 000a 	sub.w	r0, r0, sl
 8003f8e:	2240      	movs	r2, #64	@ 0x40
 8003f90:	4082      	lsls	r2, r0
 8003f92:	4313      	orrs	r3, r2
 8003f94:	3401      	adds	r4, #1
 8003f96:	9304      	str	r3, [sp, #16]
 8003f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f9c:	4824      	ldr	r0, [pc, #144]	@ (8004030 <_svfiprintf_r+0x1e8>)
 8003f9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fa2:	2206      	movs	r2, #6
 8003fa4:	f7fc f91c 	bl	80001e0 <memchr>
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	d036      	beq.n	800401a <_svfiprintf_r+0x1d2>
 8003fac:	4b21      	ldr	r3, [pc, #132]	@ (8004034 <_svfiprintf_r+0x1ec>)
 8003fae:	bb1b      	cbnz	r3, 8003ff8 <_svfiprintf_r+0x1b0>
 8003fb0:	9b03      	ldr	r3, [sp, #12]
 8003fb2:	3307      	adds	r3, #7
 8003fb4:	f023 0307 	bic.w	r3, r3, #7
 8003fb8:	3308      	adds	r3, #8
 8003fba:	9303      	str	r3, [sp, #12]
 8003fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fbe:	4433      	add	r3, r6
 8003fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fc2:	e76a      	b.n	8003e9a <_svfiprintf_r+0x52>
 8003fc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fc8:	460c      	mov	r4, r1
 8003fca:	2001      	movs	r0, #1
 8003fcc:	e7a8      	b.n	8003f20 <_svfiprintf_r+0xd8>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	3401      	adds	r4, #1
 8003fd2:	9305      	str	r3, [sp, #20]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f04f 0c0a 	mov.w	ip, #10
 8003fda:	4620      	mov	r0, r4
 8003fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fe0:	3a30      	subs	r2, #48	@ 0x30
 8003fe2:	2a09      	cmp	r2, #9
 8003fe4:	d903      	bls.n	8003fee <_svfiprintf_r+0x1a6>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0c6      	beq.n	8003f78 <_svfiprintf_r+0x130>
 8003fea:	9105      	str	r1, [sp, #20]
 8003fec:	e7c4      	b.n	8003f78 <_svfiprintf_r+0x130>
 8003fee:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e7f0      	b.n	8003fda <_svfiprintf_r+0x192>
 8003ff8:	ab03      	add	r3, sp, #12
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	462a      	mov	r2, r5
 8003ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8004038 <_svfiprintf_r+0x1f0>)
 8004000:	a904      	add	r1, sp, #16
 8004002:	4638      	mov	r0, r7
 8004004:	f3af 8000 	nop.w
 8004008:	1c42      	adds	r2, r0, #1
 800400a:	4606      	mov	r6, r0
 800400c:	d1d6      	bne.n	8003fbc <_svfiprintf_r+0x174>
 800400e:	89ab      	ldrh	r3, [r5, #12]
 8004010:	065b      	lsls	r3, r3, #25
 8004012:	f53f af2d 	bmi.w	8003e70 <_svfiprintf_r+0x28>
 8004016:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004018:	e72c      	b.n	8003e74 <_svfiprintf_r+0x2c>
 800401a:	ab03      	add	r3, sp, #12
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	462a      	mov	r2, r5
 8004020:	4b05      	ldr	r3, [pc, #20]	@ (8004038 <_svfiprintf_r+0x1f0>)
 8004022:	a904      	add	r1, sp, #16
 8004024:	4638      	mov	r0, r7
 8004026:	f000 f879 	bl	800411c <_printf_i>
 800402a:	e7ed      	b.n	8004008 <_svfiprintf_r+0x1c0>
 800402c:	08005f28 	.word	0x08005f28
 8004030:	08005f32 	.word	0x08005f32
 8004034:	00000000 	.word	0x00000000
 8004038:	08003d91 	.word	0x08003d91
 800403c:	08005f2e 	.word	0x08005f2e

08004040 <_printf_common>:
 8004040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004044:	4616      	mov	r6, r2
 8004046:	4698      	mov	r8, r3
 8004048:	688a      	ldr	r2, [r1, #8]
 800404a:	690b      	ldr	r3, [r1, #16]
 800404c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004050:	4293      	cmp	r3, r2
 8004052:	bfb8      	it	lt
 8004054:	4613      	movlt	r3, r2
 8004056:	6033      	str	r3, [r6, #0]
 8004058:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800405c:	4607      	mov	r7, r0
 800405e:	460c      	mov	r4, r1
 8004060:	b10a      	cbz	r2, 8004066 <_printf_common+0x26>
 8004062:	3301      	adds	r3, #1
 8004064:	6033      	str	r3, [r6, #0]
 8004066:	6823      	ldr	r3, [r4, #0]
 8004068:	0699      	lsls	r1, r3, #26
 800406a:	bf42      	ittt	mi
 800406c:	6833      	ldrmi	r3, [r6, #0]
 800406e:	3302      	addmi	r3, #2
 8004070:	6033      	strmi	r3, [r6, #0]
 8004072:	6825      	ldr	r5, [r4, #0]
 8004074:	f015 0506 	ands.w	r5, r5, #6
 8004078:	d106      	bne.n	8004088 <_printf_common+0x48>
 800407a:	f104 0a19 	add.w	sl, r4, #25
 800407e:	68e3      	ldr	r3, [r4, #12]
 8004080:	6832      	ldr	r2, [r6, #0]
 8004082:	1a9b      	subs	r3, r3, r2
 8004084:	42ab      	cmp	r3, r5
 8004086:	dc26      	bgt.n	80040d6 <_printf_common+0x96>
 8004088:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800408c:	6822      	ldr	r2, [r4, #0]
 800408e:	3b00      	subs	r3, #0
 8004090:	bf18      	it	ne
 8004092:	2301      	movne	r3, #1
 8004094:	0692      	lsls	r2, r2, #26
 8004096:	d42b      	bmi.n	80040f0 <_printf_common+0xb0>
 8004098:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800409c:	4641      	mov	r1, r8
 800409e:	4638      	mov	r0, r7
 80040a0:	47c8      	blx	r9
 80040a2:	3001      	adds	r0, #1
 80040a4:	d01e      	beq.n	80040e4 <_printf_common+0xa4>
 80040a6:	6823      	ldr	r3, [r4, #0]
 80040a8:	6922      	ldr	r2, [r4, #16]
 80040aa:	f003 0306 	and.w	r3, r3, #6
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	bf02      	ittt	eq
 80040b2:	68e5      	ldreq	r5, [r4, #12]
 80040b4:	6833      	ldreq	r3, [r6, #0]
 80040b6:	1aed      	subeq	r5, r5, r3
 80040b8:	68a3      	ldr	r3, [r4, #8]
 80040ba:	bf0c      	ite	eq
 80040bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040c0:	2500      	movne	r5, #0
 80040c2:	4293      	cmp	r3, r2
 80040c4:	bfc4      	itt	gt
 80040c6:	1a9b      	subgt	r3, r3, r2
 80040c8:	18ed      	addgt	r5, r5, r3
 80040ca:	2600      	movs	r6, #0
 80040cc:	341a      	adds	r4, #26
 80040ce:	42b5      	cmp	r5, r6
 80040d0:	d11a      	bne.n	8004108 <_printf_common+0xc8>
 80040d2:	2000      	movs	r0, #0
 80040d4:	e008      	b.n	80040e8 <_printf_common+0xa8>
 80040d6:	2301      	movs	r3, #1
 80040d8:	4652      	mov	r2, sl
 80040da:	4641      	mov	r1, r8
 80040dc:	4638      	mov	r0, r7
 80040de:	47c8      	blx	r9
 80040e0:	3001      	adds	r0, #1
 80040e2:	d103      	bne.n	80040ec <_printf_common+0xac>
 80040e4:	f04f 30ff 	mov.w	r0, #4294967295
 80040e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ec:	3501      	adds	r5, #1
 80040ee:	e7c6      	b.n	800407e <_printf_common+0x3e>
 80040f0:	18e1      	adds	r1, r4, r3
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	2030      	movs	r0, #48	@ 0x30
 80040f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80040fa:	4422      	add	r2, r4
 80040fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004100:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004104:	3302      	adds	r3, #2
 8004106:	e7c7      	b.n	8004098 <_printf_common+0x58>
 8004108:	2301      	movs	r3, #1
 800410a:	4622      	mov	r2, r4
 800410c:	4641      	mov	r1, r8
 800410e:	4638      	mov	r0, r7
 8004110:	47c8      	blx	r9
 8004112:	3001      	adds	r0, #1
 8004114:	d0e6      	beq.n	80040e4 <_printf_common+0xa4>
 8004116:	3601      	adds	r6, #1
 8004118:	e7d9      	b.n	80040ce <_printf_common+0x8e>
	...

0800411c <_printf_i>:
 800411c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004120:	7e0f      	ldrb	r7, [r1, #24]
 8004122:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004124:	2f78      	cmp	r7, #120	@ 0x78
 8004126:	4691      	mov	r9, r2
 8004128:	4680      	mov	r8, r0
 800412a:	460c      	mov	r4, r1
 800412c:	469a      	mov	sl, r3
 800412e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004132:	d807      	bhi.n	8004144 <_printf_i+0x28>
 8004134:	2f62      	cmp	r7, #98	@ 0x62
 8004136:	d80a      	bhi.n	800414e <_printf_i+0x32>
 8004138:	2f00      	cmp	r7, #0
 800413a:	f000 80d2 	beq.w	80042e2 <_printf_i+0x1c6>
 800413e:	2f58      	cmp	r7, #88	@ 0x58
 8004140:	f000 80b9 	beq.w	80042b6 <_printf_i+0x19a>
 8004144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004148:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800414c:	e03a      	b.n	80041c4 <_printf_i+0xa8>
 800414e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004152:	2b15      	cmp	r3, #21
 8004154:	d8f6      	bhi.n	8004144 <_printf_i+0x28>
 8004156:	a101      	add	r1, pc, #4	@ (adr r1, 800415c <_printf_i+0x40>)
 8004158:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800415c:	080041b5 	.word	0x080041b5
 8004160:	080041c9 	.word	0x080041c9
 8004164:	08004145 	.word	0x08004145
 8004168:	08004145 	.word	0x08004145
 800416c:	08004145 	.word	0x08004145
 8004170:	08004145 	.word	0x08004145
 8004174:	080041c9 	.word	0x080041c9
 8004178:	08004145 	.word	0x08004145
 800417c:	08004145 	.word	0x08004145
 8004180:	08004145 	.word	0x08004145
 8004184:	08004145 	.word	0x08004145
 8004188:	080042c9 	.word	0x080042c9
 800418c:	080041f3 	.word	0x080041f3
 8004190:	08004283 	.word	0x08004283
 8004194:	08004145 	.word	0x08004145
 8004198:	08004145 	.word	0x08004145
 800419c:	080042eb 	.word	0x080042eb
 80041a0:	08004145 	.word	0x08004145
 80041a4:	080041f3 	.word	0x080041f3
 80041a8:	08004145 	.word	0x08004145
 80041ac:	08004145 	.word	0x08004145
 80041b0:	0800428b 	.word	0x0800428b
 80041b4:	6833      	ldr	r3, [r6, #0]
 80041b6:	1d1a      	adds	r2, r3, #4
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6032      	str	r2, [r6, #0]
 80041bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041c4:	2301      	movs	r3, #1
 80041c6:	e09d      	b.n	8004304 <_printf_i+0x1e8>
 80041c8:	6833      	ldr	r3, [r6, #0]
 80041ca:	6820      	ldr	r0, [r4, #0]
 80041cc:	1d19      	adds	r1, r3, #4
 80041ce:	6031      	str	r1, [r6, #0]
 80041d0:	0606      	lsls	r6, r0, #24
 80041d2:	d501      	bpl.n	80041d8 <_printf_i+0xbc>
 80041d4:	681d      	ldr	r5, [r3, #0]
 80041d6:	e003      	b.n	80041e0 <_printf_i+0xc4>
 80041d8:	0645      	lsls	r5, r0, #25
 80041da:	d5fb      	bpl.n	80041d4 <_printf_i+0xb8>
 80041dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80041e0:	2d00      	cmp	r5, #0
 80041e2:	da03      	bge.n	80041ec <_printf_i+0xd0>
 80041e4:	232d      	movs	r3, #45	@ 0x2d
 80041e6:	426d      	negs	r5, r5
 80041e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041ec:	4859      	ldr	r0, [pc, #356]	@ (8004354 <_printf_i+0x238>)
 80041ee:	230a      	movs	r3, #10
 80041f0:	e011      	b.n	8004216 <_printf_i+0xfa>
 80041f2:	6821      	ldr	r1, [r4, #0]
 80041f4:	6833      	ldr	r3, [r6, #0]
 80041f6:	0608      	lsls	r0, r1, #24
 80041f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80041fc:	d402      	bmi.n	8004204 <_printf_i+0xe8>
 80041fe:	0649      	lsls	r1, r1, #25
 8004200:	bf48      	it	mi
 8004202:	b2ad      	uxthmi	r5, r5
 8004204:	2f6f      	cmp	r7, #111	@ 0x6f
 8004206:	4853      	ldr	r0, [pc, #332]	@ (8004354 <_printf_i+0x238>)
 8004208:	6033      	str	r3, [r6, #0]
 800420a:	bf14      	ite	ne
 800420c:	230a      	movne	r3, #10
 800420e:	2308      	moveq	r3, #8
 8004210:	2100      	movs	r1, #0
 8004212:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004216:	6866      	ldr	r6, [r4, #4]
 8004218:	60a6      	str	r6, [r4, #8]
 800421a:	2e00      	cmp	r6, #0
 800421c:	bfa2      	ittt	ge
 800421e:	6821      	ldrge	r1, [r4, #0]
 8004220:	f021 0104 	bicge.w	r1, r1, #4
 8004224:	6021      	strge	r1, [r4, #0]
 8004226:	b90d      	cbnz	r5, 800422c <_printf_i+0x110>
 8004228:	2e00      	cmp	r6, #0
 800422a:	d04b      	beq.n	80042c4 <_printf_i+0x1a8>
 800422c:	4616      	mov	r6, r2
 800422e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004232:	fb03 5711 	mls	r7, r3, r1, r5
 8004236:	5dc7      	ldrb	r7, [r0, r7]
 8004238:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800423c:	462f      	mov	r7, r5
 800423e:	42bb      	cmp	r3, r7
 8004240:	460d      	mov	r5, r1
 8004242:	d9f4      	bls.n	800422e <_printf_i+0x112>
 8004244:	2b08      	cmp	r3, #8
 8004246:	d10b      	bne.n	8004260 <_printf_i+0x144>
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	07df      	lsls	r7, r3, #31
 800424c:	d508      	bpl.n	8004260 <_printf_i+0x144>
 800424e:	6923      	ldr	r3, [r4, #16]
 8004250:	6861      	ldr	r1, [r4, #4]
 8004252:	4299      	cmp	r1, r3
 8004254:	bfde      	ittt	le
 8004256:	2330      	movle	r3, #48	@ 0x30
 8004258:	f806 3c01 	strble.w	r3, [r6, #-1]
 800425c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004260:	1b92      	subs	r2, r2, r6
 8004262:	6122      	str	r2, [r4, #16]
 8004264:	f8cd a000 	str.w	sl, [sp]
 8004268:	464b      	mov	r3, r9
 800426a:	aa03      	add	r2, sp, #12
 800426c:	4621      	mov	r1, r4
 800426e:	4640      	mov	r0, r8
 8004270:	f7ff fee6 	bl	8004040 <_printf_common>
 8004274:	3001      	adds	r0, #1
 8004276:	d14a      	bne.n	800430e <_printf_i+0x1f2>
 8004278:	f04f 30ff 	mov.w	r0, #4294967295
 800427c:	b004      	add	sp, #16
 800427e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	f043 0320 	orr.w	r3, r3, #32
 8004288:	6023      	str	r3, [r4, #0]
 800428a:	4833      	ldr	r0, [pc, #204]	@ (8004358 <_printf_i+0x23c>)
 800428c:	2778      	movs	r7, #120	@ 0x78
 800428e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	6831      	ldr	r1, [r6, #0]
 8004296:	061f      	lsls	r7, r3, #24
 8004298:	f851 5b04 	ldr.w	r5, [r1], #4
 800429c:	d402      	bmi.n	80042a4 <_printf_i+0x188>
 800429e:	065f      	lsls	r7, r3, #25
 80042a0:	bf48      	it	mi
 80042a2:	b2ad      	uxthmi	r5, r5
 80042a4:	6031      	str	r1, [r6, #0]
 80042a6:	07d9      	lsls	r1, r3, #31
 80042a8:	bf44      	itt	mi
 80042aa:	f043 0320 	orrmi.w	r3, r3, #32
 80042ae:	6023      	strmi	r3, [r4, #0]
 80042b0:	b11d      	cbz	r5, 80042ba <_printf_i+0x19e>
 80042b2:	2310      	movs	r3, #16
 80042b4:	e7ac      	b.n	8004210 <_printf_i+0xf4>
 80042b6:	4827      	ldr	r0, [pc, #156]	@ (8004354 <_printf_i+0x238>)
 80042b8:	e7e9      	b.n	800428e <_printf_i+0x172>
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	f023 0320 	bic.w	r3, r3, #32
 80042c0:	6023      	str	r3, [r4, #0]
 80042c2:	e7f6      	b.n	80042b2 <_printf_i+0x196>
 80042c4:	4616      	mov	r6, r2
 80042c6:	e7bd      	b.n	8004244 <_printf_i+0x128>
 80042c8:	6833      	ldr	r3, [r6, #0]
 80042ca:	6825      	ldr	r5, [r4, #0]
 80042cc:	6961      	ldr	r1, [r4, #20]
 80042ce:	1d18      	adds	r0, r3, #4
 80042d0:	6030      	str	r0, [r6, #0]
 80042d2:	062e      	lsls	r6, r5, #24
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	d501      	bpl.n	80042dc <_printf_i+0x1c0>
 80042d8:	6019      	str	r1, [r3, #0]
 80042da:	e002      	b.n	80042e2 <_printf_i+0x1c6>
 80042dc:	0668      	lsls	r0, r5, #25
 80042de:	d5fb      	bpl.n	80042d8 <_printf_i+0x1bc>
 80042e0:	8019      	strh	r1, [r3, #0]
 80042e2:	2300      	movs	r3, #0
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	4616      	mov	r6, r2
 80042e8:	e7bc      	b.n	8004264 <_printf_i+0x148>
 80042ea:	6833      	ldr	r3, [r6, #0]
 80042ec:	1d1a      	adds	r2, r3, #4
 80042ee:	6032      	str	r2, [r6, #0]
 80042f0:	681e      	ldr	r6, [r3, #0]
 80042f2:	6862      	ldr	r2, [r4, #4]
 80042f4:	2100      	movs	r1, #0
 80042f6:	4630      	mov	r0, r6
 80042f8:	f7fb ff72 	bl	80001e0 <memchr>
 80042fc:	b108      	cbz	r0, 8004302 <_printf_i+0x1e6>
 80042fe:	1b80      	subs	r0, r0, r6
 8004300:	6060      	str	r0, [r4, #4]
 8004302:	6863      	ldr	r3, [r4, #4]
 8004304:	6123      	str	r3, [r4, #16]
 8004306:	2300      	movs	r3, #0
 8004308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800430c:	e7aa      	b.n	8004264 <_printf_i+0x148>
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	4632      	mov	r2, r6
 8004312:	4649      	mov	r1, r9
 8004314:	4640      	mov	r0, r8
 8004316:	47d0      	blx	sl
 8004318:	3001      	adds	r0, #1
 800431a:	d0ad      	beq.n	8004278 <_printf_i+0x15c>
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	079b      	lsls	r3, r3, #30
 8004320:	d413      	bmi.n	800434a <_printf_i+0x22e>
 8004322:	68e0      	ldr	r0, [r4, #12]
 8004324:	9b03      	ldr	r3, [sp, #12]
 8004326:	4298      	cmp	r0, r3
 8004328:	bfb8      	it	lt
 800432a:	4618      	movlt	r0, r3
 800432c:	e7a6      	b.n	800427c <_printf_i+0x160>
 800432e:	2301      	movs	r3, #1
 8004330:	4632      	mov	r2, r6
 8004332:	4649      	mov	r1, r9
 8004334:	4640      	mov	r0, r8
 8004336:	47d0      	blx	sl
 8004338:	3001      	adds	r0, #1
 800433a:	d09d      	beq.n	8004278 <_printf_i+0x15c>
 800433c:	3501      	adds	r5, #1
 800433e:	68e3      	ldr	r3, [r4, #12]
 8004340:	9903      	ldr	r1, [sp, #12]
 8004342:	1a5b      	subs	r3, r3, r1
 8004344:	42ab      	cmp	r3, r5
 8004346:	dcf2      	bgt.n	800432e <_printf_i+0x212>
 8004348:	e7eb      	b.n	8004322 <_printf_i+0x206>
 800434a:	2500      	movs	r5, #0
 800434c:	f104 0619 	add.w	r6, r4, #25
 8004350:	e7f5      	b.n	800433e <_printf_i+0x222>
 8004352:	bf00      	nop
 8004354:	08005f39 	.word	0x08005f39
 8004358:	08005f4a 	.word	0x08005f4a

0800435c <memmove>:
 800435c:	4288      	cmp	r0, r1
 800435e:	b510      	push	{r4, lr}
 8004360:	eb01 0402 	add.w	r4, r1, r2
 8004364:	d902      	bls.n	800436c <memmove+0x10>
 8004366:	4284      	cmp	r4, r0
 8004368:	4623      	mov	r3, r4
 800436a:	d807      	bhi.n	800437c <memmove+0x20>
 800436c:	1e43      	subs	r3, r0, #1
 800436e:	42a1      	cmp	r1, r4
 8004370:	d008      	beq.n	8004384 <memmove+0x28>
 8004372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800437a:	e7f8      	b.n	800436e <memmove+0x12>
 800437c:	4402      	add	r2, r0
 800437e:	4601      	mov	r1, r0
 8004380:	428a      	cmp	r2, r1
 8004382:	d100      	bne.n	8004386 <memmove+0x2a>
 8004384:	bd10      	pop	{r4, pc}
 8004386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800438a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800438e:	e7f7      	b.n	8004380 <memmove+0x24>

08004390 <_sbrk_r>:
 8004390:	b538      	push	{r3, r4, r5, lr}
 8004392:	4d06      	ldr	r5, [pc, #24]	@ (80043ac <_sbrk_r+0x1c>)
 8004394:	2300      	movs	r3, #0
 8004396:	4604      	mov	r4, r0
 8004398:	4608      	mov	r0, r1
 800439a:	602b      	str	r3, [r5, #0]
 800439c:	f7fd fb44 	bl	8001a28 <_sbrk>
 80043a0:	1c43      	adds	r3, r0, #1
 80043a2:	d102      	bne.n	80043aa <_sbrk_r+0x1a>
 80043a4:	682b      	ldr	r3, [r5, #0]
 80043a6:	b103      	cbz	r3, 80043aa <_sbrk_r+0x1a>
 80043a8:	6023      	str	r3, [r4, #0]
 80043aa:	bd38      	pop	{r3, r4, r5, pc}
 80043ac:	20000294 	.word	0x20000294

080043b0 <memcpy>:
 80043b0:	440a      	add	r2, r1
 80043b2:	4291      	cmp	r1, r2
 80043b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80043b8:	d100      	bne.n	80043bc <memcpy+0xc>
 80043ba:	4770      	bx	lr
 80043bc:	b510      	push	{r4, lr}
 80043be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043c6:	4291      	cmp	r1, r2
 80043c8:	d1f9      	bne.n	80043be <memcpy+0xe>
 80043ca:	bd10      	pop	{r4, pc}

080043cc <_realloc_r>:
 80043cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d0:	4680      	mov	r8, r0
 80043d2:	4615      	mov	r5, r2
 80043d4:	460c      	mov	r4, r1
 80043d6:	b921      	cbnz	r1, 80043e2 <_realloc_r+0x16>
 80043d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043dc:	4611      	mov	r1, r2
 80043de:	f7ff bc4b 	b.w	8003c78 <_malloc_r>
 80043e2:	b92a      	cbnz	r2, 80043f0 <_realloc_r+0x24>
 80043e4:	f7ff fbdc 	bl	8003ba0 <_free_r>
 80043e8:	2400      	movs	r4, #0
 80043ea:	4620      	mov	r0, r4
 80043ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f0:	f000 f81a 	bl	8004428 <_malloc_usable_size_r>
 80043f4:	4285      	cmp	r5, r0
 80043f6:	4606      	mov	r6, r0
 80043f8:	d802      	bhi.n	8004400 <_realloc_r+0x34>
 80043fa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80043fe:	d8f4      	bhi.n	80043ea <_realloc_r+0x1e>
 8004400:	4629      	mov	r1, r5
 8004402:	4640      	mov	r0, r8
 8004404:	f7ff fc38 	bl	8003c78 <_malloc_r>
 8004408:	4607      	mov	r7, r0
 800440a:	2800      	cmp	r0, #0
 800440c:	d0ec      	beq.n	80043e8 <_realloc_r+0x1c>
 800440e:	42b5      	cmp	r5, r6
 8004410:	462a      	mov	r2, r5
 8004412:	4621      	mov	r1, r4
 8004414:	bf28      	it	cs
 8004416:	4632      	movcs	r2, r6
 8004418:	f7ff ffca 	bl	80043b0 <memcpy>
 800441c:	4621      	mov	r1, r4
 800441e:	4640      	mov	r0, r8
 8004420:	f7ff fbbe 	bl	8003ba0 <_free_r>
 8004424:	463c      	mov	r4, r7
 8004426:	e7e0      	b.n	80043ea <_realloc_r+0x1e>

08004428 <_malloc_usable_size_r>:
 8004428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800442c:	1f18      	subs	r0, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	bfbc      	itt	lt
 8004432:	580b      	ldrlt	r3, [r1, r0]
 8004434:	18c0      	addlt	r0, r0, r3
 8004436:	4770      	bx	lr

08004438 <_init>:
 8004438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443a:	bf00      	nop
 800443c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443e:	bc08      	pop	{r3}
 8004440:	469e      	mov	lr, r3
 8004442:	4770      	bx	lr

08004444 <_fini>:
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	bf00      	nop
 8004448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444a:	bc08      	pop	{r3}
 800444c:	469e      	mov	lr, r3
 800444e:	4770      	bx	lr
