// Seed: 3270049246
module module_0 #(
    parameter id_1 = 32'd0
);
  wire _id_1;
  ;
  assign id_1 = id_1;
  logic id_2;
  integer [id_1 : -1] id_3, id_4;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    access,
    id_9,
    id_10,
    module_1
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  tri id_12;
  ;
  logic id_13;
  ;
  assign id_12 = -1;
endmodule
