Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon May 21 18:36:47 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381797701.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.522        0.000                      0                12212        0.041        0.000                      0                12208        0.264        0.000                       0                  3834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           2.722        0.000                      0                   13        0.152        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   31.235        0.000                      0                  443        0.078        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   29.777        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.522        0.000                      0                11529        0.041        0.000                      0                11529        3.750        0.000                       0                  3479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.662        0.000                      0                    1                                                                        
                   eth_rx_clk               2.460        0.000                      0                    1                                                                        
                   eth_tx_clk               2.430        0.000                      0                    1                                                                        
                   sys_clk                  2.394        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.335    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     7.634 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.221    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.943    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.335    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     7.634 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.221    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.943    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.335    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     7.634 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.221    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.943    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.335    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     7.634 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.221    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.943    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.419ns (37.135%)  route 0.709ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.709     7.330    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X61Y25         FDSE (Setup_fdse_C_S)       -0.604    10.508    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.419ns (37.135%)  route 0.709ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.709     7.330    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X61Y25         FDSE (Setup_fdse_C_S)       -0.604    10.508    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.419ns (37.135%)  route 0.709ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.709     7.330    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X61Y25         FDSE (Setup_fdse_C_S)       -0.604    10.508    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.419ns (37.135%)  route 0.709ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.709     7.330    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X61Y25         FDSE (Setup_fdse_C_S)       -0.604    10.508    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.746ns (41.031%)  route 1.072ns (58.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.692    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT2 (Prop_lut2_I1_O)        0.327     8.019 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.019    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_D)        0.075    11.223    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.718ns (40.921%)  route 1.037ns (59.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.419     6.620 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.037     7.656    netsoc_reset_counter[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.299     7.955 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.955    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X61Y25         FDSE (Setup_fdse_C_D)        0.031    11.179    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  3.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.141     1.997 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.099     2.097    netsoc_reset_counter[0]
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.142    netsoc_ic_reset_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y25         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.534     1.869    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.989    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.824%)  route 0.161ns (41.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.128     1.984 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.161     2.145    netsoc_reset_counter[3]
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.102     2.247 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X61Y25         FDSE (Hold_fdse_C_D)         0.107     1.963    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.141     1.997 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.238    netsoc_reset_counter[2]
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.283 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.283    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X61Y25         FDSE (Hold_fdse_C_D)         0.092     1.948    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.805%)  route 0.304ns (62.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.141     1.997 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.302    netsoc_reset_counter[0]
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.044     2.346 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.346    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X61Y25         FDSE (Hold_fdse_C_D)         0.107     1.963    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.932%)  route 0.304ns (62.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.141     1.997 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.302    netsoc_reset_counter[0]
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.347 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.347    netsoc_reset_counter0[0]
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X61Y25         FDSE (Hold_fdse_C_D)         0.091     1.947    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.037%)  route 0.237ns (64.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.237     2.223    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.889    
    SLICE_X61Y25         FDSE (Hold_fdse_C_S)        -0.072     1.817    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.037%)  route 0.237ns (64.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.237     2.223    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.889    
    SLICE_X61Y25         FDSE (Hold_fdse_C_S)        -0.072     1.817    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.037%)  route 0.237ns (64.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.237     2.223    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.889    
    SLICE_X61Y25         FDSE (Hold_fdse_C_S)        -0.072     1.817    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.037%)  route 0.237ns (64.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.237     2.223    clk200_rst
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.889    
    SLICE_X61Y25         FDSE (Hold_fdse_C_S)        -0.072     1.817    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.472%)  route 0.354ns (65.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDSE (Prop_fdse_C_Q)         0.141     1.997 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.165     2.163    netsoc_reset_counter[0]
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.208 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.396    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X61Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.817    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X60Y25     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y25     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y25     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y25     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y25     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X60Y25     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X60Y25     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X60Y25     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X60Y25     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.235ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.748ns (20.033%)  route 6.977ns (79.967%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.053     8.938    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.152     9.090 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.858     9.948    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.326    10.274 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000    10.274    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X37Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.029    41.509    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 31.235    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 1.394ns (17.607%)  route 6.524ns (82.393%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.816     8.701    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.825 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.640     9.466    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 1.394ns (17.607%)  route 6.524ns (82.393%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.816     8.701    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.825 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.640     9.466    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.738ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 1.394ns (17.607%)  route 6.524ns (82.393%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.816     8.701    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.825 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.640     9.466    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y29         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 31.738    

Slack (MET) :             31.937ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 1.394ns (17.981%)  route 6.359ns (82.019%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.816     8.701    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.825 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.476     9.301    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X34Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.442    
                         clock uncertainty           -0.035    41.407    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.169    41.238    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 31.937    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.394ns (18.628%)  route 6.090ns (81.372%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.537     8.422    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.485     9.032    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    41.203    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.394ns (18.628%)  route 6.090ns (81.372%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.537     8.422    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.485     9.032    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    41.203    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.394ns (18.628%)  route 6.090ns (81.372%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.537     8.422    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.485     9.032    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    41.203    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.394ns (18.628%)  route 6.090ns (81.372%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.537     8.422    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.485     9.032    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X33Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    41.203    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.447ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_demux_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.394ns (18.552%)  route 6.120ns (81.448%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     2.026 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.863     2.889    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.296     3.185 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.667     3.852    storage_12_reg_i_9_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.330     5.306    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.253     6.683    p_264_in
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.954     7.762    ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.053     8.938    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.062 r  ethphy_liteethphymiirx_converter_converter_demux_i_1/O
                         net (fo=1, routed)           0.000     9.062    ethphy_liteethphymiirx_converter_converter_demux_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_demux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X36Y28         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_demux_reg/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.029    41.509    ethphy_liteethphymiirx_converter_converter_demux_reg
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 32.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.261     0.956    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X42Y28         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y28         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X42Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.964    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X42Y27         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X42Y27         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X42Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.877    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X41Y27         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.964    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X42Y27         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X42Y27         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X42Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.877    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X43Y29  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X43Y29  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y24  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y24  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y24  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y24  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y24  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y23  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y23  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27  storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y28  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y28  storage_10_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.777ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 1.586ns (16.469%)  route 8.044ns (83.531%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.851    10.221    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124    10.345 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.843    11.188    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                 29.777    

Slack (MET) :             29.805ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.586ns (16.517%)  route 8.016ns (83.483%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.697    10.067    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.191 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.969    11.160    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 29.805    

Slack (MET) :             29.814ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 1.586ns (16.533%)  route 8.007ns (83.467%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.841    10.211    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.335 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.816    11.150    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 29.814    

Slack (MET) :             29.944ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 1.586ns (16.760%)  route 7.877ns (83.240%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.688    10.058    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.182 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.839    11.021    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 29.944    

Slack (MET) :             30.248ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 1.586ns (17.317%)  route 7.573ns (82.683%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.194     9.029    ethmac_tx_converter_converter_mux0
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.153 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.680     9.833    storage_11_reg_i_46_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.957 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.759    10.716    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 30.248    

Slack (MET) :             30.264ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 1.586ns (17.347%)  route 7.557ns (82.653%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.334     9.703    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.827 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.873    10.700    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.487    41.487    eth_tx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.566    
                         clock uncertainty           -0.035    41.531    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.965    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.965    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                 30.264    

Slack (MET) :             30.353ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 1.586ns (16.587%)  route 7.976ns (83.413%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.851    10.221    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124    10.345 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.775    11.119    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.028    41.472    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.472    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 30.353    

Slack (MET) :             30.530ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 1.586ns (16.900%)  route 7.799ns (83.100%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.841    10.211    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.335 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.608    10.942    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.028    41.472    ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.472    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 30.530    

Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 1.578ns (17.468%)  route 7.455ns (82.532%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.194     9.029    ethmac_tx_converter_converter_mux0
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.153 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.561     9.714    storage_11_reg_i_46_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.830 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.761    10.591    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X42Y19         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X42Y19         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)       -0.232    41.265    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 30.674    

Slack (MET) :             30.883ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.586ns (17.593%)  route 7.429ns (82.407%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.557     1.557    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.849     2.825    xilinxmultiregimpl4_regs1[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.299     3.124 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.739     3.863    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.987 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.727 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.496     5.223    ethmac_padding_inserter_source_valid
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.347 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.129     6.476    ethmac_crc32_inserter_source_valid
    SLICE_X34Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.600 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.112     7.712    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.410     9.246    ethmac_tx_converter_converter_mux0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.370 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.688    10.058    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.182 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.391    10.572    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X42Y17         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.045    41.455    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 30.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[6]
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.076     0.634    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[1]
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.757    xilinxmultiregimpl4_regs0[4]
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.076     0.634    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[2]
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X43Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.756    xilinxmultiregimpl4_regs0[3]
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.764    xilinxmultiregimpl4_regs0[0]
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X44Y19         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X44Y18         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.065     0.765    xilinxmultiregimpl4_regs0[5]
    SLICE_X44Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X44Y18         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.075     0.634    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.551     0.551    eth_tx_clk
    SLICE_X35Y25         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.802    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.847 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.847    liteethmacgap_state_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    eth_tx_clk
    SLICE_X34Y25         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120     0.684    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X32Y21         FDSE                                         r  ethmac_crc32_inserter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  ethmac_crc32_inserter_reg_reg[13]/Q
                         net (fo=2, routed)           0.098     0.793    p_28_in
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.838 r  ethmac_crc32_inserter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.838    ethmac_crc32_inserter_next_reg[21]
    SLICE_X33Y21         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X33Y21         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X33Y21         FDSE (Hold_fdse_C_D)         0.092     0.660    ethmac_crc32_inserter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ethmac_tx_converter_converter_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_converter_converter_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.926%)  route 0.111ns (37.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X40Y18         FDRE                                         r  ethmac_tx_converter_converter_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethmac_tx_converter_converter_mux_reg[0]/Q
                         net (fo=14, routed)          0.111     0.810    ethmac_tx_converter_converter_mux[0]
    SLICE_X41Y18         LUT4 (Prop_lut4_I2_O)        0.048     0.858 r  ethmac_tx_converter_converter_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     0.858    ethmac_tx_converter_converter_mux[1]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  ethmac_tx_converter_converter_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X41Y18         FDRE                                         r  ethmac_tx_converter_converter_mux_reg[1]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     0.676    ethmac_tx_converter_converter_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X42Y29  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X42Y29  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y19  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y19  xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y19  xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y18  xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y23  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y23  eth_tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y23  eth_tx_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y22  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y24  ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y24  ethmac_padding_inserter_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y24  ethmac_padding_inserter_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y25  ethmac_padding_inserter_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y25  ethmac_padding_inserter_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y25  ethmac_padding_inserter_counter_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y19  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y19  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y18  xilinxmultiregimpl4_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 2.982ns (31.462%)  route 6.496ns (68.538%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.572     1.572    sys_clk
    SLICE_X57Y7          FDRE                                         r  netsoc_sdram_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          1.142     3.171    storage_6_reg_0_7_12_17/ADDRA2
    SLICE_X54Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.319 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.100     4.418    p_0_in2_in[4]
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.328     4.746 r  netsoc_sdram_bankmachine4_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.746    netsoc_sdram_bankmachine4_count[2]_i_13_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.296 r  netsoc_sdram_bankmachine4_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.296    netsoc_sdram_bankmachine4_count_reg[2]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.567 r  netsoc_sdram_bankmachine4_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.480     6.047    netsoc_sdram_bankmachine4_hit
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.373     6.420 f  netsoc_sdram_choose_req_grant[0]_i_18/O
                         net (fo=1, routed)           0.592     7.012    netsoc_sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.136 f  netsoc_sdram_choose_req_grant[0]_i_12/O
                         net (fo=9, routed)           1.105     8.241    netsoc_sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.152     8.393 f  netsoc_sdram_choose_req_grant[1]_i_6/O
                         net (fo=7, routed)           0.769     9.162    netsoc_sdram_choose_req_grant[1]_i_6_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I1_O)        0.332     9.494 r  netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.860    10.354    netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.478 r  netsoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.448    10.927    netsoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I4_O)        0.124    11.051 r  netsoc_sdram_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    11.051    netsoc_sdram_choose_req_grant[0]_i_1_n_0
    SLICE_X59Y5          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.521    11.521    sys_clk
    SLICE_X59Y5          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.057    11.544    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)        0.029    11.573    netsoc_sdram_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine5_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 2.763ns (30.127%)  route 6.408ns (69.873%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.136    10.108    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.507    10.738    lm32_cpu_n_138
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.448    11.448    sys_clk
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_level_reg[0]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X43Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_sdram_bankmachine5_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine5_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 2.763ns (30.127%)  route 6.408ns (69.873%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.136    10.108    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.507    10.738    lm32_cpu_n_138
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.448    11.448    sys_clk
    SLICE_X43Y9          FDRE                                         r  netsoc_sdram_bankmachine5_level_reg[3]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X43Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_sdram_bankmachine5_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 2.763ns (30.140%)  route 6.404ns (69.860%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.248    10.220    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.124    10.344 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.735    lm32_cpu_n_133
    SLICE_X45Y12         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.447    11.447    sys_clk
    SLICE_X45Y12         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[0]/C
                         clock pessimism              0.093    11.540    
                         clock uncertainty           -0.057    11.484    
    SLICE_X45Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.279    netsoc_sdram_bankmachine4_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 2.982ns (31.423%)  route 6.508ns (68.577%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.572     1.572    sys_clk
    SLICE_X57Y7          FDRE                                         r  netsoc_sdram_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          1.142     3.171    storage_6_reg_0_7_12_17/ADDRA2
    SLICE_X54Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.319 r  storage_6_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.100     4.418    p_0_in2_in[4]
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.328     4.746 r  netsoc_sdram_bankmachine4_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.746    netsoc_sdram_bankmachine4_count[2]_i_13_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.296 r  netsoc_sdram_bankmachine4_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.296    netsoc_sdram_bankmachine4_count_reg[2]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.567 r  netsoc_sdram_bankmachine4_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.480     6.047    netsoc_sdram_bankmachine4_hit
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.373     6.420 f  netsoc_sdram_choose_req_grant[0]_i_18/O
                         net (fo=1, routed)           0.592     7.012    netsoc_sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.136 f  netsoc_sdram_choose_req_grant[0]_i_12/O
                         net (fo=9, routed)           1.105     8.241    netsoc_sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.152     8.393 f  netsoc_sdram_choose_req_grant[1]_i_6/O
                         net (fo=7, routed)           0.769     9.162    netsoc_sdram_choose_req_grant[1]_i_6_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I1_O)        0.332     9.494 r  netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.860    10.354    netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.478 r  netsoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.460    10.938    netsoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.124    11.062 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.062    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X60Y5          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.521    11.521    sys_clk
    SLICE_X60Y5          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.057    11.544    
    SLICE_X60Y5          FDRE (Setup_fdre_C_D)        0.077    11.621    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.763ns (30.212%)  route 6.382ns (69.788%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.103    10.076    lm32_cpu/instruction_unit/multiplexer_state_reg[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.200 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.513    10.713    lm32_cpu_n_137
    SLICE_X45Y11         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.448    11.448    sys_clk
    SLICE_X45Y11         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[2]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X45Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine1_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.763ns (30.212%)  route 6.382ns (69.788%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.103    10.076    lm32_cpu/instruction_unit/multiplexer_state_reg[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.200 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.513    10.713    lm32_cpu_n_137
    SLICE_X45Y11         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.448    11.448    sys_clk
    SLICE_X45Y11         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X45Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine1_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 2.763ns (30.303%)  route 6.355ns (69.697%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.248    10.220    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.124    10.344 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.685    lm32_cpu_n_133
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/C
                         clock pessimism              0.093    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.278    netsoc_sdram_bankmachine4_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 2.763ns (30.303%)  route 6.355ns (69.697%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.248    10.220    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.124    10.344 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.685    lm32_cpu_n_133
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/C
                         clock pessimism              0.093    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.278    netsoc_sdram_bankmachine4_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 2.763ns (30.303%)  route 6.355ns (69.697%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        1.567     1.567    sys_clk
    SLICE_X44Y9          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.293     3.316    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y10         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.440 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=3, routed)           1.113     4.553    p_0_in6_in[1]
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.677 r  netsoc_sdram_bankmachine0_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.677    netsoc_sdram_bankmachine0_count[2]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.209 r  netsoc_sdram_bankmachine0_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.209    netsoc_sdram_bankmachine0_count_reg[2]_i_8_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.480 f  netsoc_sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.491     5.971    netsoc_sdram_bankmachine0_hit
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.373     6.344 r  netsoc_sdram_bankmachine0_count[2]_i_4/O
                         net (fo=4, routed)           0.594     6.938    netsoc_sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=9, routed)           0.713     7.775    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     7.899    new_master_wdata_ready0_i_3_n_0
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     8.111 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=18, routed)          0.562     8.673    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.972 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=34, routed)          1.248    10.220    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.124    10.344 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.685    lm32_cpu_n_133
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3480, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[3]/C
                         clock pessimism              0.093    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.278    netsoc_sdram_bankmachine4_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.597     0.597    sys_clk
    SLICE_X59Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/Q
                         net (fo=2, routed)           0.067     0.805    netsoc_netsoc_uart_phy_phase_accumulator_tx[5]
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.952 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.952    netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.006 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.006    netsoc_netsoc_uart_phy_phase_accumulator_tx0[8]
    SLICE_X59Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.861     0.861    sys_clk
    SLICE_X59Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[8]/C
                         clock pessimism              0.000     0.861    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.342ns (83.106%)  route 0.070ns (16.894%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.597     0.597    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/Q
                         net (fo=2, routed)           0.069     0.806    netsoc_netsoc_uart_phy_phase_accumulator_rx[9]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.953 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.954    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.008 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.008    netsoc_netsoc_uart_phy_phase_accumulator_rx0[12]
    SLICE_X58Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.861     0.861    sys_clk
    SLICE_X58Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[12]/C
                         clock pessimism              0.000     0.861    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.597     0.597    sys_clk
    SLICE_X59Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[5]/Q
                         net (fo=2, routed)           0.067     0.805    netsoc_netsoc_uart_phy_phase_accumulator_tx[5]
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.952 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.952    netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.017 r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.017    netsoc_netsoc_uart_phy_phase_accumulator_tx0[10]
    SLICE_X59Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.861     0.861    sys_clk
    SLICE_X59Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[10]/C
                         clock pessimism              0.000     0.861    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.353ns (83.546%)  route 0.070ns (16.454%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.597     0.597    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[9]/Q
                         net (fo=2, routed)           0.069     0.806    netsoc_netsoc_uart_phy_phase_accumulator_rx[9]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.953 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.954    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.019 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.019    netsoc_netsoc_uart_phy_phase_accumulator_rx0[14]
    SLICE_X58Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.861     0.861    sys_clk
    SLICE_X58Y50         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[14]/C
                         clock pessimism              0.000     0.861    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.637%)  route 0.235ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.565     0.565    lm32_cpu/instruction_unit/out
    SLICE_X52Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  lm32_cpu/instruction_unit/icache_refill_data_reg[29]/Q
                         net (fo=1, routed)           0.235     0.948    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][29]
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.878     0.878    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.242     0.886    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_storage_full_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.046%)  route 0.195ns (43.954%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.592     0.592    sys_clk
    SLICE_X63Y51         FDSE                                         r  netsoc_netsoc_uart_phy_storage_full_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDSE (Prop_fdse_C_Q)         0.141     0.733 r  netsoc_netsoc_uart_phy_storage_full_reg[11]/Q
                         net (fo=3, routed)           0.195     0.928    netsoc_netsoc_uart_phy_storage[11]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  netsoc_netsoc_uart_phy_phase_accumulator_rx[11]_i_2/O
                         net (fo=1, routed)           0.000     0.973    netsoc_netsoc_uart_phy_phase_accumulator_rx[11]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.036 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.036    netsoc_netsoc_uart_phy_phase_accumulator_rx0[11]
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.867     0.867    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]/C
                         clock pessimism              0.000     0.867    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.105     0.972    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.564     0.564    sys_clk
    SLICE_X48Y14         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.980    storage_4_reg_0_7_12_17/ADDRD1
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.834     0.834    storage_4_reg_0_7_12_17/WCLK
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X50Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.909    storage_4_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.564     0.564    sys_clk
    SLICE_X48Y14         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.980    storage_4_reg_0_7_12_17/ADDRD1
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.834     0.834    storage_4_reg_0_7_12_17/WCLK
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X50Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.909    storage_4_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.564     0.564    sys_clk
    SLICE_X48Y14         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.980    storage_4_reg_0_7_12_17/ADDRD1
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.834     0.834    storage_4_reg_0_7_12_17/WCLK
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X50Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.909    storage_4_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.564     0.564    sys_clk
    SLICE_X48Y14         FDRE                                         r  netsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.275     0.980    storage_4_reg_0_7_12_17/ADDRD1
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3480, routed)        0.834     0.834    storage_4_reg_0_7_12_17/WCLK
    SLICE_X50Y13         RAMD32                                       r  storage_4_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X50Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.909    storage_4_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y25  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y25  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y25  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y25  storage_13_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y25         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     3.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.857    
                         clock uncertainty           -0.125     3.733    
    SLICE_X65Y25         FDPE (Setup_fdpe_C_D)       -0.005     3.728    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.728    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.662    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X43Y29         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     2.556    eth_rx_clk
    SLICE_X43Y29         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X43Y29         FDPE (Setup_fdpe_C_D)       -0.005     2.526    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.526    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.460    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X42Y29         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     2.556    eth_tx_clk
    SLICE_X42Y29         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X42Y29         FDPE (Setup_fdpe_C_D)       -0.035     2.496    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.430    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X63Y39         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3480, routed)        0.595     2.595    sys_clk
    SLICE_X63Y39         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty           -0.129     2.465    
    SLICE_X63Y39         FDPE (Setup_fdpe_C_D)       -0.005     2.460    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.394    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.381 (r) | FAST    |     1.709 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.405 (r) | SLOW    |    -0.727 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.767 (r) | SLOW    |    -0.563 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.898 (r) | SLOW    |    -0.552 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.620 (r) | SLOW    |    -0.521 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.808 (r) | SLOW    |    -0.508 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.121 (r) | SLOW    |    -0.573 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.698 (r) | SLOW    |    -0.501 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.333 (r) | SLOW    |    -1.246 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.797 (r) | SLOW    |    -0.420 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.627 (r) | SLOW    |      3.373 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.274 (r) | SLOW    |      3.211 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.183 (r) | SLOW    |      3.173 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.280 (r) | SLOW    |      3.213 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.995 (r) | SLOW    |      3.102 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.544 (r) | SLOW    |      2.017 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.168 (r) | SLOW    |      2.306 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.308 (r) | SLOW    |      2.360 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.702 (r) | SLOW    |      2.080 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.856 (r) | SLOW    |      2.160 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.310 (r) | SLOW    |      2.381 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.404 (r) | SLOW    |      1.965 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.706 (r) | SLOW    |      2.095 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.732 (r) | SLOW    |      1.709 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.420 (r) | SLOW    |      1.541 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.346 (r) | SLOW    |      1.994 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.882 (r) | SLOW    |      1.769 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.486 (r) | SLOW    |      2.036 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.731 (r) | SLOW    |      1.673 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.196 (r) | SLOW    |      1.929 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.582 (r) | SLOW    |      1.616 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.007 (r) | SLOW    |      2.212 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.045 (r) | SLOW    |      1.820 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.008 (r) | SLOW    |      2.219 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.046 (r) | SLOW    |      1.815 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.534 (r) | SLOW    |      3.059 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.981 (r) | SLOW    |      3.178 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.521 (r) | SLOW    |      3.181 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.679 (r) | SLOW    |      3.646 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.650 (r) | SLOW    |      3.334 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.286 (r) | SLOW    |      3.214 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.278 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.765 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.240 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.223 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.242 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.768 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.613 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.478 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.390 ns
Ideal Clock Offset to Actual Clock: -1.703 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.767 (r) | SLOW    | -0.563 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.898 (r) | SLOW    | -0.552 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.620 (r) | SLOW    | -0.521 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.808 (r) | SLOW    | -0.508 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.898 (r) | SLOW    | -0.508 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.890 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.544 (r) | SLOW    |   2.017 (r) | FAST    |    1.125 |
ddram_dq[1]        |   8.168 (r) | SLOW    |   2.306 (r) | FAST    |    1.748 |
ddram_dq[2]        |   8.308 (r) | SLOW    |   2.360 (r) | FAST    |    1.888 |
ddram_dq[3]        |   7.702 (r) | SLOW    |   2.080 (r) | FAST    |    1.283 |
ddram_dq[4]        |   7.856 (r) | SLOW    |   2.160 (r) | FAST    |    1.436 |
ddram_dq[5]        |   8.310 (r) | SLOW    |   2.381 (r) | FAST    |    1.890 |
ddram_dq[6]        |   7.404 (r) | SLOW    |   1.965 (r) | FAST    |    0.985 |
ddram_dq[7]        |   7.706 (r) | SLOW    |   2.095 (r) | FAST    |    1.286 |
ddram_dq[8]        |   6.732 (r) | SLOW    |   1.709 (r) | FAST    |    0.312 |
ddram_dq[9]        |   6.420 (r) | SLOW    |   1.541 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.346 (r) | SLOW    |   1.994 (r) | FAST    |    0.926 |
ddram_dq[11]       |   6.882 (r) | SLOW    |   1.769 (r) | FAST    |    0.462 |
ddram_dq[12]       |   7.486 (r) | SLOW    |   2.036 (r) | FAST    |    1.066 |
ddram_dq[13]       |   6.731 (r) | SLOW    |   1.673 (r) | FAST    |    0.311 |
ddram_dq[14]       |   7.196 (r) | SLOW    |   1.929 (r) | FAST    |    0.776 |
ddram_dq[15]       |   6.582 (r) | SLOW    |   1.616 (r) | FAST    |    0.162 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.310 (r) | SLOW    |   1.541 (r) | FAST    |    1.890 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.963 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.007 (r) | SLOW    |   2.212 (r) | FAST    |    0.962 |
ddram_dqs_n[1]     |   7.045 (r) | SLOW    |   1.820 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.008 (r) | SLOW    |   2.219 (r) | FAST    |    0.963 |
ddram_dqs_p[1]     |   7.046 (r) | SLOW    |   1.815 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.008 (r) | SLOW    |   1.815 (r) | FAST    |    0.963 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.444 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.627 (r) | SLOW    |   3.373 (r) | FAST    |    0.444 |
eth_tx_data[1]     |   9.274 (r) | SLOW    |   3.211 (r) | FAST    |    0.091 |
eth_tx_data[2]     |   9.183 (r) | SLOW    |   3.173 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   9.280 (r) | SLOW    |   3.213 (r) | FAST    |    0.097 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.627 (r) | SLOW    |   3.173 (r) | FAST    |    0.444 |
-------------------+-------------+---------+-------------+---------+----------+




