module_name: pfd1
description: Interface for a phase detector
pins:
  vdd:
    name: vdd
    description: power supply
    direction: input
    datatype: pwl
  ckref:
    name: refclk
    description: reference clock input
    direction: input
    datatype: logic
    constraint:
      pos_edge: 
        value: True
  ckfb:
    name: fbclk
    description: feedback clock input
    direction: input
    datatype: logic
    constraint:
      pos_edge: 
        value: True
  reset:
    name: reset
    description: reset phase detector
    direction: input
    datatype: logic
    constraint:
      act_high: 
        value: True
  up:
    name: up
    description: up pulse
    direction: output
    datatype: logic
  dn:
    name: down
    description: dn pulse
    direction: output
    datatype: logic

metrics:
  tpd:
    description: Propagation delay from inputs to outputs
  tos:
    description: Static phase offset
  rstpw:
    description: Reset pulse width

modelparams:
  etol_supply:
    description: discretization of pwl vdd-vss
    datatype: real
    value: 0.005

testparams:
  frequency:
    description: input clock frequency
    value: 1e9
