0.7
2020.2
May 22 2024
19:03:11
C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/btn_in.v,1718582985,verilog,,C:/Harman/Verilog/SoC_06_18_SPI_controller/SoC_06_18_SPI_controller.srcs/sim_1/new/btn_in_tb.v,,btn_in,,,,,,,,
C:/Harman/Verilog/SoC_06_18_SPI_controller/SoC_06_18_SPI_controller.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Harman/Verilog/SoC_06_18_SPI_controller/SoC_06_18_SPI_controller.srcs/sim_1/new/btn_in_tb.v,1718678474,verilog,,,,btn_in_tb,,,,,,,,
