//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Tue Jan 14 03:24:38 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2.vhd "
// file 10 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\designer\i2c_core2\synthesis.fdc "

`timescale 100 ps/100 ps
module I2C_Core2 (
  PCLK,
  RSTn,
  data_in,
  data_out,
  initiate,
  instruct,
  clk_div_in,
  i2c_bus_busy,
  status_out,
  i2c_int,
  SDAI,
  SDAO,
  SDAE,
  SCLI,
  SCLO,
  SCLE
)
;

/*  Synopsys
.origName=I2C_Core2
.langParams="g_filter_length"
g_filter_length=3
 */
input PCLK ;
input RSTn ;
input [7:0] data_in ;
output [7:0] data_out /* synthesis syn_tristate = 1 */ ;
input initiate ;
input [2:0] instruct ;
input [15:0] clk_div_in ;
output i2c_bus_busy ;
output [1:0] status_out ;
output i2c_int ;
input SDAI ;
output SDAO ;
output SDAE ;
input SCLI ;
output SCLO ;
output SCLE ;
wire PCLK ;
wire RSTn ;
wire initiate ;
wire i2c_bus_busy ;
wire i2c_int ;
wire SDAI ;
wire SDAO ;
wire SDAE ;
wire SCLI ;
wire SCLO ;
wire SCLE ;
wire [16:0] i2c_state_cur;
wire [15:0] i2c_clk_cnt;
wire [2:0] \p_i2c_data_state_machine.bit_counter_7 ;
wire [0:0] i2c_state_cur_ns;
wire [0:0] status_sig;
wire [2:0] bit_counter;
wire [7:7] un14_bit_to_sda_i;
wire [7:0] \p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp ;
wire [7:0] data_in_c;
wire [2:0] instruct_Z;
wire [15:2] clk_div_in_c;
wire [1:1] status_sig_ns;
wire [0:0] i2c_state_cur_ns_0;
wire [14:0] i2c_clk_cnt_cry;
wire [15:0] i2c_clk_cnt_s;
wire [1:1] status_sig_ns_0_a3_0;
wire [1:1] status_sig_ns_0_a4_1_2;
wire [9:1] i2c_state_cur_ns_i_0;
wire [14:14] i2c_clk_cnt_RNI1HCH3_Y;
wire [15:15] i2c_clk_cnt_RNO_FCO;
wire [15:15] i2c_clk_cnt_RNO_Y;
wire [13:13] i2c_clk_cnt_RNIU2S63_Y;
wire [12:12] i2c_clk_cnt_RNISLBS2_Y;
wire [11:11] i2c_clk_cnt_RNIR9RH2_Y;
wire [10:10] i2c_clk_cnt_RNIRUA72_Y;
wire [9:9] i2c_clk_cnt_RNISKQS1_Y;
wire [8:8] i2c_clk_cnt_RNI5R1N1_Y;
wire [7:7] i2c_clk_cnt_RNIF29H1_Y;
wire [6:6] i2c_clk_cnt_RNIQAGB1_Y;
wire [5:5] i2c_clk_cnt_RNI6KN51_Y;
wire [4:4] i2c_clk_cnt_RNIJUUV_Y;
wire [3:3] i2c_clk_cnt_RNI1A6Q_Y;
wire [2:2] i2c_clk_cnt_RNIGMDK_Y;
wire [1:1] i2c_clk_cnt_RNI04LE_Y;
wire [0:0] i2c_clk_cnt_RNIHIS8_Y;
wire un1_status_sig_3_Z ;
wire GND ;
wire i2c_clk_pulse_Z ;
wire state_handshake_Z ;
wire initiate_last_Z ;
wire SDAO_sig_Z ;
wire SCLO_sig_Z ;
wire VCC ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire N_17 ;
wire N_18 ;
wire N_19 ;
wire N_20 ;
wire N_21 ;
wire un1_i2c_clk_pulse_3_0_m2_Z ;
wire N_222 ;
wire N_223 ;
wire N_224 ;
wire i2c_int_d ;
wire \p_i2c_data_state_machine.un20_i2c_state_cur_Z  ;
wire \p_i2c_data_state_machine.un10_i2c_clk_pulse_Z  ;
wire did_ack_Z ;
wire did_ack_0_sqmuxa_Z ;
wire \p_i2c_data_state_machine.un5_i2c_state_cur  ;
wire bit_to_SDA_2_sqmuxa_Z ;
wire N_178_i ;
wire bit_to_SDA_0_sqmuxa_Z ;
wire PCLK_c ;
wire RSTn_c ;
wire initiate_c ;
wire N_398 ;
wire N_373 ;
wire SCLO_sig_1 ;
wire bit_counter_3_sqmuxa ;
wire N_170 ;
wire N_151 ;
wire N_3 ;
wire N_4 ;
wire N_308_3 ;
wire N_308_1_0 ;
wire N_310 ;
wire N_184 ;
wire N_309 ;
wire N_305 ;
wire N_148 ;
wire N_307 ;
wire N_308 ;
wire N_175 ;
wire bit_counter_1_sqmuxa ;
wire SCLO_sig_1_0_a2_1_Z ;
wire un1_i2c_state_cur_7_0_a2_2_Z ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire N_113_i ;
wire N_137_i ;
wire N_129_i ;
wire N_121_i ;
wire un1_i2c_state_cur_10_i ;
wire i2c_clk_pulse_2_sqmuxa_i_Z ;
wire \p_i2c_data_state_machine.did_ack_5_iv_i_Z  ;
wire \p_i2c_data_state_machine.SDAO_sig_5_iv_i_Z  ;
wire N_299_i ;
wire i2c_clk_cnt_cry_cy ;
wire un15_bit_to_sda_7_2_1_0_y1 ;
wire un15_bit_to_sda_7_2_1_0_y3 ;
wire un15_bit_to_sda_7_2_1_0_y0 ;
wire un15_bit_to_sda_7_2_1_0_co0 ;
wire un15_bit_to_sda_7_2_1_0_wmux_S ;
wire un15_bit_to_sda_7_2_1_0_co1 ;
wire un15_bit_to_sda_7_2_1_wmux_0_S ;
wire un15_bit_to_sda_7_2_1_y0_0 ;
wire un15_bit_to_sda_7_2_1_co0_0 ;
wire un15_bit_to_sda_7_2_1_wmux_1_S ;
wire un15_bit_to_sda_7_2_1_co1_0 ;
wire un15_bit_to_sda_7_2_1_wmux_2_S ;
wire un15_bit_to_sda_7_2_1_wmux_3_S ;
wire un15_bit_to_sda_7_2_1_wmux_3_FCO ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1_Y  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3_S  ;
wire \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3_Y  ;
wire PCLK_ibuf_Z ;
wire RSTn_ibuf_Z ;
  CLKINT RSTn_ibuf_RNICUT3 (
	.Y(RSTn_c),
	.A(RSTn_ibuf_Z)
);
  CLKINT PCLK_ibuf_RNIFTKA (
	.Y(PCLK_c),
	.A(PCLK_ibuf_Z)
);
  CFG1 SDAE_obuf_RNO (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAE_obuf_RNO.INIT=2'h1;
  CFG1 SCLE_obuf_RNO (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLE_obuf_RNO.INIT=2'h1;
// @9:226
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.bit_counter_7 [0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.bit_counter_7 [1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.bit_counter_7 [2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \status_sig[0]  (
	.Q(status_sig[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(N_299_i),
	.EN(RSTn_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \status_sig[1]  (
	.Q(i2c_int_d),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(status_sig_ns[1]),
	.EN(RSTn_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.SDAO_sig_5_iv_i_Z ),
	.EN(un1_i2c_clk_pulse_3_0_m2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.did_ack_5_iv_i_Z ),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un1_status_sig_3_Z),
	.EN(i2c_clk_pulse_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.EN(un1_i2c_state_cur_10_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCLO_sig_1),
	.EN(un1_i2c_clk_pulse_3_0_m2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[14]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[13]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_121_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[11]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[10]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[9]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_129_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[7]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[6]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[5]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_137_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[3]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[2]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[1]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[15]),
	.EN(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:226
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(initiate_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:197
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:29
  INBUF PCLK_ibuf (
	.Y(PCLK_ibuf_Z),
	.PAD(PCLK)
);
// @9:30
  INBUF RSTn_ibuf (
	.Y(RSTn_ibuf_Z),
	.PAD(RSTn)
);
// @9:34
  INBUF \data_in_ibuf[0]  (
	.Y(data_in_c[0]),
	.PAD(data_in[0])
);
// @9:34
  INBUF \data_in_ibuf[1]  (
	.Y(data_in_c[1]),
	.PAD(data_in[1])
);
// @9:34
  INBUF \data_in_ibuf[2]  (
	.Y(data_in_c[2]),
	.PAD(data_in[2])
);
// @9:34
  INBUF \data_in_ibuf[3]  (
	.Y(data_in_c[3]),
	.PAD(data_in[3])
);
// @9:34
  INBUF \data_in_ibuf[4]  (
	.Y(data_in_c[4]),
	.PAD(data_in[4])
);
// @9:34
  INBUF \data_in_ibuf[5]  (
	.Y(data_in_c[5]),
	.PAD(data_in[5])
);
// @9:34
  INBUF \data_in_ibuf[6]  (
	.Y(data_in_c[6]),
	.PAD(data_in[6])
);
// @9:34
  INBUF \data_in_ibuf[7]  (
	.Y(data_in_c[7]),
	.PAD(data_in[7])
);
// @9:39
  INBUF initiate_ibuf (
	.Y(initiate_c),
	.PAD(initiate)
);
// @9:41
  INBUF \instruct_ibuf[0]  (
	.Y(instruct_Z[0]),
	.PAD(instruct[0])
);
// @9:41
  INBUF \instruct_ibuf[1]  (
	.Y(instruct_Z[1]),
	.PAD(instruct[1])
);
// @9:41
  INBUF \instruct_ibuf[2]  (
	.Y(instruct_Z[2]),
	.PAD(instruct[2])
);
// @9:42
  INBUF \clk_div_in_ibuf[2]  (
	.Y(clk_div_in_c[2]),
	.PAD(clk_div_in[2])
);
// @9:42
  INBUF \clk_div_in_ibuf[3]  (
	.Y(clk_div_in_c[3]),
	.PAD(clk_div_in[3])
);
// @9:42
  INBUF \clk_div_in_ibuf[4]  (
	.Y(clk_div_in_c[4]),
	.PAD(clk_div_in[4])
);
// @9:42
  INBUF \clk_div_in_ibuf[5]  (
	.Y(clk_div_in_c[5]),
	.PAD(clk_div_in[5])
);
// @9:42
  INBUF \clk_div_in_ibuf[6]  (
	.Y(clk_div_in_c[6]),
	.PAD(clk_div_in[6])
);
// @9:42
  INBUF \clk_div_in_ibuf[7]  (
	.Y(clk_div_in_c[7]),
	.PAD(clk_div_in[7])
);
// @9:42
  INBUF \clk_div_in_ibuf[8]  (
	.Y(clk_div_in_c[8]),
	.PAD(clk_div_in[8])
);
// @9:42
  INBUF \clk_div_in_ibuf[9]  (
	.Y(clk_div_in_c[9]),
	.PAD(clk_div_in[9])
);
// @9:42
  INBUF \clk_div_in_ibuf[10]  (
	.Y(clk_div_in_c[10]),
	.PAD(clk_div_in[10])
);
// @9:42
  INBUF \clk_div_in_ibuf[11]  (
	.Y(clk_div_in_c[11]),
	.PAD(clk_div_in[11])
);
// @9:42
  INBUF \clk_div_in_ibuf[12]  (
	.Y(clk_div_in_c[12]),
	.PAD(clk_div_in[12])
);
// @9:42
  INBUF \clk_div_in_ibuf[13]  (
	.Y(clk_div_in_c[13]),
	.PAD(clk_div_in[13])
);
// @9:42
  INBUF \clk_div_in_ibuf[14]  (
	.Y(clk_div_in_c[14]),
	.PAD(clk_div_in[14])
);
// @9:42
  INBUF \clk_div_in_ibuf[15]  (
	.Y(clk_div_in_c[15]),
	.PAD(clk_div_in[15])
);
// @9:35
  TRIBUFF \data_out_obuft[0]  (
	.PAD(data_out[0]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[1]  (
	.PAD(data_out[1]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[2]  (
	.PAD(data_out[2]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[3]  (
	.PAD(data_out[3]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[4]  (
	.PAD(data_out[4]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[5]  (
	.PAD(data_out[5]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[6]  (
	.PAD(data_out[6]),
	.D(GND),
	.E(GND)
);
// @9:35
  TRIBUFF \data_out_obuft[7]  (
	.PAD(data_out[7]),
	.D(GND),
	.E(GND)
);
// @9:43
  OUTBUF i2c_bus_busy_obuf (
	.PAD(i2c_bus_busy),
	.D(GND)
);
// @9:44
  OUTBUF \status_out_obuf[0]  (
	.PAD(status_out[0]),
	.D(status_sig[0])
);
// @9:44
  OUTBUF \status_out_obuf[1]  (
	.PAD(status_out[1]),
	.D(i2c_int_d)
);
// @9:45
  OUTBUF i2c_int_obuf (
	.PAD(i2c_int),
	.D(i2c_int_d)
);
// @9:49
  OUTBUF SDAO_obuf (
	.PAD(SDAO),
	.D(GND)
);
// @9:50
  OUTBUF SDAE_obuf (
	.PAD(SDAE),
	.D(SDAO_sig_i)
);
// @9:53
  OUTBUF SCLO_obuf (
	.PAD(SCLO),
	.D(GND)
);
// @9:54
  OUTBUF SCLE_obuf (
	.PAD(SCLE),
	.D(SCLO_sig_i)
);
// @9:201
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3  (
	.FCO(i2c_clk_cnt_cry_cy),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3_Y ),
	.B(i2c_int_d),
	.C(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [7]),
	.D(status_sig[0]),
	.A(VCC),
	.FCI(VCC)
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_RNI7TR3 .INIT=20'h4C800;
// @9:201
  ARI1 \i2c_clk_cnt_RNIHIS8[0]  (
	.FCO(i2c_clk_cnt_cry[0]),
	.S(i2c_clk_cnt_s[0]),
	.Y(i2c_clk_cnt_RNIHIS8_Y[0]),
	.B(i2c_clk_cnt[0]),
	.C(status_sig[0]),
	.D(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [7]),
	.A(i2c_int_d),
	.FCI(i2c_clk_cnt_cry_cy)
);
defparam \i2c_clk_cnt_RNIHIS8[0] .INIT=20'h4A080;
// @9:201
  ARI1 \i2c_clk_cnt_RNI04LE[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_RNI04LE_Y[1]),
	.B(i2c_clk_cnt[1]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[0])
);
defparam \i2c_clk_cnt_RNI04LE[1] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIGMDK[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_RNIGMDK_Y[2]),
	.B(i2c_clk_cnt[2]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_RNIGMDK[2] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNI1A6Q[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_RNI1A6Q_Y[3]),
	.B(i2c_clk_cnt[3]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_RNI1A6Q[3] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIJUUV[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_RNIJUUV_Y[4]),
	.B(i2c_clk_cnt[4]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_RNIJUUV[4] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNI6KN51[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_RNI6KN51_Y[5]),
	.B(i2c_clk_cnt[5]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_RNI6KN51[5] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIQAGB1[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_RNIQAGB1_Y[6]),
	.B(i2c_clk_cnt[6]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_RNIQAGB1[6] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIF29H1[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_RNIF29H1_Y[7]),
	.B(i2c_clk_cnt[7]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_RNIF29H1[7] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNI5R1N1[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_RNI5R1N1_Y[8]),
	.B(i2c_clk_cnt[8]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_RNI5R1N1[8] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNISKQS1[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_RNISKQS1_Y[9]),
	.B(i2c_clk_cnt[9]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_RNISKQS1[9] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIRUA72[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_RNIRUA72_Y[10]),
	.B(i2c_clk_cnt[10]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_RNIRUA72[10] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIR9RH2[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_RNIR9RH2_Y[11]),
	.B(i2c_clk_cnt[11]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_RNIR9RH2[11] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNISLBS2[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_RNISLBS2_Y[12]),
	.B(i2c_clk_cnt[12]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_RNISLBS2[12] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNIU2S63[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_RNIU2S63_Y[13]),
	.B(i2c_clk_cnt[13]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_RNIU2S63[13] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNO[15]  (
	.FCO(i2c_clk_cnt_RNO_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_RNO_Y[15]),
	.B(i2c_clk_cnt[15]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_RNO[15] .INIT=20'h42200;
// @9:201
  ARI1 \i2c_clk_cnt_RNI1HCH3[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_RNI1HCH3_Y[14]),
	.B(i2c_clk_cnt[14]),
	.C(un1_status_sig_3_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_RNI1HCH3[14] .INIT=20'h42200;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [0]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1_Y ),
	.B(clk_div_in_c[2]),
	.C(clk_div_in_c[3]),
	.D(i2c_clk_cnt[0]),
	.A(i2c_clk_cnt[1]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_1 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [1]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9_Y ),
	.B(clk_div_in_c[4]),
	.C(clk_div_in_c[5]),
	.D(i2c_clk_cnt[2]),
	.A(i2c_clk_cnt[3]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [0])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_9 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [2]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15_Y ),
	.B(clk_div_in_c[6]),
	.C(clk_div_in_c[7]),
	.D(i2c_clk_cnt[4]),
	.A(i2c_clk_cnt[5]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [1])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_15 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [3]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27_Y ),
	.B(clk_div_in_c[8]),
	.C(clk_div_in_c[9]),
	.D(i2c_clk_cnt[6]),
	.A(i2c_clk_cnt[7]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [2])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_27 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [4]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45_Y ),
	.B(clk_div_in_c[10]),
	.C(clk_div_in_c[11]),
	.D(i2c_clk_cnt[8]),
	.A(i2c_clk_cnt[9]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [3])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_45 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [5]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33_Y ),
	.B(clk_div_in_c[12]),
	.C(clk_div_in_c[13]),
	.D(i2c_clk_cnt[10]),
	.A(i2c_clk_cnt[11]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [4])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_33 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [6]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39_Y ),
	.B(clk_div_in_c[14]),
	.C(clk_div_in_c[15]),
	.D(i2c_clk_cnt[12]),
	.A(i2c_clk_cnt[13]),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [5])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_39 .INIT=20'h68421;
// @9:208
  ARI1 \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21  (
	.FCO(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [7]),
	.S(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_S ),
	.Y(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21_Y ),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(GND),
	.A(VCC),
	.FCI(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [6])
);
defparam \p_i2c_clock_gen.un5_i2c_clk_cnt_0_I_21 .INIT=20'h61100;
  ARI1 un15_bit_to_sda_7_2_1_wmux_3 (
	.FCO(un15_bit_to_sda_7_2_1_wmux_3_FCO),
	.S(un15_bit_to_sda_7_2_1_wmux_3_S),
	.Y(N_398),
	.B(un15_bit_to_sda_7_2_1_0_y1),
	.C(bit_counter[0]),
	.D(VCC),
	.A(un15_bit_to_sda_7_2_1_0_y3),
	.FCI(un15_bit_to_sda_7_2_1_co1_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 un15_bit_to_sda_7_2_1_wmux_2 (
	.FCO(un15_bit_to_sda_7_2_1_co1_0),
	.S(un15_bit_to_sda_7_2_1_wmux_2_S),
	.Y(un15_bit_to_sda_7_2_1_0_y3),
	.B(bit_counter[1]),
	.C(data_in_c[3]),
	.D(data_in_c[7]),
	.A(un15_bit_to_sda_7_2_1_y0_0),
	.FCI(un15_bit_to_sda_7_2_1_co0_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_2.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_wmux_1 (
	.FCO(un15_bit_to_sda_7_2_1_co0_0),
	.S(un15_bit_to_sda_7_2_1_wmux_1_S),
	.Y(un15_bit_to_sda_7_2_1_y0_0),
	.B(bit_counter[1]),
	.C(data_in_c[1]),
	.D(data_in_c[5]),
	.A(bit_counter[2]),
	.FCI(un15_bit_to_sda_7_2_1_0_co1)
);
defparam un15_bit_to_sda_7_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_7_2_1_wmux_0 (
	.FCO(un15_bit_to_sda_7_2_1_0_co1),
	.S(un15_bit_to_sda_7_2_1_wmux_0_S),
	.Y(un15_bit_to_sda_7_2_1_0_y1),
	.B(bit_counter[1]),
	.C(data_in_c[2]),
	.D(data_in_c[6]),
	.A(un15_bit_to_sda_7_2_1_0_y0),
	.FCI(un15_bit_to_sda_7_2_1_0_co0)
);
defparam un15_bit_to_sda_7_2_1_wmux_0.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_0_wmux (
	.FCO(un15_bit_to_sda_7_2_1_0_co0),
	.S(un15_bit_to_sda_7_2_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_2_1_0_y0),
	.B(bit_counter[1]),
	.C(data_in_c[0]),
	.D(data_in_c[4]),
	.A(bit_counter[2]),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_2_1_0_wmux.INIT=20'h0FA44;
// @9:226
  CFG3 \i2c_state_cur_ns_o2[0]  (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.C(N_151),
	.Y(N_170)
);
defparam \i2c_state_cur_ns_o2[0] .INIT=8'hFE;
// @9:237
  CFG2 SCLO_sig_1_0_a2_1 (
	.A(i2c_state_cur[3]),
	.B(i2c_state_cur[7]),
	.Y(SCLO_sig_1_0_a2_1_Z)
);
defparam SCLO_sig_1_0_a2_1.INIT=4'h1;
// @9:226
  CFG2 \status_sig_ns_0_a3_0[1]  (
	.A(i2c_state_cur[16]),
	.B(i2c_state_cur[8]),
	.Y(status_sig_ns_0_a3_0[1])
);
defparam \status_sig_ns_0_a3_0[1] .INIT=4'h4;
// @9:226
  CFG2 \status_sig_ns_0_a4_1_3[1]  (
	.A(i2c_state_cur[16]),
	.B(instruct_Z[2]),
	.Y(N_308_3)
);
defparam \status_sig_ns_0_a4_1_3[1] .INIT=4'h8;
// @9:226
  CFG2 \status_sig_ns_i_o4_0[0]  (
	.A(\p_i2c_data_state_machine.un20_i2c_state_cur_Z ),
	.B(i2c_state_cur[16]),
	.Y(N_305)
);
defparam \status_sig_ns_i_o4_0[0] .INIT=4'h7;
// @9:240
  CFG2 \p_i2c_data_state_machine.un5_i2c_state_cur_0_a2  (
	.A(instruct_Z[1]),
	.B(instruct_Z[2]),
	.Y(\p_i2c_data_state_machine.un5_i2c_state_cur )
);
defparam \p_i2c_data_state_machine.un5_i2c_state_cur_0_a2 .INIT=4'h4;
// @9:292
  CFG2 un1_i2c_state_cur_7_0_o2 (
	.A(i2c_state_cur[8]),
	.B(i2c_state_cur[0]),
	.Y(N_151)
);
defparam un1_i2c_state_cur_7_0_o2.INIT=4'hE;
// @9:289
  CFG2 \p_i2c_data_state_machine.un10_i2c_clk_pulse  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.Y(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z )
);
defparam \p_i2c_data_state_machine.un10_i2c_clk_pulse .INIT=4'h2;
// @9:237
  CFG2 SCLO_sig_1_0_o2 (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.Y(N_373)
);
defparam SCLO_sig_1_0_o2.INIT=4'hE;
// @9:262
  CFG2 \p_i2c_data_state_machine.un20_i2c_state_cur  (
	.A(initiate_last_Z),
	.B(initiate_c),
	.Y(\p_i2c_data_state_machine.un20_i2c_state_cur_Z )
);
defparam \p_i2c_data_state_machine.un20_i2c_state_cur .INIT=4'h4;
// @9:292
  CFG4 un1_i2c_state_cur_7_0_a2_2 (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[6]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[1]),
	.Y(un1_i2c_state_cur_7_0_a2_2_Z)
);
defparam un1_i2c_state_cur_7_0_a2_2.INIT=16'h0001;
// @9:226
  CFG4 \i2c_state_cur_ns_a2_2[0]  (
	.A(instruct_Z[2]),
	.B(instruct_Z[1]),
	.C(instruct_Z[0]),
	.D(i2c_state_cur[16]),
	.Y(N_184)
);
defparam \i2c_state_cur_ns_a2_2[0] .INIT=16'h0100;
// @9:226
  CFG4 \status_sig_ns_0_a4_1_1_0[1]  (
	.A(bit_counter[2]),
	.B(did_ack_Z),
	.C(bit_counter[1]),
	.D(bit_counter[0]),
	.Y(N_308_1_0)
);
defparam \status_sig_ns_0_a4_1_1_0[1] .INIT=16'h8000;
// @9:242
  CFG3 did_ack_0_sqmuxa (
	.A(did_ack_Z),
	.B(un14_bit_to_sda_i[7]),
	.C(\p_i2c_data_state_machine.un5_i2c_state_cur ),
	.Y(did_ack_0_sqmuxa_Z)
);
defparam did_ack_0_sqmuxa.INIT=8'h40;
// @9:292
  CFG4 un1_i2c_state_cur_3_i_a2 (
	.A(i2c_state_cur[0]),
	.B(i2c_state_cur[3]),
	.C(i2c_state_cur[2]),
	.D(i2c_state_cur[1]),
	.Y(N_175)
);
defparam un1_i2c_state_cur_3_i_a2.INIT=16'h0001;
// @9:238
  CFG3 bit_counter_0_sqmuxa_0 (
	.A(status_sig[0]),
	.B(i2c_state_cur[16]),
	.C(\p_i2c_data_state_machine.un5_i2c_state_cur ),
	.Y(bit_counter_1_sqmuxa)
);
defparam bit_counter_0_sqmuxa_0.INIT=8'h80;
// @9:375
  CFG3 un14_bit_to_sda_7 (
	.A(bit_counter[1]),
	.B(bit_counter[2]),
	.C(bit_counter[0]),
	.Y(un14_bit_to_sda_i[7])
);
defparam un14_bit_to_sda_7.INIT=8'h80;
// @9:238
  CFG3 bit_counter_3_sqmuxa_0_a2 (
	.A(\p_i2c_data_state_machine.un20_i2c_state_cur_Z ),
	.B(status_sig[0]),
	.C(i2c_state_cur[16]),
	.Y(bit_counter_3_sqmuxa)
);
defparam bit_counter_3_sqmuxa_0_a2.INIT=8'h20;
// @9:201
  CFG3 un1_status_sig_3 (
	.A(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [7]),
	.B(status_sig[0]),
	.C(i2c_int_d),
	.Y(un1_status_sig_3_Z)
);
defparam un1_status_sig_3.INIT=8'h57;
// @9:226
  CFG4 \i2c_state_cur_ns_i_0[9]  (
	.A(instruct_Z[0]),
	.B(instruct_Z[1]),
	.C(i2c_state_cur[16]),
	.D(i2c_state_cur[7]),
	.Y(i2c_state_cur_ns_i_0[9])
);
defparam \i2c_state_cur_ns_i_0[9] .INIT=16'h707F;
// @9:226
  CFG4 \i2c_state_cur_ns_i_0[5]  (
	.A(instruct_Z[0]),
	.B(instruct_Z[1]),
	.C(i2c_state_cur[16]),
	.D(i2c_state_cur[11]),
	.Y(i2c_state_cur_ns_i_0[5])
);
defparam \i2c_state_cur_ns_i_0[5] .INIT=16'hB0BF;
// @9:226
  CFG4 \i2c_state_cur_ns_i_0[1]  (
	.A(instruct_Z[0]),
	.B(instruct_Z[1]),
	.C(i2c_state_cur[16]),
	.D(i2c_state_cur[15]),
	.Y(i2c_state_cur_ns_i_0[1])
);
defparam \i2c_state_cur_ns_i_0[1] .INIT=16'hD0DF;
// @9:226
  CFG4 un1_i2c_clk_pulse_3_0_m2 (
	.A(i2c_state_cur[16]),
	.B(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.C(status_sig[0]),
	.D(i2c_int_d),
	.Y(un1_i2c_clk_pulse_3_0_m2_Z)
);
defparam un1_i2c_clk_pulse_3_0_m2.INIT=16'h444E;
// @9:226
  CFG4 \status_sig_ns_0_a4_1_2[1]  (
	.A(status_sig[0]),
	.B(N_308_3),
	.C(instruct_Z[1]),
	.D(instruct_Z[0]),
	.Y(status_sig_ns_0_a4_1_2[1])
);
defparam \status_sig_ns_0_a4_1_2[1] .INIT=16'h0008;
// @9:226
  CFG4 \status_sig_ns_0_a4_0[1]  (
	.A(N_373),
	.B(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.C(i2c_state_cur[8]),
	.D(i2c_state_cur[16]),
	.Y(N_310)
);
defparam \status_sig_ns_0_a4_0[1] .INIT=16'h0008;
// @9:237
  CFG4 SCLO_sig_1_0_a2 (
	.A(i2c_state_cur[11]),
	.B(i2c_state_cur[0]),
	.C(SCLO_sig_1_0_a2_1_Z),
	.D(N_373),
	.Y(SCLO_sig_1)
);
defparam SCLO_sig_1_0_a2.INIT=16'h0010;
// @9:226
  CFG4 \status_sig_ns_0_a4[1]  (
	.A(status_sig_ns_0_a3_0[1]),
	.B(i2c_int_d),
	.C(N_305),
	.D(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.Y(N_309)
);
defparam \status_sig_ns_0_a4[1] .INIT=16'h40C0;
// @9:226
  CFG4 \status_sig_ns_i_a4_1[0]  (
	.A(instruct_Z[1]),
	.B(status_sig[0]),
	.C(N_308_1_0),
	.D(N_308_3),
	.Y(N_308)
);
defparam \status_sig_ns_i_a4_1[0] .INIT=16'h4000;
// @9:376
  CFG4 bit_to_SDA_0_sqmuxa (
	.A(\p_i2c_data_state_machine.un5_i2c_state_cur ),
	.B(instruct_Z[0]),
	.C(did_ack_Z),
	.D(N_175),
	.Y(bit_to_SDA_0_sqmuxa_Z)
);
defparam bit_to_SDA_0_sqmuxa.INIT=16'h0002;
// @9:292
  CFG4 un1_i2c_state_cur_7_0_a2 (
	.A(un1_i2c_state_cur_7_0_a2_2_Z),
	.B(N_151),
	.C(i2c_state_cur[7]),
	.D(i2c_state_cur[16]),
	.Y(N_178_i)
);
defparam un1_i2c_state_cur_7_0_a2.INIT=16'h0002;
// @9:226
  CFG4 \i2c_state_cur_ns_0[0]  (
	.A(i2c_state_cur[16]),
	.B(\p_i2c_data_state_machine.un20_i2c_state_cur_Z ),
	.C(status_sig[0]),
	.D(i2c_int_d),
	.Y(i2c_state_cur_ns_0[0])
);
defparam \i2c_state_cur_ns_0[0] .INIT=16'h22A2;
// @9:226
  CFG4 \status_sig_ns_i_a4_0[0]  (
	.A(N_373),
	.B(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.C(i2c_state_cur[8]),
	.D(i2c_state_cur[16]),
	.Y(N_307)
);
defparam \status_sig_ns_i_a4_0[0] .INIT=16'h00C8;
// @9:226
  CFG3 state_handshake_RNO (
	.A(i2c_clk_pulse_Z),
	.B(i2c_state_cur[16]),
	.C(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.Y(un1_i2c_state_cur_10_i)
);
defparam state_handshake_RNO.INIT=8'h31;
// @9:226
  CFG4 \p_i2c_data_state_machine.SDAO_sig_5_iv_i  (
	.A(bit_to_SDA_0_sqmuxa_Z),
	.B(N_398),
	.C(N_178_i),
	.D(bit_to_SDA_2_sqmuxa_Z),
	.Y(\p_i2c_data_state_machine.SDAO_sig_5_iv_i_Z )
);
defparam \p_i2c_data_state_machine.SDAO_sig_5_iv_i .INIT=16'h000D;
// @9:376
  CFG4 bit_to_SDA_2_sqmuxa (
	.A(\p_i2c_data_state_machine.un5_i2c_state_cur ),
	.B(instruct_Z[0]),
	.C(did_ack_Z),
	.D(N_175),
	.Y(bit_to_SDA_2_sqmuxa_Z)
);
defparam bit_to_SDA_2_sqmuxa.INIT=16'h007D;
// @9:226
  CFG3 \i2c_state_cur_ns_i_o2[13]  (
	.A(i2c_state_cur_ns_0[0]),
	.B(i2c_state_cur[16]),
	.C(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.Y(N_148)
);
defparam \i2c_state_cur_ns_i_o2[13] .INIT=8'hBA;
// @9:252
  CFG3 \p_i2c_data_state_machine.bit_counter_7_f0_RNO[1]  (
	.A(bit_counter[0]),
	.B(bit_counter[1]),
	.C(bit_counter_1_sqmuxa),
	.Y(N_3)
);
defparam \p_i2c_data_state_machine.bit_counter_7_f0_RNO[1] .INIT=8'h6C;
// @9:197
  CFG4 i2c_clk_pulse_2_sqmuxa_i (
	.A(state_handshake_Z),
	.B(status_sig[0]),
	.C(i2c_int_d),
	.D(\p_i2c_clock_gen.un5_i2c_clk_cnt_0_data_tmp [7]),
	.Y(i2c_clk_pulse_2_sqmuxa_i_Z)
);
defparam i2c_clk_pulse_2_sqmuxa_i.INIT=16'hABFF;
// @9:226
  CFG4 \p_i2c_data_state_machine.did_ack_5_iv_i  (
	.A(\p_i2c_data_state_machine.un20_i2c_state_cur_Z ),
	.B(did_ack_0_sqmuxa_Z),
	.C(did_ack_Z),
	.D(status_sig[0]),
	.Y(\p_i2c_data_state_machine.did_ack_5_iv_i_Z )
);
defparam \p_i2c_data_state_machine.did_ack_5_iv_i .INIT=16'hFC50;
// @9:226
  CFG4 \i2c_state_cur_ns[0]  (
	.A(N_184),
	.B(\p_i2c_data_state_machine.un10_i2c_clk_pulse_Z ),
	.C(N_170),
	.D(i2c_state_cur_ns_0[0]),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns[0] .INIT=16'hFFEA;
// @9:252
  CFG4 \p_i2c_data_state_machine.bit_counter_7_f0_RNO[2]  (
	.A(bit_counter[0]),
	.B(bit_counter[2]),
	.C(bit_counter_1_sqmuxa),
	.D(bit_counter[1]),
	.Y(N_4)
);
defparam \p_i2c_data_state_machine.bit_counter_7_f0_RNO[2] .INIT=16'h6CCC;
// @9:237
  CFG4 \p_i2c_data_state_machine.bit_counter_7_f0[0]  (
	.A(bit_counter_3_sqmuxa),
	.B(bit_counter_1_sqmuxa),
	.C(bit_counter[0]),
	.D(un14_bit_to_sda_i[7]),
	.Y(\p_i2c_data_state_machine.bit_counter_7 [0])
);
defparam \p_i2c_data_state_machine.bit_counter_7_f0[0] .INIT=16'h5414;
// @9:226
  CFG4 \status_sig_ns_0[1]  (
	.A(N_308_1_0),
	.B(N_310),
	.C(N_309),
	.D(status_sig_ns_0_a4_1_2[1]),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_0[1] .INIT=16'hFEFC;
// @9:237
  CFG4 \p_i2c_data_state_machine.bit_counter_7_f0[1]  (
	.A(un14_bit_to_sda_i[7]),
	.B(bit_counter_3_sqmuxa),
	.C(bit_counter_1_sqmuxa),
	.D(N_3),
	.Y(\p_i2c_data_state_machine.bit_counter_7 [1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_f0[1] .INIT=16'h3320;
// @9:226
  CFG4 \i2c_state_cur_RNO[3]  (
	.A(instruct_Z[2]),
	.B(i2c_state_cur[3]),
	.C(i2c_state_cur[16]),
	.D(N_148),
	.Y(N_137_i)
);
defparam \i2c_state_cur_RNO[3] .INIT=16'h00AC;
// @9:226
  CFG4 \status_sig_RNO[0]  (
	.A(N_307),
	.B(N_308),
	.C(status_sig[0]),
	.D(N_305),
	.Y(N_299_i)
);
defparam \status_sig_RNO[0] .INIT=16'h1011;
// @9:237
  CFG4 \p_i2c_data_state_machine.bit_counter_7_f0[2]  (
	.A(un14_bit_to_sda_i[7]),
	.B(bit_counter_3_sqmuxa),
	.C(bit_counter_1_sqmuxa),
	.D(N_4),
	.Y(\p_i2c_data_state_machine.bit_counter_7 [2])
);
defparam \p_i2c_data_state_machine.bit_counter_7_f0[2] .INIT=16'h3320;
// @9:226
  CFG3 \i2c_state_cur_RNO[15]  (
	.A(i2c_state_cur_ns_i_0[1]),
	.B(N_308_3),
	.C(N_148),
	.Y(N_113_i)
);
defparam \i2c_state_cur_RNO[15] .INIT=8'h01;
// @9:226
  CFG3 \i2c_state_cur_RNO[7]  (
	.A(i2c_state_cur_ns_i_0[9]),
	.B(N_308_3),
	.C(N_148),
	.Y(N_129_i)
);
defparam \i2c_state_cur_RNO[7] .INIT=8'h01;
// @9:226
  CFG3 \i2c_state_cur_RNO[11]  (
	.A(i2c_state_cur_ns_i_0[5]),
	.B(N_308_3),
	.C(N_148),
	.Y(N_121_i)
);
defparam \i2c_state_cur_RNO[11] .INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core2 */

