#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 20 15:30:48 2022
# Process ID: 14676
# Current directory: C:/SSTU Dosyalar/project_experiment1_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1580 C:\SSTU Dosyalar\project_experiment1_V2\project_experiment1_V2.xpr
# Log file: C:/SSTU Dosyalar/project_experiment1_V2/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment1_V2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1100.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.422 ; gain = 321.930
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim/Top_Module_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim/Top_Module_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim/Top_Module_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim/Top_Module_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Top_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim/Top_Module_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXNOR
INFO: [VRFC 10-311] analyzing module EXOR
INFO: [VRFC 10-311] analyzing module TOP_Module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.srcs/sim_1/new/TOP_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim'
"xelab -wto e324ec3e78324e8386a6abd0cb49dbb8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_Module_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e324ec3e78324e8386a6abd0cb49dbb8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_Module_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Top_Module_tb_time_synth.sdf", for root module "Top_Module_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Top_Module_tb_time_synth.sdf", for root module "Top_Module_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.EXNOR
Compiling module xil_defaultlib.EXOR
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.TOP_Module
Compiling module xil_defaultlib.Top_Module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Module_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Module_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Top_Module_tb} -tclbatch {Top_Module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/SSTU Dosyalar/project_experiment1_V2/project_experiment1_V2.srcs/sim_1/new/TOP_Module_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Module_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1698.637 ; gain = 789.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 15:38:22 2022...
