<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  No Fit Report
Design Name: RAMCtrl                             Date: 12-30-2017,  1:34AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_IRQ'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:FALLING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal ROM_OE to allow all signals assigned to this function block to be
   placed.
ERROR:Cpld:899 - Cannot place pin assigned signal IDE_A<1> in its specified
   location. Too many function block product terms required.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
67 /144 ( 47%) 465 /720  ( 65%) 298/432 ( 69%)   40 /144 ( 28%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          12/18       45/54       50/90      10/11
FB2           3/18       22/54       41/90      10/10*
FB3           8/18       35/54       83/90       7/10
FB4           9/18       28/54       51/90      10/10*
FB5           6/18       41/54       41/90       5/10
FB6           6/18       44/54       86/90       9/10
FB7           7/18       41/54       65/90       9/10
FB8          16/18       42/54       48/90       7/10
             -----       -----       -----      -----    
             67/144     298/432     465/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    61      73
Output        :   27          27    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 67 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                            19    26    FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                            2     3     FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                            1     1     FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                             4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                             3     5     FB1_8   15   I/O     O       STD  FAST 
ROM_OE                              1     1     FB1_9   16   I/O     O       STD  FAST 
BYTE<3>                             2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                             2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                                9     27    FB1_15  20   I/O     I/O     STD  FAST RESET
IDE_DIR                             21    21    FB2_6   2    GTS/I/O O       STD  FAST RESET
ROM_WE                              0     0     FB2_12  7    I/O     O       STD  FAST 
ROM_EN                              20    21    FB2_14  8    I/O     O       STD  FAST RESET
D<2>                                10    27    FB3_6   25   I/O     I/O     STD  FAST RESET
D<0>                                11    27    FB3_9   28   I/O     I/O     STD  FAST RESET
D<1>                                11    27    FB3_11  29   I/O     I/O     STD  FAST RESET
WE<0>                               8     17    FB3_12  30   I/O     O       STD  FAST 
OE<0>                               8     17    FB3_14  32   I/O     O       STD  FAST 
WE<1>                               8     17    FB3_15  33   I/O     O       STD  FAST 
OE<1>                               8     17    FB3_17  34   I/O     O       STD  FAST 
STERM                               2     2     FB4_6   90   I/O     O       STD  FAST RESET
IDE_CS<0>                           1     1     FB4_8   91   I/O     O       STD  FAST 
IDE_CS<1>                           1     1     FB4_9   92   I/O     O       STD  FAST 
IDE_A<0>                            1     1     FB4_11  93   I/O     O       STD  FAST 
IDE_A<2>                            1     1     FB4_12  94   I/O     O       STD  FAST 
IDE_A<1>                            1     1     FB4_14  95   I/O     O       STD  FAST 
IDE_R                               21    21    FB4_15  96   I/O     O       STD  FAST RESET
IDE_W                               2     3     FB4_17  97   I/O     O       STD  FAST RESET
IO4                                 1     1     FB5_9   40   I/O     O       STD  FAST 
IO5                                 1     1     FB5_11  41   I/O     O       STD  FAST 
INT2                                0     0     FB5_12  42   I/O     O       STD  FAST 
CIIN                                18    22    FB5_17  49   I/O     O       STD  FAST SET

** 36 Buried Nodes **

Signal                              Total Total Loc     Pwr  Reg Init
Name                                Pts   Inps          Mode State
AUTO_CONFIG_DONE<1>                 2     4     FB1_14  STD  RESET
AUTO_CONFIG_DONE<0>                 2     4     FB1_16  STD  RESET
AUTO_CONFIG_CYCLE                   3     20    FB1_17  STD  RESET
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST  19    26    FB3_3   STD  
ROM_OE_S210                         21    21    FB4_3   STD  
IDE_DSACK<0>                        19    19    FB5_2   STD  RESET
AUTO_CONFIG_D0                      2     19    FB5_15  STD  RESET
DSACK_16BIT                         22    23    FB6_3   STD  RESET
IDE_BASEADR<4>                      2     28    FB6_5   STD  RESET
IDE_BASEADR<0>                      2     28    FB6_6   STD  RESET
IDE_DSACK<3>                        20    20    FB6_9   STD  RESET
IDE_DSACK<2>                        20    20    FB6_13  STD  RESET
IDE_DSACK<1>                        20    20    FB6_17  STD  RESET
ROM_OE_BUFR                         21    21    FB7_3   STD  RESET
$OpTx$$OpTx$FX_DC$36_INV$345        1     8     FB7_6   STD  
$OpTx$DEC_IDE_W_S$1                 2     3     FB7_7   STD  
IDE_CYCLE                           19    20    FB7_9   STD  RESET
nAS_D0                              1     1     FB7_11  STD  RESET
$OpTx$INV$21                        18    18    FB7_16  STD  
BASEADR_4MB<1>                      3     28    FB7_18  STD  RESET
$OpTx$DEC_IDE_W_S$0                 19    19    FB8_1   STD  
SHUT_UP<1>                          1     27    FB8_3   STD  RESET
SHUT_UP<0>                          1     26    FB8_4   STD  RESET
IDE_BASEADR<7>                      2     28    FB8_5   STD  RESET
IDE_BASEADR<6>                      2     28    FB8_6   STD  RESET
IDE_BASEADR<5>                      2     28    FB8_7   STD  RESET
IDE_BASEADR<3>                      2     28    FB8_8   STD  RESET
IDE_BASEADR<2>                      2     28    FB8_9   STD  RESET
IDE_BASEADR<1>                      2     28    FB8_10  STD  RESET
BASEADR_4MB<0>                      2     27    FB8_11  STD  RESET
BASEADR<2>                          2     27    FB8_12  STD  RESET
BASEADR<1>                          2     27    FB8_13  STD  RESET
BASEADR<0>                          2     27    FB8_14  STD  RESET
AUTO_CONFIG_DONE_CYCLE<1>           2     27    FB8_15  STD  RESET
AUTO_CONFIG_DONE_CYCLE<0>           2     26    FB8_16  STD  RESET
BASEADR_4MB<2>                      3     29    FB8_17  STD  RESET

** 36 Inputs **

Signal                              Loc     Pin  Pin     Pin     
Name                                        No.  Type    Use     
clk                                 FB1_17  22   GCK/I/O GCK
reset                               FB2_2   99   GSR/I/O GSR
nAS                                 FB2_5   1    GTS/I/O I
A<25>                               FB2_8   3    GTS/I/O I
SIZ<1>                              FB2_9   4    GTS/I/O I
SIZ<0>                              FB2_11  6    I/O     I
nDS                                 FB2_15  9    I/O     I
RW                                  FB2_17  10   I/O     I
A<31>                               FB4_2   87   I/O     I
A<30>                               FB4_5   89   I/O     I
IDE_WAIT                            FB5_8   39   I/O     I
A<18>                               FB6_2   74   I/O     I
A<23>                               FB6_5   76   I/O     I
A<22>                               FB6_6   77   I/O     I
A<21>                               FB6_8   78   I/O     I
A<26>                               FB6_9   79   I/O     I
A<24>                               FB6_12  81   I/O     I
A<29>                               FB6_14  82   I/O     I
A<27>                               FB6_15  85   I/O     I
A<28>                               FB6_17  86   I/O     I
A<2>                                FB7_2   50   I/O     I
A<1>                                FB7_5   52   I/O     I
A<0>                                FB7_6   53   I/O     I
A<5>                                FB7_8   54   I/O     I
A<4>                                FB7_9   55   I/O     I
A<3>                                FB7_11  56   I/O     I
A<19>                               FB7_14  59   I/O     I
A<6>                                FB7_15  60   I/O     I
A<11>                               FB7_17  61   I/O     I
A<10>                               FB8_2   63   I/O     I
A<9>                                FB8_5   64   I/O     I
A<13>                               FB8_8   66   I/O     I
A<12>                               FB8_9   67   I/O     I
A<16>                               FB8_11  68   I/O     I
A<17>                               FB8_14  71   I/O     I
A<20>                               FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               45/9
Number of signals used by logic mapping into function block:  45
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             19      14<-   0   0     FB1_2   11    I/O     O
DSACK<1>              2       0   /\3   0     FB1_3   12    I/O     O
(unused)              0       0     0   5     FB1_4         (b)     
DSACK<0>              1       0     0   4     FB1_5   13    I/O     O
BYTE<0>               4       0     0   1     FB1_6   14    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
BYTE<1>               3       0     0   2     FB1_8   15    I/O     O
ROM_OE                1       0     0   4     FB1_9   16    I/O     O
(unused)              0       0     0   5     FB1_10        (b)     
BYTE<3>               2       0     0   3     FB1_11  17    I/O     O
BYTE<2>               2       0     0   3     FB1_12  18    I/O     O
(unused)              0       0     0   5     FB1_13        (b)     
AUTO_CONFIG_DONE<1>   2       0   \/2   1     FB1_14  19    I/O     (b)
D<3>                  9       4<-   0   0     FB1_15  20    I/O     I/O
AUTO_CONFIG_DONE<0>   2       0   /\2   1     FB1_16        (b)     (b)
AUTO_CONFIG_CYCLE     3       0   \/1   1     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$21               16: A<22>             31: BASEADR<2> 
  2: AUTO_CONFIG_CYCLE          17: A<23>             32: BASEADR_4MB<0> 
  3: AUTO_CONFIG_D0             18: A<24>             33: BASEADR_4MB<1> 
  4: AUTO_CONFIG_DONE<0>        19: A<25>             34: BASEADR_4MB<2> 
  5: AUTO_CONFIG_DONE<1>        20: A<26>             35: DSACK_16BIT 
  6: AUTO_CONFIG_DONE_CYCLE<0>  21: A<27>             36: INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST 
  7: AUTO_CONFIG_DONE_CYCLE<1>  22: A<28>             37: A<2> 
  8: A<0>                       23: A<29>             38: A<3> 
  9: A<16>                      24: A<30>             39: ROM_OE_BUFR 
 10: A<17>                      25: A<31>             40: RW 
 11: A<18>                      26: A<4>              41: SHUT_UP<0> 
 12: A<19>                      27: A<5>              42: SIZ<0> 
 13: A<1>                       28: A<6>              43: SIZ<1> 
 14: A<20>                      29: BASEADR<0>        44: nAS_D0 
 15: A<21>                      30: BASEADR<1>        45: nAS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             X..XX...XXXX.XXXXXXXXXXXX...XXXXXX......X......... 26
DSACK<1>             ..X...............................XX.............. 3
DSACK<0>             ...................................X.............. 1
BYTE<0>              .......X....X..........................X.XX....... 5
BYTE<1>              .......X....X..........................X.XX....... 5
ROM_OE               ......................................X........... 1
BYTE<3>              .......X....X..........................X.......... 3
BYTE<2>              .......X....X..........................X.XX....... 5
AUTO_CONFIG_DONE<1>  ..X...X....................................XX..... 4
D<3>                 .X.XX...XXXXXXXXXXXXXXXXXXXX........XX.X....X..... 27
AUTO_CONFIG_DONE<0>  ..X..X.....................................XX..... 4
AUTO_CONFIG_CYCLE    .X.XX...XXXX.XXXXXXXXXXXX...................X..... 20
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0   \/3   2     FB2_4         (b)     (b)
(unused)              0       0   \/5   0     FB2_5   1     GTS/I/O I
IDE_DIR              21      16<-   0   0     FB2_6   2     GTS/I/O O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   /\3   2     FB2_8   3     GTS/I/O I
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
ROM_WE                0       0   \/2   3     FB2_12  7     I/O     O
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
ROM_EN               20      15<-   0   0     FB2_14  8     I/O     O
(unused)              0       0   /\5   0     FB2_15  9     I/O     I
(unused)              0       0   /\3   2     FB2_16        (b)     (b)
(unused)              0       0     0   5     FB2_17  10    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345   9: A<23>             16: IDE_BASEADR<6> 
  2: A<16>                         10: IDE_BASEADR<0>    17: IDE_BASEADR<7> 
  3: A<17>                         11: IDE_BASEADR<1>    18: ROM_EN 
  4: A<18>                         12: IDE_BASEADR<2>    19: ROM_OE_S210 
  5: A<19>                         13: IDE_BASEADR<3>    20: RW 
  6: A<20>                         14: IDE_BASEADR<4>    21: SHUT_UP<1> 
  7: A<21>                         15: IDE_BASEADR<5>    22: nAS 
  8: A<22>                        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_DIR              XXXXXXXXXXXXXXXXXX.XXX.................. 21
ROM_WE               ........................................ 0
ROM_EN               XXXXXXXXXXXXXXXXXXX.XX.................. 21
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB3_1         (b)     (b)
(unused)              0       0   \/5   0     FB3_2   23    GCK/I/O (b)
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST
                     19      14<-   0   0     FB3_3         (b)     (b)
(unused)              0       0   /\5   0     FB3_4         (b)     (b)
(unused)              0       0   \/5   0     FB3_5   24    I/O     (b)
D<2>                 10       5<-   0   0     FB3_6   25    I/O     I/O
(unused)              0       0   \/1   4     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O (b)
D<0>                 11       6<-   0   0     FB3_9   28    I/O     I/O
(unused)              0       0   \/5   0     FB3_10        (b)     (b)
D<1>                 11       6<-   0   0     FB3_11  29    I/O     I/O
WE<0>                 8       4<- /\1   0     FB3_12  30    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
OE<0>                 8       3<-   0   0     FB3_14  32    I/O     O
WE<1>                 8       6<- /\3   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
OE<1>                 8       4<- /\1   0     FB3_17  34    I/O     O
(unused)              0       0   /\4   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$21         13: A<23>             25: BASEADR<0> 
  2: AUTO_CONFIG_CYCLE    14: A<24>             26: BASEADR<1> 
  3: AUTO_CONFIG_DONE<0>  15: A<25>             27: BASEADR<2> 
  4: AUTO_CONFIG_DONE<1>  16: A<26>             28: BASEADR_4MB<0> 
  5: A<16>                17: A<27>             29: BASEADR_4MB<1> 
  6: A<17>                18: A<28>             30: BASEADR_4MB<2> 
  7: A<18>                19: A<29>             31: A<2> 
  8: A<19>                20: A<30>             32: A<3> 
  9: A<1>                 21: A<31>             33: RW 
 10: A<20>                22: A<4>              34: SHUT_UP<0> 
 11: A<21>                23: A<5>              35: nAS 
 12: A<22>                24: A<6>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST 
                     X.XXXXXX.XXXXXXXXXXXX...XXXXXX...X...... 26
D<2>                 .XXXXXXXXXXXXXXXXXXXXXXX......XXX.X..... 27
D<0>                 .XXXXXXXXXXXXXXXXXXXXXXX......XXX.X..... 27
D<1>                 .XXXXXXXXXXXXXXXXXXXXXXX......XXX.X..... 27
WE<0>                ..........XXXXXXXXXXX...XXX.....XXX..... 17
OE<0>                ..........XXXXXXXXXXX...XXX.....XXX..... 17
WE<1>                ..........XXXXXXXXXXX......XXX..XXX..... 17
OE<1>                ..........XXXXXXXXXXX......XXX..XXX..... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB4_1         (b)     (b)
(unused)              0       0   \/5   0     FB4_2   87    I/O     I
ROM_OE_S210          21      16<-   0   0     FB4_3         (b)     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
(unused)              0       0   /\1   4     FB4_5   89    I/O     I
STERM                 2       0     0   3     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
IDE_CS<0>             1       0     0   4     FB4_8   91    I/O     O
IDE_CS<1>             1       0     0   4     FB4_9   92    I/O     O
(unused)              0       0     0   5     FB4_10        (b)     
IDE_A<0>              1       0     0   4     FB4_11  93    I/O     O
IDE_A<2>              1       0     0   4     FB4_12  94    I/O     O
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
IDE_A<1>              1       0   \/5   -1    FB4_14  95    I/O     O
IDE_R                21      16<-   0   0     FB4_15  96    I/O     O
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
IDE_W                 2       0   /\1   2     FB4_17  97    I/O     O
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345  11: A<22>             20: IDE_BASEADR<3> 
  2: $OpTx$DEC_IDE_W_S$1           12: A<23>             21: IDE_BASEADR<4> 
  3: A<12>                         13: CIIN              22: IDE_BASEADR<5> 
  4: A<13>                         14: A<9>              23: IDE_BASEADR<6> 
  5: A<16>                         15: A<10>             24: IDE_BASEADR<7> 
  6: A<17>                         16: A<11>             25: ROM_EN 
  7: A<18>                         17: IDE_BASEADR<0>    26: RW 
  8: A<19>                         18: IDE_BASEADR<1>    27: SHUT_UP<1> 
  9: A<20>                         19: IDE_BASEADR<2>    28: nAS 
 10: A<21>                        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ROM_OE_S210          X...XXXXXXXX....XXXXXXXXXXXX............ 21
STERM                ............X..............X............ 2
IDE_CS<0>            ..X..................................... 1
IDE_CS<1>            ...X.................................... 1
IDE_A<0>             .............X.......................... 1
IDE_A<2>             ...............X........................ 1
IDE_A<1>             ..............X......................... 1
IDE_R                X...XXXXXXXX....XXXXXXXXXXXX............ 21
IDE_W                .X..X...........X....................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB5_1         (b)     (b)
IDE_DSACK<0>         19      14<-   0   0     FB5_2   35    I/O     (b)
(unused)              0       0   /\5   0     FB5_3         (b)     (b)
(unused)              0       0   /\4   1     FB5_4         (b)     (b)
(unused)              0       0     0   5     FB5_5   36    I/O     
(unused)              0       0     0   5     FB5_6   37    I/O     
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     I
IO4                   1       0     0   4     FB5_9   40    I/O     O
(unused)              0       0     0   5     FB5_10        (b)     
IO5                   1       0     0   4     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     
AUTO_CONFIG_D0        2       0   \/3   0     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
CIIN                 18      13<-   0   0     FB5_17  49    I/O     O
(unused)              0       0   /\5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345  15: A<26>             29: IDE_BASEADR<1> 
  2: AUTO_CONFIG_CYCLE             16: A<27>             30: IDE_BASEADR<2> 
  3: AUTO_CONFIG_DONE<0>           17: A<28>             31: IDE_BASEADR<3> 
  4: AUTO_CONFIG_DONE<1>           18: A<29>             32: IDE_BASEADR<4> 
  5: A<16>                         19: A<30>             33: IDE_BASEADR<5> 
  6: A<17>                         20: A<31>             34: IDE_BASEADR<6> 
  7: A<18>                         21: BASEADR<0>        35: IDE_BASEADR<7> 
  8: A<19>                         22: BASEADR<1>        36: IDE_CYCLE 
  9: A<20>                         23: BASEADR<2>        37: A<2> 
 10: A<21>                         24: BASEADR_4MB<0>    38: A<3> 
 11: A<22>                         25: BASEADR_4MB<1>    39: SHUT_UP<0> 
 12: A<23>                         26: BASEADR_4MB<2>    40: SHUT_UP<1> 
 13: A<24>                         27: CIIN              41: nAS 
 14: A<25>                         28: IDE_BASEADR<0>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK<0>         X...XXXXXXXX...............XXXXXXXX....XX......... 19
IO4                  ....................................X............. 1
IO5                  .....................................X............ 1
INT2                 .................................................. 0
AUTO_CONFIG_D0       ..XXXXXXXXXXXXXXXXXX....................X......... 19
CIIN                 .X.......XXXXXXXXXXXXXXXXXX........X..X.X......... 22
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               44/10
Number of signals used by logic mapping into function block:  44
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
(unused)              0       0   \/5   0     FB6_2   74    I/O     I
DSACK_16BIT          22      17<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
IDE_BASEADR<4>        2       0   /\2   1     FB6_5   76    I/O     I
IDE_BASEADR<0>        2       0     0   3     FB6_6   77    I/O     I
(unused)              0       0   \/5   0     FB6_7         (b)     (b)
(unused)              0       0   \/5   0     FB6_8   78    I/O     I
IDE_DSACK<3>         20      15<-   0   0     FB6_9   79    I/O     I
(unused)              0       0   /\5   0     FB6_10        (b)     (b)
(unused)              0       0   \/5   0     FB6_11  80    I/O     (b)
(unused)              0       0   \/5   0     FB6_12  81    I/O     I
IDE_DSACK<2>         20      15<-   0   0     FB6_13        (b)     (b)
(unused)              0       0   /\5   0     FB6_14  82    I/O     I
(unused)              0       0   \/5   0     FB6_15  85    I/O     I
(unused)              0       0   \/5   0     FB6_16        (b)     (b)
IDE_DSACK<1>         20      15<-   0   0     FB6_17  86    I/O     I
(unused)              0       0   /\5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345  16: A<27>             31: IDE_BASEADR<7> 
  2: AUTO_CONFIG_DONE<0>           17: A<28>             32: IDE_DSACK<0> 
  3: AUTO_CONFIG_DONE<1>           18: A<29>             33: IDE_DSACK<1> 
  4: A<16>                         19: A<30>             34: IDE_DSACK<2> 
  5: A<17>                         20: A<31>             35: IDE_DSACK<3> 
  6: A<18>                         21: A<4>              36: IDE_WAIT 
  7: A<19>                         22: A<5>              37: A<2> 
  8: A<1>                          23: A<6>              38: A<3> 
  9: A<20>                         24: IDE_BASEADR<0>    39: D<0>.PIN 
 10: A<21>                         25: IDE_BASEADR<1>    40: ROM_OE_S210 
 11: A<22>                         26: IDE_BASEADR<2>    41: RW 
 12: A<23>                         27: IDE_BASEADR<3>    42: SHUT_UP<1> 
 13: A<24>                         28: IDE_BASEADR<4>    43: nAS 
 14: A<25>                         29: IDE_BASEADR<5>    44: nDS 
 15: A<26>                         30: IDE_BASEADR<6>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
DSACK_16BIT          X..XXXX.XXXX...........XXXXXXXXX..XX...X.XX....... 23
IDE_BASEADR<4>       .XXXXXXXXXXXXXXXXXXXXXX.............XXX.X.XX...... 28
IDE_BASEADR<0>       .XXXXXXXXXXXXXXXXXXXXXX.............XXX.X.XX...... 28
IDE_DSACK<3>         X..XXXX.XXXX...........XXXXXXXX..X.......XX....... 20
IDE_DSACK<2>         X..XXXX.XXXX...........XXXXXXXX.X........XX....... 20
IDE_DSACK<1>         X..XXXX.XXXX...........XXXXXXXXX.........XX....... 20
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB7_1         (b)     (b)
(unused)              0       0   \/5   0     FB7_2   50    I/O     I
ROM_OE_BUFR          21      16<-   0   0     FB7_3         (b)     (b)
(unused)              0       0   /\5   0     FB7_4         (b)     (b)
(unused)              0       0   /\1   4     FB7_5   52    I/O     I
$OpTx$$OpTx$FX_DC$36_INV$345
                      1       0     0   4     FB7_6   53    I/O     I
$OpTx$DEC_IDE_W_S$1   2       0   \/3   0     FB7_7         (b)     (b)
(unused)              0       0   \/5   0     FB7_8   54    I/O     I
IDE_CYCLE            19      14<-   0   0     FB7_9   55    I/O     I
(unused)              0       0   /\5   0     FB7_10        (b)     (b)
nAS_D0                1       0   /\1   3     FB7_11  56    I/O     I
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0   \/1   4     FB7_14  59    I/O     I
(unused)              0       0   \/5   0     FB7_15  60    I/O     I
$OpTx$INV$21         18      13<-   0   0     FB7_16        (b)     (b)
(unused)              0       0   /\5   0     FB7_17  61    I/O     I
BASEADR_4MB<1>        3       0   /\2   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345  15: A<26>             29: IDE_BASEADR<5> 
  2: $OpTx$DEC_IDE_W_S$0           16: A<27>             30: IDE_BASEADR<6> 
  3: AUTO_CONFIG_DONE<0>           17: A<28>             31: IDE_BASEADR<7> 
  4: A<16>                         18: A<29>             32: IDE_CYCLE 
  5: A<17>                         19: A<30>             33: A<2> 
  6: A<18>                         20: A<31>             34: A<3> 
  7: A<19>                         21: A<4>              35: D<2>.PIN 
  8: A<1>                          22: A<5>              36: D<1>.PIN 
  9: A<20>                         23: A<6>              37: ROM_EN 
 10: A<21>                         24: IDE_BASEADR<0>    38: RW 
 11: A<22>                         25: IDE_BASEADR<1>    39: SHUT_UP<1> 
 12: A<23>                         26: IDE_BASEADR<2>    40: nAS 
 13: A<24>                         27: IDE_BASEADR<3>    41: nDS 
 14: A<25>                         28: IDE_BASEADR<4>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
ROM_OE_BUFR          X..XXXX.XXXX...........XXXXXXXX.....XXXX.......... 21
$OpTx$$OpTx$FX_DC$36_INV$345 
                     ............XXXXXXXX.............................. 8
$OpTx$DEC_IDE_W_S$1  .X.X...................X.......................... 3
IDE_CYCLE            X..XXXX.XXXX...........XXXXXXXXX......XX.......... 20
nAS_D0               .......................................X.......... 1
$OpTx$INV$21         X..XXXX.XXXX...........XXXXXXXX.......X........... 18
BASEADR_4MB<1>       ..XXXXXXXXXXXXXXXXXXXXX.........XXXX.X.XX......... 28
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$DEC_IDE_W_S$0  19      14<-   0   0     FB8_1         (b)     (b)
(unused)              0       0   /\5   0     FB8_2   63    I/O     I
SHUT_UP<1>            1       0   /\2   2     FB8_3         (b)     (b)
SHUT_UP<0>            1       0     0   4     FB8_4         (b)     (b)
IDE_BASEADR<7>        2       0     0   3     FB8_5   64    I/O     I
IDE_BASEADR<6>        2       0     0   3     FB8_6   65    I/O     (b)
IDE_BASEADR<5>        2       0     0   3     FB8_7         (b)     (b)
IDE_BASEADR<3>        2       0     0   3     FB8_8   66    I/O     I
IDE_BASEADR<2>        2       0     0   3     FB8_9   67    I/O     I
IDE_BASEADR<1>        2       0     0   3     FB8_10        (b)     (b)
BASEADR_4MB<0>        2       0     0   3     FB8_11  68    I/O     I
BASEADR<2>            2       0     0   3     FB8_12  70    I/O     (b)
BASEADR<1>            2       0     0   3     FB8_13        (b)     (b)
BASEADR<0>            2       0     0   3     FB8_14  71    I/O     I
AUTO_CONFIG_DONE_CYCLE<1>
                      2       0     0   3     FB8_15  72    I/O     I
AUTO_CONFIG_DONE_CYCLE<0>
                      2       0     0   3     FB8_16        (b)     (b)
BASEADR_4MB<2>        3       0   \/2   0     FB8_17  73    I/O     (b)
(unused)              0       0   \/5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$36_INV$345  15: A<24>             29: IDE_BASEADR<4> 
  2: AUTO_CONFIG_DONE<0>           16: A<25>             30: IDE_BASEADR<5> 
  3: AUTO_CONFIG_DONE<1>           17: A<26>             31: IDE_BASEADR<6> 
  4: AUTO_CONFIG_DONE_CYCLE<0>     18: A<27>             32: IDE_BASEADR<7> 
  5: AUTO_CONFIG_DONE_CYCLE<1>     19: A<28>             33: IDE_WAIT 
  6: A<16>                         20: A<29>             34: A<2> 
  7: A<17>                         21: A<30>             35: A<3> 
  8: A<18>                         22: A<31>             36: D<3>.PIN 
  9: A<19>                         23: A<4>              37: D<2>.PIN 
 10: A<1>                          24: A<5>              38: D<1>.PIN 
 11: A<20>                         25: A<6>              39: RW 
 12: A<21>                         26: IDE_BASEADR<1>    40: SHUT_UP<1> 
 13: A<22>                         27: IDE_BASEADR<2>    41: nAS 
 14: A<23>                         28: IDE_BASEADR<3>    42: nDS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
$OpTx$DEC_IDE_W_S$0  X.....XXX.XXXX...........XXXXXXXX.....XXX......... 19
SHUT_UP<1>           .XX..XXXXXXXXXXXXXXXXXXXX........XX...X.XX........ 27
SHUT_UP<0>           .X...XXXXXXXXXXXXXXXXXXXX........XX...X.XX........ 26
IDE_BASEADR<7>       .XX..XXXXXXXXXXXXXXXXXXXX........XXX..X.XX........ 28
IDE_BASEADR<6>       .XX..XXXXXXXXXXXXXXXXXXXX........XX.X.X.XX........ 28
IDE_BASEADR<5>       .XX..XXXXXXXXXXXXXXXXXXXX........XX..XX.XX........ 28
IDE_BASEADR<3>       .XX..XXXXXXXXXXXXXXXXXXXX........XXX..X.XX........ 28
IDE_BASEADR<2>       .XX..XXXXXXXXXXXXXXXXXXXX........XX.X.X.XX........ 28
IDE_BASEADR<1>       .XX..XXXXXXXXXXXXXXXXXXXX........XX..XX.XX........ 28
BASEADR_4MB<0>       .X...XXXXXXXXXXXXXXXXXXXX........XX..XX.XX........ 27
BASEADR<2>           .X...XXXXXXXXXXXXXXXXXXXX........XXX..X.XX........ 27
BASEADR<1>           .X...XXXXXXXXXXXXXXXXXXXX........XX.X.X.XX........ 27
BASEADR<0>           .X...XXXXXXXXXXXXXXXXXXXX........XX..XX.XX........ 27
AUTO_CONFIG_DONE_CYCLE<1> 
                     .XX.XXXXXXXXXXXXXXXXXXXXX.........X...X.XX........ 27
AUTO_CONFIG_DONE_CYCLE<0> 
                     .X.X.XXXXXXXXXXXXXXXXXXXX.........X...X.XX........ 26
BASEADR_4MB<2>       .X...XXXXXXXXXXXXXXXXXXXX........XXXXXX.XX........ 29
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$36_INV$345 <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31));


$OpTx$DEC_IDE_W_S$0 <= ((SHUT_UP(1))
	OR (SHUT_UP(1).EXP)
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (BASEADR_4MB(2).EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18)));


$OpTx$DEC_IDE_W_S$1 <= (($OpTx$DEC_IDE_W_S$0)
	OR (NOT IDE_BASEADR(0) AND A(16)));


$OpTx$INV$21 <= ((SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP63_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (BASEADR_4MB(1).EXP)
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18)));

FTCPE_AUTO_CONFIG_CYCLE: FTCPE port map (AUTO_CONFIG_CYCLE,AUTO_CONFIG_CYCLE_T,clk,'0',nAS);
AUTO_CONFIG_CYCLE_T <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(0) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND AUTO_CONFIG_CYCLE AND NOT A(17) AND 
	NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND AUTO_CONFIG_CYCLE AND NOT A(17) AND 
	NOT A(18) AND NOT A(16)));

FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
AUTO_CONFIG_D0_D <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16)));

FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_CE(0) <= (nAS AND AUTO_CONFIG_D0 AND NOT nAS_D0);

FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_CE(1) <= (nAS AND AUTO_CONFIG_D0 AND NOT nAS_D0);

FTCPE_AUTO_CONFIG_DONE_CYCLE0: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(0));
AUTO_CONFIG_DONE_CYCLE_T(0) <= (NOT AUTO_CONFIG_DONE_CYCLE(0) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND 
	NOT A(16));

FTCPE_AUTO_CONFIG_DONE_CYCLE1: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(1));
AUTO_CONFIG_DONE_CYCLE_T(1) <= (NOT AUTO_CONFIG_DONE_CYCLE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
BASEADR_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
BASEADR_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),NOT D(1).PIN,clk,'0',NOT reset,BASEADR_4MB_CE(0));
BASEADR_4MB_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= D(1).PIN
	 XOR 
BASEADR_4MB_D(1) <= D(2).PIN;
BASEADR_4MB_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= D(3).PIN
	 XOR 
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN);
BASEADR_4MB_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));

FTCPE_CIIN: FTCPE port map (CIIN_I,CIIN_T,clk,nAS,'0');
CIIN_T <= ((AUTO_CONFIG_D0.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0)));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= NOT ((NOT CIIN AND AUTO_CONFIG_CYCLE AND IDE_CYCLE));

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0',NOT reset);
D(0) <= ((EXP28_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND A(5) AND NOT A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND A(5) AND NOT A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0',NOT reset);
D(1) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0',NOT reset);
D(2) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0',NOT reset);
D(3) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);


DSACK_I(0) <= '1';
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST;


DSACK_I(1) <= (NOT AUTO_CONFIG_D0 AND DSACK_16BIT);
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',NOT reset);
DSACK_16BIT_D <= ((EXP45_.EXP)
	OR (IDE_DSACK(3) AND NOT ROM_OE_S210)
	OR (A(20) AND NOT IDE_BASEADR(4) AND ROM_OE_S210)
	OR (NOT A(20) AND IDE_BASEADR(4) AND ROM_OE_S210)
	OR (IDE_BASEADR(2) AND NOT A(18) AND ROM_OE_S210)
	OR (NOT IDE_BASEADR(2) AND A(18) AND ROM_OE_S210)
	OR (IDE_BASEADR(4).EXP)
	OR (IDE_BASEADR(1) AND NOT A(17) AND ROM_OE_S210)
	OR (NOT IDE_BASEADR(1) AND A(17) AND ROM_OE_S210)
	OR (IDE_BASEADR(6) AND NOT A(22) AND ROM_OE_S210)
	OR (IDE_BASEADR(7) AND NOT A(23) AND ROM_OE_S210)
	OR (NOT IDE_BASEADR(7) AND A(23) AND ROM_OE_S210)
	OR (nAS AND ROM_OE_S210)
	OR (IDE_DSACK(0) AND ROM_OE_S210)
	OR (SHUT_UP(1) AND ROM_OE_S210)
	OR (NOT IDE_WAIT AND ROM_OE_S210)
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345 AND ROM_OE_S210));












































































































IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FDCPE_IDE_CYCLE: FDCPE port map (IDE_CYCLE,IDE_CYCLE_D,clk,'0',nAS);
IDE_CYCLE_D <= (($OpTx$DEC_IDE_W_S$1.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4) AND IDE_CYCLE)
	OR (NOT A(20) AND IDE_BASEADR(4) AND IDE_CYCLE)
	OR (IDE_BASEADR(1) AND IDE_CYCLE AND NOT A(17))
	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_CYCLE)
	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_CYCLE)
	OR (nAS_D0.EXP)
	OR (NOT IDE_BASEADR(1) AND IDE_CYCLE AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21) AND IDE_CYCLE)
	OR (NOT IDE_BASEADR(5) AND A(21) AND IDE_CYCLE)
	OR (IDE_BASEADR(6) AND NOT A(22) AND IDE_CYCLE)
	OR (NOT IDE_BASEADR(6) AND A(22) AND IDE_CYCLE)
	OR (IDE_CYCLE AND SHUT_UP(1))
	OR (IDE_CYCLE AND NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (IDE_BASEADR(2) AND IDE_CYCLE AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_CYCLE AND A(18)));

FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0',NOT reset);
IDE_DIR_D <= ((nAS)
	OR (NOT RW)
	OR (NOT ROM_EN)
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP17_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (EXP20_.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT IDE_BASEADR(7) AND A(23)));

FDCPE_IDE_DSACK0: FDCPE port map (IDE_DSACK(0),IDE_DSACK_D(0),clk,'0',NOT reset);
IDE_DSACK_D(0) <= ((nAS)
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (EXP42_.EXP)
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18)));

FDCPE_IDE_DSACK1: FDCPE port map (IDE_DSACK(1),IDE_DSACK_D(1),clk,'0',NOT reset);
IDE_DSACK_D(1) <= ((nAS)
	OR (IDE_DSACK(0))
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP54_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(2) AND NOT A(18)));

FDCPE_IDE_DSACK2: FDCPE port map (IDE_DSACK(2),IDE_DSACK_D(2),clk,'0',NOT reset);
IDE_DSACK_D(2) <= ((nAS)
	OR (SHUT_UP(1))
	OR (IDE_DSACK(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP51_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(2) AND NOT A(18)));

FDCPE_IDE_DSACK3: FDCPE port map (IDE_DSACK(3),IDE_DSACK_D(3),clk,'0',NOT reset);
IDE_DSACK_D(3) <= ((nAS)
	OR (SHUT_UP(1))
	OR (IDE_DSACK(2))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP48_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(2) AND NOT A(18)));

FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,clk,'0',NOT reset);
IDE_R_D <= ((nAS)
	OR (NOT RW)
	OR (NOT ROM_EN)
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP38_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (IDE_W_S.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT IDE_BASEADR(7) AND A(23)));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',NOT reset);
IDE_W_D <= (($OpTx$DEC_IDE_W_S$1)
	OR (IDE_BASEADR(0) AND NOT A(16)));


INT2 <= '1';


INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST <= ((NOT $OpTx$INV$21)
	OR (EXP24_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0)));


IO4 <= A(2);


IO5 <= A(3);


OE(0) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))));


OE(1) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))));

FDCPE_ROM_EN: FDCPE port map (ROM_EN,ROM_EN_D,clk,NOT reset,'0');
ROM_EN_D <= ((INT2_OBUF.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4) AND NOT ROM_EN)
	OR (NOT A(20) AND IDE_BASEADR(4) AND NOT ROM_EN)
	OR (NOT IDE_BASEADR(2) AND NOT ROM_EN AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23) AND NOT ROM_EN)
	OR (NOT IDE_BASEADR(7) AND A(23) AND NOT ROM_EN)
	OR (EXP23_.EXP)
	OR (IDE_BASEADR(1) AND NOT ROM_EN AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND NOT ROM_EN AND A(17))
	OR (IDE_BASEADR(5) AND NOT A(21) AND NOT ROM_EN)
	OR (IDE_BASEADR(6) AND NOT A(22) AND NOT ROM_EN)
	OR (NOT IDE_BASEADR(6) AND A(22) AND NOT ROM_EN)
	OR (nAS AND NOT ROM_EN)
	OR (NOT ROM_EN AND SHUT_UP(1))
	OR (NOT ROM_EN AND NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (NOT ROM_EN AND NOT ROM_OE_S210)
	OR (IDE_BASEADR(2) AND NOT ROM_EN AND NOT A(18)));


ROM_OE <= ROM_OE_BUFR;

FDCPE_ROM_OE_BUFR: FDCPE port map (ROM_OE_BUFR,ROM_OE_BUFR_D,clk,'0',NOT reset);
ROM_OE_BUFR_D <= ((nAS)
	OR (NOT RW)
	OR (ROM_EN)
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP57_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (EXP60_.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT IDE_BASEADR(7) AND A(23)));


ROM_OE_S210 <= ((nAS)
	OR (NOT RW)
	OR (ROM_EN)
	OR (SHUT_UP(1))
	OR (NOT $OpTx$$OpTx$FX_DC$36_INV$345)
	OR (EXP34_.EXP)
	OR (A(20) AND NOT IDE_BASEADR(4))
	OR (NOT A(20) AND IDE_BASEADR(4))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (EXP37_.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT IDE_BASEADR(7) AND A(23)));


ROM_WE <= '1';

FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),'0',clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),'0',clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_STERM: FDCPE port map (STERM,NOT CIIN,clk,'0',nAS);


WE(0) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))));


WE(1) <= NOT (((OE_1_OBUF.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))));

FDCPE_nAS_D0: FDCPE port map (nAS_D0,nAS,clk,'0',NOT reset);


nRAM_SEL <= NOT (((NOT $OpTx$INV$21)
	OR (EXP16_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 23
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
