
14_InputCapture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000244  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  4 .ARM          00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000374  08000374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000378  08000378  00010378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  0800037c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800037c  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001037c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000055f  00000000  00000000  000103a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000174  00000000  00000000  00010904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00010a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f5f  00000000  00000000  00010b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000be4  00000000  00000000  00011a9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00058109  00000000  00000000  00012683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0006a78c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  0006a7dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	0800035c 	.word	0x0800035c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	0800035c 	.word	0x0800035c

08000170 <main>:

int timestamp = 0;
int time = 0;

int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	TIM2_PA0_output_compare();
 8000174:	f000 f814 	bl	80001a0 <TIM2_PA0_output_compare>
	TIM3_PA6_input_capture();
 8000178:	f000 f862 	bl	8000240 <TIM3_PA6_input_capture>
	{
		/* Wait until edge is captured */
		//while(!(TIM3->SR & SR_CC1IF));

		/* Read captured value */
		timestamp = TIM3->CCR1;
 800017c:	4b05      	ldr	r3, [pc, #20]	; (8000194 <main+0x24>)
 800017e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000180:	461a      	mov	r2, r3
 8000182:	4b05      	ldr	r3, [pc, #20]	; (8000198 <main+0x28>)
 8000184:	601a      	str	r2, [r3, #0]
		time = TIM3->CNT;
 8000186:	4b03      	ldr	r3, [pc, #12]	; (8000194 <main+0x24>)
 8000188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018a:	461a      	mov	r2, r3
 800018c:	4b03      	ldr	r3, [pc, #12]	; (800019c <main+0x2c>)
 800018e:	601a      	str	r2, [r3, #0]
		timestamp = TIM3->CCR1;
 8000190:	e7f4      	b.n	800017c <main+0xc>
 8000192:	bf00      	nop
 8000194:	40000400 	.word	0x40000400
 8000198:	2000001c 	.word	0x2000001c
 800019c:	20000020 	.word	0x20000020

080001a0 <TIM2_PA0_output_compare>:
	/* Enable timer */
	TIM2->CR1 |= CR1_CEN;
}

void TIM2_PA0_output_compare(void)
{
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA */
	RCC->APB2ENR |= IOPAEN;
 80001a4:	4b24      	ldr	r3, [pc, #144]	; (8000238 <TIM2_PA0_output_compare+0x98>)
 80001a6:	699b      	ldr	r3, [r3, #24]
 80001a8:	4a23      	ldr	r2, [pc, #140]	; (8000238 <TIM2_PA0_output_compare+0x98>)
 80001aa:	f043 0304 	orr.w	r3, r3, #4
 80001ae:	6193      	str	r3, [r2, #24]

	/* Set PA0 mode to alternate function */
	GPIOA->CRL |= (1U<<1);
 80001b0:	4b22      	ldr	r3, [pc, #136]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	4a21      	ldr	r2, [pc, #132]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001b6:	f043 0302 	orr.w	r3, r3, #2
 80001ba:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (1U<<0);
 80001bc:	4b1f      	ldr	r3, [pc, #124]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a1e      	ldr	r2, [pc, #120]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001c2:	f043 0301 	orr.w	r3, r3, #1
 80001c6:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<2);
 80001c8:	4b1c      	ldr	r3, [pc, #112]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	4a1b      	ldr	r2, [pc, #108]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001ce:	f023 0304 	bic.w	r3, r3, #4
 80001d2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (1U<<3);
 80001d4:	4b19      	ldr	r3, [pc, #100]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	4a18      	ldr	r2, [pc, #96]	; (800023c <TIM2_PA0_output_compare+0x9c>)
 80001da:	f043 0308 	orr.w	r3, r3, #8
 80001de:	6013      	str	r3, [r2, #0]

	/* Enable clock access to TIM2 */
	RCC->APB1ENR |= TIM2EN;
 80001e0:	4b15      	ldr	r3, [pc, #84]	; (8000238 <TIM2_PA0_output_compare+0x98>)
 80001e2:	69db      	ldr	r3, [r3, #28]
 80001e4:	4a14      	ldr	r2, [pc, #80]	; (8000238 <TIM2_PA0_output_compare+0x98>)
 80001e6:	f043 0301 	orr.w	r3, r3, #1
 80001ea:	61d3      	str	r3, [r2, #28]

	/* Set prescaler value */
	TIM2->PSC = 800 - 1; 				// 	8 000 000 / 800 = 10 000
 80001ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001f0:	f240 321f 	movw	r2, #799	; 0x31f
 80001f4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Set auto-reload value */
	TIM2->ARR = 10000 - 1;				// 10 000 / 10 000 = 1
 80001f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001fa:	f242 720f 	movw	r2, #9999	; 0x270f
 80001fe:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set output compare toggle mode */
	TIM2->CCMR1 = OC_TOGGLE;
 8000200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000204:	2230      	movs	r2, #48	; 0x30
 8000206:	619a      	str	r2, [r3, #24]

	/* Enable TIM2_CH1 in compare mode */
	TIM2->CCER |= CCER_CC1E;
 8000208:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800020c:	6a1b      	ldr	r3, [r3, #32]
 800020e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6213      	str	r3, [r2, #32]

	/* Clear counter */
	TIM2->CNT = 0;
 8000218:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800021c:	2200      	movs	r2, #0
 800021e:	625a      	str	r2, [r3, #36]	; 0x24

	/* Enable TIM2 */
	TIM2->CR1 |= CR1_CEN;
 8000220:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800022a:	f043 0301 	orr.w	r3, r3, #1
 800022e:	6013      	str	r3, [r2, #0]
}
 8000230:	bf00      	nop
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	40021000 	.word	0x40021000
 800023c:	40010800 	.word	0x40010800

08000240 <TIM3_PA6_input_capture>:

void TIM3_PA6_input_capture(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA */
	RCC->APB2ENR |= IOPAEN;
 8000244:	4b1b      	ldr	r3, [pc, #108]	; (80002b4 <TIM3_PA6_input_capture+0x74>)
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	4a1a      	ldr	r2, [pc, #104]	; (80002b4 <TIM3_PA6_input_capture+0x74>)
 800024a:	f043 0304 	orr.w	r3, r3, #4
 800024e:	6193      	str	r3, [r2, #24]

	/* Set PA6 mode to alternate function */
	GPIOA->CRL &=~(1U<<24);
 8000250:	4b19      	ldr	r3, [pc, #100]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a18      	ldr	r2, [pc, #96]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 8000256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800025a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<25);
 800025c:	4b16      	ldr	r3, [pc, #88]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a15      	ldr	r2, [pc, #84]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 8000262:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000266:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<27);
 8000268:	4b13      	ldr	r3, [pc, #76]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a12      	ldr	r2, [pc, #72]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 800026e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000272:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (1U<<26);
 8000274:	4b10      	ldr	r3, [pc, #64]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a0f      	ldr	r2, [pc, #60]	; (80002b8 <TIM3_PA6_input_capture+0x78>)
 800027a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800027e:	6013      	str	r3, [r2, #0]

	/* Enable clock access to TIM3 */
	RCC->APB1ENR |= TIM3EN;
 8000280:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <TIM3_PA6_input_capture+0x74>)
 8000282:	69db      	ldr	r3, [r3, #28]
 8000284:	4a0b      	ldr	r2, [pc, #44]	; (80002b4 <TIM3_PA6_input_capture+0x74>)
 8000286:	f043 0302 	orr.w	r3, r3, #2
 800028a:	61d3      	str	r3, [r2, #28]

	/* Set prescaler value */
	TIM3->PSC = 8000;						//	8 000 000 / 8000 = 1000
 800028c:	4b0b      	ldr	r3, [pc, #44]	; (80002bc <TIM3_PA6_input_capture+0x7c>)
 800028e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000292:	629a      	str	r2, [r3, #40]	; 0x28

	/* Set CH1 to input capture */
	TIM3->CCMR1 = CCMR_CC1S;
 8000294:	4b09      	ldr	r3, [pc, #36]	; (80002bc <TIM3_PA6_input_capture+0x7c>)
 8000296:	2201      	movs	r2, #1
 8000298:	619a      	str	r2, [r3, #24]

	/* Set CH1 to capture at rising edge */
	TIM3->CCER = CCER_CC1E;
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <TIM3_PA6_input_capture+0x7c>)
 800029c:	2201      	movs	r2, #1
 800029e:	621a      	str	r2, [r3, #32]

	/* Enable TIM3 */
	TIM3->CR1 |= CR1_CEN;
 80002a0:	4b06      	ldr	r3, [pc, #24]	; (80002bc <TIM3_PA6_input_capture+0x7c>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a05      	ldr	r2, [pc, #20]	; (80002bc <TIM3_PA6_input_capture+0x7c>)
 80002a6:	f043 0301 	orr.w	r3, r3, #1
 80002aa:	6013      	str	r3, [r2, #0]
}
 80002ac:	bf00      	nop
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bc80      	pop	{r7}
 80002b2:	4770      	bx	lr
 80002b4:	40021000 	.word	0x40021000
 80002b8:	40010800 	.word	0x40010800
 80002bc:	40000400 	.word	0x40000400

080002c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	; (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c8:	480c      	ldr	r0, [pc, #48]	; (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002ca:	490d      	ldr	r1, [pc, #52]	; (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002cc:	4a0d      	ldr	r2, [pc, #52]	; (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d0:	e002      	b.n	80002d8 <LoopCopyDataInit>

080002d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d6:	3304      	adds	r3, #4

080002d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002dc:	d3f9      	bcc.n	80002d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002de:	4a0a      	ldr	r2, [pc, #40]	; (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e0:	4c0a      	ldr	r4, [pc, #40]	; (800030c <LoopForever+0x16>)
  movs r3, #0
 80002e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e4:	e001      	b.n	80002ea <LoopFillZerobss>

080002e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e8:	3204      	adds	r2, #4

080002ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ec:	d3fb      	bcc.n	80002e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ee:	f000 f811 	bl	8000314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f2:	f7ff ff3d 	bl	8000170 <main>

080002f6 <LoopForever>:

LoopForever:
    b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000304:	0800037c 	.word	0x0800037c
  ldr r2, =_sbss
 8000308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800030c:	20000024 	.word	0x20000024

08000310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC1_2_IRQHandler>
	...

08000314 <__libc_init_array>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	2600      	movs	r6, #0
 8000318:	4d0c      	ldr	r5, [pc, #48]	; (800034c <__libc_init_array+0x38>)
 800031a:	4c0d      	ldr	r4, [pc, #52]	; (8000350 <__libc_init_array+0x3c>)
 800031c:	1b64      	subs	r4, r4, r5
 800031e:	10a4      	asrs	r4, r4, #2
 8000320:	42a6      	cmp	r6, r4
 8000322:	d109      	bne.n	8000338 <__libc_init_array+0x24>
 8000324:	f000 f81a 	bl	800035c <_init>
 8000328:	2600      	movs	r6, #0
 800032a:	4d0a      	ldr	r5, [pc, #40]	; (8000354 <__libc_init_array+0x40>)
 800032c:	4c0a      	ldr	r4, [pc, #40]	; (8000358 <__libc_init_array+0x44>)
 800032e:	1b64      	subs	r4, r4, r5
 8000330:	10a4      	asrs	r4, r4, #2
 8000332:	42a6      	cmp	r6, r4
 8000334:	d105      	bne.n	8000342 <__libc_init_array+0x2e>
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f855 3b04 	ldr.w	r3, [r5], #4
 800033c:	4798      	blx	r3
 800033e:	3601      	adds	r6, #1
 8000340:	e7ee      	b.n	8000320 <__libc_init_array+0xc>
 8000342:	f855 3b04 	ldr.w	r3, [r5], #4
 8000346:	4798      	blx	r3
 8000348:	3601      	adds	r6, #1
 800034a:	e7f2      	b.n	8000332 <__libc_init_array+0x1e>
 800034c:	08000374 	.word	0x08000374
 8000350:	08000374 	.word	0x08000374
 8000354:	08000374 	.word	0x08000374
 8000358:	08000378 	.word	0x08000378

0800035c <_init>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	bf00      	nop
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr

08000368 <_fini>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	bf00      	nop
 800036c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036e:	bc08      	pop	{r3}
 8000370:	469e      	mov	lr, r3
 8000372:	4770      	bx	lr
