// Seed: 2001872583
module module_0;
  wor id_1;
  logic [7:0] id_2;
  always @(posedge id_2) disable id_3;
  id_4 :
  assert property (@(negedge id_3[1]) 1)
  else id_4 = (1);
  id_5(
      .id_0(1'b0),
      .id_1(id_1 ? id_6 : 1),
      .id_2(id_4),
      .id_3(id_6),
      .id_4(1),
      .id_5(1'b0 && 1),
      .id_6(id_4),
      .id_7(1)
  );
  wand id_7;
  assign id_7 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  module_0();
  assign id_4 = 1;
  wire id_5;
  assign id_5 = id_2;
  assign id_4 = 1'b0 == 1;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_5 - id_4), .id_2(1'b0), .id_3(1), .id_4(1)
  );
endmodule
