{"Source Block": ["oh/elink/hdl/etx_io.v@86:96@HdlIdDef", "\t\t\t.fastclk\t(tx_lclk_io),\n\t\t\t.slowclk\t(tx_lclk_div4)\n\t\t\t);\n      \n   //Sample on aligned edge\n   reg \t\t  tx_burst_reg;   \n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       begin\n\t  tx_access_reg    <= tx_access & ~tx_wait;\n\t  tx_burst_reg     <= tx_burst;\t  //need early indicator for first cycle\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[91, "   reg \t\t  tx_burst_reg;   \n"]], "Add": []}}