
STM32 as a slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  08005468  08005468  00006468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005774  08005774  000070e8  2**0
                  CONTENTS
  4 .ARM          00000008  08005774  08005774  00006774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800577c  0800577c  000070e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800577c  0800577c  0000677c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005780  08005780  00006780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  08005784  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200000e8  0800586c  000070e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  0800586c  000074e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d538  00000000  00000000  00007118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002371  00000000  00000000  00014650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  000169c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000084f  00000000  00000000  000174b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022962  00000000  00000000  00017d07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df6e  00000000  00000000  0003a669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccaa4  00000000  00000000  000485d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011507b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003340  00000000  00000000  001150c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00118400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e8 	.word	0x200000e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005450 	.word	0x08005450

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	08005450 	.word	0x08005450

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000568:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800056c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000570:	f003 0301 	and.w	r3, r3, #1
 8000574:	2b00      	cmp	r3, #0
 8000576:	d013      	beq.n	80005a0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000578:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000580:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000584:	2b00      	cmp	r3, #0
 8000586:	d00b      	beq.n	80005a0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000588:	e000      	b.n	800058c <ITM_SendChar+0x2c>
    {
      __NOP();
 800058a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800058c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d0f9      	beq.n	800058a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000596:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	b2d2      	uxtb	r2, r2
 800059e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005a0:	687b      	ldr	r3, [r7, #4]
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr

080005ae <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b086      	sub	sp, #24
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	60f8      	str	r0, [r7, #12]
 80005b6:	60b9      	str	r1, [r7, #8]
 80005b8:	607a      	str	r2, [r7, #4]
  int i=0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ;i++)
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]
 80005c2:	e009      	b.n	80005d8 <_write+0x2a>
	  ITM_SendChar((*ptr++));
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	1c5a      	adds	r2, r3, #1
 80005c8:	60ba      	str	r2, [r7, #8]
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f7ff ffc7 	bl	8000560 <ITM_SendChar>
  for(i=0 ; i<len ;i++)
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	3301      	adds	r3, #1
 80005d6:	617b      	str	r3, [r7, #20]
 80005d8:	697a      	ldr	r2, [r7, #20]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	429a      	cmp	r2, r3
 80005de:	dbf1      	blt.n	80005c4 <_write+0x16>
  return len;
 80005e0:	687b      	ldr	r3, [r7, #4]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	3718      	adds	r7, #24
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <HAL_UARTEx_RxEventCallback>:



//void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart, uint16_t Size)
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
	if (RxData[0] == SLAVE_ID)
 80005f8:	4b2f      	ldr	r3, [pc, #188]	@ (80006b8 <HAL_UARTEx_RxEventCallback+0xcc>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b0b      	cmp	r3, #11
 80005fe:	d151      	bne.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
	{
		for(int i=0; i<= 50; i++)
 8000600:	2300      	movs	r3, #0
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	e00a      	b.n	800061c <HAL_UARTEx_RxEventCallback+0x30>
		{
			printf("i=%d",RxData[i]);
 8000606:	4a2c      	ldr	r2, [pc, #176]	@ (80006b8 <HAL_UARTEx_RxEventCallback+0xcc>)
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4413      	add	r3, r2
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4619      	mov	r1, r3
 8000610:	482a      	ldr	r0, [pc, #168]	@ (80006bc <HAL_UARTEx_RxEventCallback+0xd0>)
 8000612:	f004 f815 	bl	8004640 <iprintf>
		for(int i=0; i<= 50; i++)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	3301      	adds	r3, #1
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	2b32      	cmp	r3, #50	@ 0x32
 8000620:	ddf1      	ble.n	8000606 <HAL_UARTEx_RxEventCallback+0x1a>
		}
		printf("\n");
 8000622:	200a      	movs	r0, #10
 8000624:	f004 f81e 	bl	8004664 <putchar>
		switch (RxData[1]){
 8000628:	4b23      	ldr	r3, [pc, #140]	@ (80006b8 <HAL_UARTEx_RxEventCallback+0xcc>)
 800062a:	785b      	ldrb	r3, [r3, #1]
 800062c:	3b01      	subs	r3, #1
 800062e:	2b0f      	cmp	r3, #15
 8000630:	d834      	bhi.n	800069c <HAL_UARTEx_RxEventCallback+0xb0>
 8000632:	a201      	add	r2, pc, #4	@ (adr r2, 8000638 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000638:	08000685 	.word	0x08000685
 800063c:	0800068b 	.word	0x0800068b
 8000640:	08000679 	.word	0x08000679
 8000644:	0800067f 	.word	0x0800067f
 8000648:	0800069d 	.word	0x0800069d
 800064c:	08000691 	.word	0x08000691
 8000650:	0800069d 	.word	0x0800069d
 8000654:	0800069d 	.word	0x0800069d
 8000658:	0800069d 	.word	0x0800069d
 800065c:	0800069d 	.word	0x0800069d
 8000660:	0800069d 	.word	0x0800069d
 8000664:	0800069d 	.word	0x0800069d
 8000668:	0800069d 	.word	0x0800069d
 800066c:	0800069d 	.word	0x0800069d
 8000670:	0800069d 	.word	0x0800069d
 8000674:	08000697 	.word	0x08000697
		case 0x03:
			readHoldingRegs();
 8000678:	f000 f964 	bl	8000944 <readHoldingRegs>
			break;
 800067c:	e012      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		case 0x04:
			readInputRegs();
 800067e:	f000 f9d3 	bl	8000a28 <readInputRegs>
			break;
 8000682:	e00f      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		case 0x01:
			readCoils();
 8000684:	f000 fa42 	bl	8000b0c <readCoils>
			break;
 8000688:	e00c      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		case 0x02:
			readInputs();
 800068a:	f000 faed 	bl	8000c68 <readInputs>
			break;
 800068e:	e009      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		case 0x06:
			writeSingleReg();
 8000690:	f000 fc12 	bl	8000eb8 <writeSingleReg>
			break;
 8000694:	e006      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		case 0x10:
			writeHoldingRegs();
 8000696:	f000 fb95 	bl	8000dc4 <writeHoldingRegs>
			break;
 800069a:	e003      	b.n	80006a4 <HAL_UARTEx_RxEventCallback+0xb8>
		default:
			modbusException(ILLEGAL_FUNCTION);
 800069c:	2001      	movs	r0, #1
 800069e:	f000 f931 	bl	8000904 <modbusException>
			break;
 80006a2:	bf00      	nop
		}
	}
	//HAL_UART_Receive_IT(&huart2, RxData, 256);

	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80006a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006a8:	4903      	ldr	r1, [pc, #12]	@ (80006b8 <HAL_UARTEx_RxEventCallback+0xcc>)
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <HAL_UARTEx_RxEventCallback+0xd4>)
 80006ac:	f003 feb6 	bl	800441c <HAL_UARTEx_ReceiveToIdle_IT>
}
 80006b0:	bf00      	nop
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	2000018c 	.word	0x2000018c
 80006bc:	08005468 	.word	0x08005468
 80006c0:	20000104 	.word	0x20000104

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c8:	f000 fdf9 	bl	80012be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006cc:	f000 f810 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d0:	f000 f890 	bl	80007f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f85e 	bl	8000794 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80006d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006dc:	4902      	ldr	r1, [pc, #8]	@ (80006e8 <main+0x24>)
 80006de:	4803      	ldr	r0, [pc, #12]	@ (80006ec <main+0x28>)
 80006e0:	f003 fe9c 	bl	800441c <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <main+0x20>
 80006e8:	2000018c 	.word	0x2000018c
 80006ec:	20000104 	.word	0x20000104

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b096      	sub	sp, #88	@ 0x58
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	2244      	movs	r2, #68	@ 0x44
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f004 f8ee 	bl	80048e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	463b      	mov	r3, r7
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000712:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000716:	f001 f99b 	bl	8001a50 <HAL_PWREx_ControlVoltageScaling>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000720:	f000 f8a6 	bl	8000870 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000724:	2302      	movs	r3, #2
 8000726:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000728:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800072c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800072e:	2310      	movs	r3, #16
 8000730:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000732:	2302      	movs	r3, #2
 8000734:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000736:	2302      	movs	r3, #2
 8000738:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800073a:	2301      	movs	r3, #1
 800073c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800073e:	230a      	movs	r3, #10
 8000740:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000742:	2307      	movs	r3, #7
 8000744:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000746:	2302      	movs	r3, #2
 8000748:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800074a:	2302      	movs	r3, #2
 800074c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4618      	mov	r0, r3
 8000754:	f001 f9d2 	bl	8001afc <HAL_RCC_OscConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800075e:	f000 f887 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000762:	230f      	movs	r3, #15
 8000764:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000766:	2303      	movs	r3, #3
 8000768:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000776:	463b      	mov	r3, r7
 8000778:	2104      	movs	r1, #4
 800077a:	4618      	mov	r0, r3
 800077c:	f001 fdd2 	bl	8002324 <HAL_RCC_ClockConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000786:	f000 f873 	bl	8000870 <Error_Handler>
  }
}
 800078a:	bf00      	nop
 800078c:	3758      	adds	r7, #88	@ 0x58
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000798:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 800079a:	4a15      	ldr	r2, [pc, #84]	@ (80007f0 <MX_USART2_UART_Init+0x5c>)
 800079c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	@ (80007ec <MX_USART2_UART_Init+0x58>)
 80007d8:	f002 fb04 	bl	8002de4 <HAL_UART_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007e2:	f000 f845 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000104 	.word	0x20000104
 80007f0:	40004400 	.word	0x40004400

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b088      	sub	sp, #32
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 030c 	add.w	r3, r7, #12
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080a:	4b18      	ldr	r3, [pc, #96]	@ (800086c <MX_GPIO_Init+0x78>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <MX_GPIO_Init+0x78>)
 8000810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <MX_GPIO_Init+0x78>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_GPIO_Init+0x78>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	4a11      	ldr	r2, [pc, #68]	@ (800086c <MX_GPIO_Init+0x78>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082e:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_GPIO_Init+0x78>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2132      	movs	r1, #50	@ 0x32
 800083e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000842:	f001 f8df 	bl	8001a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000846:	2332      	movs	r3, #50	@ 0x32
 8000848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084a:	2301      	movs	r3, #1
 800084c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	4619      	mov	r1, r3
 800085c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000860:	f000 ff56 	bl	8001710 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40021000 	.word	0x40021000

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <Error_Handler+0x8>

0800087c <sendData>:
extern uint8_t TxData[256];
extern UART_HandleTypeDef huart2;


void sendData (uint8_t *data, int size)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]

	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	b29b      	uxth	r3, r3
 800088a:	4619      	mov	r1, r3
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f000 fb5d 	bl	8000f4c <crc16>
 8000892:	4603      	mov	r3, r0
 8000894:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	4413      	add	r3, r2
 800089c:	89fa      	ldrh	r2, [r7, #14]
 800089e:	b2d2      	uxtb	r2, r2
 80008a0:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 80008a2:	89fb      	ldrh	r3, [r7, #14]
 80008a4:	0a1b      	lsrs	r3, r3, #8
 80008a6:	b299      	uxth	r1, r3
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	3301      	adds	r3, #1
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	4413      	add	r3, r2
 80008b0:	b2ca      	uxtb	r2, r1
 80008b2:	701a      	strb	r2, [r3, #0]
	/*for(int i=0; i<=(size+2); i++)
	{
		printf("%d\n",data[i]);
	}*/
	//printf("%d\n",data);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80008b4:	2201      	movs	r2, #1
 80008b6:	2120      	movs	r1, #32
 80008b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008bc:	f001 f8a2 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80008c0:	2064      	movs	r0, #100	@ 0x64
 80008c2:	f000 fd71 	bl	80013a8 <HAL_Delay>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	3302      	adds	r3, #2
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008d2:	6879      	ldr	r1, [r7, #4]
 80008d4:	4809      	ldr	r0, [pc, #36]	@ (80008fc <sendData+0x80>)
 80008d6:	f002 fad3 	bl	8002e80 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2120      	movs	r1, #32
 80008de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e2:	f001 f88f 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80008e6:	2064      	movs	r0, #100	@ 0x64
 80008e8:	f000 fd5e 	bl	80013a8 <HAL_Delay>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	printf("HELLO\n");
 80008ec:	4804      	ldr	r0, [pc, #16]	@ (8000900 <sendData+0x84>)
 80008ee:	f003 ff17 	bl	8004720 <puts>

}
 80008f2:	bf00      	nop
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000104 	.word	0x20000104
 8000900:	08005470 	.word	0x08005470

08000904 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <modbusException+0x38>)
 8000910:	781a      	ldrb	r2, [r3, #0]
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <modbusException+0x3c>)
 8000914:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <modbusException+0x38>)
 8000918:	785b      	ldrb	r3, [r3, #1]
 800091a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800091e:	b2da      	uxtb	r2, r3
 8000920:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <modbusException+0x3c>)
 8000922:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 8000924:	4a06      	ldr	r2, [pc, #24]	@ (8000940 <modbusException+0x3c>)
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800092a:	2103      	movs	r1, #3
 800092c:	4804      	ldr	r0, [pc, #16]	@ (8000940 <modbusException+0x3c>)
 800092e:	f7ff ffa5 	bl	800087c <sendData>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	2000018c 	.word	0x2000018c
 8000940:	2000028c 	.word	0x2000028c

08000944 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800094a:	4b34      	ldr	r3, [pc, #208]	@ (8000a1c <readHoldingRegs+0xd8>)
 800094c:	789b      	ldrb	r3, [r3, #2]
 800094e:	021b      	lsls	r3, r3, #8
 8000950:	b21a      	sxth	r2, r3
 8000952:	4b32      	ldr	r3, [pc, #200]	@ (8000a1c <readHoldingRegs+0xd8>)
 8000954:	78db      	ldrb	r3, [r3, #3]
 8000956:	b21b      	sxth	r3, r3
 8000958:	4313      	orrs	r3, r2
 800095a:	b21b      	sxth	r3, r3
 800095c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800095e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a1c <readHoldingRegs+0xd8>)
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	021b      	lsls	r3, r3, #8
 8000964:	b21a      	sxth	r2, r3
 8000966:	4b2d      	ldr	r3, [pc, #180]	@ (8000a1c <readHoldingRegs+0xd8>)
 8000968:	795b      	ldrb	r3, [r3, #5]
 800096a:	b21b      	sxth	r3, r3
 800096c:	4313      	orrs	r3, r2
 800096e:	b21b      	sxth	r3, r3
 8000970:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 8000972:	887b      	ldrh	r3, [r7, #2]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d002      	beq.n	800097e <readHoldingRegs+0x3a>
 8000978:	887b      	ldrh	r3, [r7, #2]
 800097a:	2b7d      	cmp	r3, #125	@ 0x7d
 800097c:	d904      	bls.n	8000988 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800097e:	2003      	movs	r0, #3
 8000980:	f7ff ffc0 	bl	8000904 <modbusException>
		return 0;
 8000984:	2300      	movs	r3, #0
 8000986:	e044      	b.n	8000a12 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8000988:	89fa      	ldrh	r2, [r7, #14]
 800098a:	887b      	ldrh	r3, [r7, #2]
 800098c:	4413      	add	r3, r2
 800098e:	b29b      	uxth	r3, r3
 8000990:	3b01      	subs	r3, #1
 8000992:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8000994:	883b      	ldrh	r3, [r7, #0]
 8000996:	2b31      	cmp	r3, #49	@ 0x31
 8000998:	d904      	bls.n	80009a4 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800099a:	2002      	movs	r0, #2
 800099c:	f7ff ffb2 	bl	8000904 <modbusException>
		return 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	e036      	b.n	8000a12 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80009a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <readHoldingRegs+0xdc>)
 80009a6:	220b      	movs	r2, #11
 80009a8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80009aa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <readHoldingRegs+0xd8>)
 80009ac:	785a      	ldrb	r2, [r3, #1]
 80009ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <readHoldingRegs+0xdc>)
 80009b0:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 80009b2:	887b      	ldrh	r3, [r7, #2]
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <readHoldingRegs+0xdc>)
 80009bc:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80009be:	2303      	movs	r3, #3
 80009c0:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	e01b      	b.n	8000a00 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 80009c8:	89fb      	ldrh	r3, [r7, #14]
 80009ca:	4a16      	ldr	r2, [pc, #88]	@ (8000a24 <readHoldingRegs+0xe0>)
 80009cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009d0:	0a1b      	lsrs	r3, r3, #8
 80009d2:	b299      	uxth	r1, r3
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	60ba      	str	r2, [r7, #8]
 80009da:	b2c9      	uxtb	r1, r1
 80009dc:	4a10      	ldr	r2, [pc, #64]	@ (8000a20 <readHoldingRegs+0xdc>)
 80009de:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80009e0:	89fb      	ldrh	r3, [r7, #14]
 80009e2:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <readHoldingRegs+0xe0>)
 80009e4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	60ba      	str	r2, [r7, #8]
 80009ee:	b2c9      	uxtb	r1, r1
 80009f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <readHoldingRegs+0xdc>)
 80009f2:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80009f4:	89fb      	ldrh	r3, [r7, #14]
 80009f6:	3301      	adds	r3, #1
 80009f8:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3301      	adds	r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	dbdf      	blt.n	80009c8 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8000a08:	68b9      	ldr	r1, [r7, #8]
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <readHoldingRegs+0xdc>)
 8000a0c:	f7ff ff36 	bl	800087c <sendData>
	return 1;   // success
 8000a10:	2301      	movs	r3, #1
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3710      	adds	r7, #16
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	2000018c 	.word	0x2000018c
 8000a20:	2000028c 	.word	0x2000028c
 8000a24:	20000000 	.word	0x20000000

08000a28 <readInputRegs>:

uint8_t readInputRegs (void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8000a2e:	4b34      	ldr	r3, [pc, #208]	@ (8000b00 <readInputRegs+0xd8>)
 8000a30:	789b      	ldrb	r3, [r3, #2]
 8000a32:	021b      	lsls	r3, r3, #8
 8000a34:	b21a      	sxth	r2, r3
 8000a36:	4b32      	ldr	r3, [pc, #200]	@ (8000b00 <readInputRegs+0xd8>)
 8000a38:	78db      	ldrb	r3, [r3, #3]
 8000a3a:	b21b      	sxth	r3, r3
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	b21b      	sxth	r3, r3
 8000a40:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8000a42:	4b2f      	ldr	r3, [pc, #188]	@ (8000b00 <readInputRegs+0xd8>)
 8000a44:	791b      	ldrb	r3, [r3, #4]
 8000a46:	021b      	lsls	r3, r3, #8
 8000a48:	b21a      	sxth	r2, r3
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <readInputRegs+0xd8>)
 8000a4c:	795b      	ldrb	r3, [r3, #5]
 8000a4e:	b21b      	sxth	r3, r3
 8000a50:	4313      	orrs	r3, r2
 8000a52:	b21b      	sxth	r3, r3
 8000a54:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 8000a56:	887b      	ldrh	r3, [r7, #2]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d002      	beq.n	8000a62 <readInputRegs+0x3a>
 8000a5c:	887b      	ldrh	r3, [r7, #2]
 8000a5e:	2b7d      	cmp	r3, #125	@ 0x7d
 8000a60:	d904      	bls.n	8000a6c <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8000a62:	2003      	movs	r0, #3
 8000a64:	f7ff ff4e 	bl	8000904 <modbusException>
		return 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	e044      	b.n	8000af6 <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8000a6c:	89fa      	ldrh	r2, [r7, #14]
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	4413      	add	r3, r2
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	3b01      	subs	r3, #1
 8000a76:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8000a78:	883b      	ldrh	r3, [r7, #0]
 8000a7a:	2b31      	cmp	r3, #49	@ 0x31
 8000a7c:	d904      	bls.n	8000a88 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f7ff ff40 	bl	8000904 <modbusException>
		return 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	e036      	b.n	8000af6 <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8000a88:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <readInputRegs+0xdc>)
 8000a8a:	220b      	movs	r2, #11
 8000a8c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <readInputRegs+0xd8>)
 8000a90:	785a      	ldrb	r2, [r3, #1]
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <readInputRegs+0xdc>)
 8000a94:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 8000a96:	887b      	ldrh	r3, [r7, #2]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	b2da      	uxtb	r2, r3
 8000a9e:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <readInputRegs+0xdc>)
 8000aa0:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	e01b      	b.n	8000ae4 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8000aac:	89fb      	ldrh	r3, [r7, #14]
 8000aae:	4a16      	ldr	r2, [pc, #88]	@ (8000b08 <readInputRegs+0xe0>)
 8000ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ab4:	0a1b      	lsrs	r3, r3, #8
 8000ab6:	b299      	uxth	r1, r3
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	60ba      	str	r2, [r7, #8]
 8000abe:	b2c9      	uxtb	r1, r1
 8000ac0:	4a10      	ldr	r2, [pc, #64]	@ (8000b04 <readInputRegs+0xdc>)
 8000ac2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8000ac4:	89fb      	ldrh	r3, [r7, #14]
 8000ac6:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <readInputRegs+0xe0>)
 8000ac8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	1c5a      	adds	r2, r3, #1
 8000ad0:	60ba      	str	r2, [r7, #8]
 8000ad2:	b2c9      	uxtb	r1, r1
 8000ad4:	4a0b      	ldr	r2, [pc, #44]	@ (8000b04 <readInputRegs+0xdc>)
 8000ad6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 8000ad8:	89fb      	ldrh	r3, [r7, #14]
 8000ada:	3301      	adds	r3, #1
 8000adc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	887b      	ldrh	r3, [r7, #2]
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	dbdf      	blt.n	8000aac <readInputRegs+0x84>
	}
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <readInputRegs+0xdc>)
 8000af0:	f7ff fec4 	bl	800087c <sendData>
			{
			  	  printf("%d\n",TxData[i]);
			  	  HAL_Delay(100);
			}*/
	///////////////////
	return 1;   // success
 8000af4:	2301      	movs	r3, #1
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000018c 	.word	0x2000018c
 8000b04:	2000028c 	.word	0x2000028c
 8000b08:	08005478 	.word	0x08005478

08000b0c <readCoils>:

uint8_t readCoils (void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8000b12:	4b52      	ldr	r3, [pc, #328]	@ (8000c5c <readCoils+0x150>)
 8000b14:	789b      	ldrb	r3, [r3, #2]
 8000b16:	021b      	lsls	r3, r3, #8
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	4b50      	ldr	r3, [pc, #320]	@ (8000c5c <readCoils+0x150>)
 8000b1c:	78db      	ldrb	r3, [r3, #3]
 8000b1e:	b21b      	sxth	r3, r3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8000b26:	4b4d      	ldr	r3, [pc, #308]	@ (8000c5c <readCoils+0x150>)
 8000b28:	791b      	ldrb	r3, [r3, #4]
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	b21a      	sxth	r2, r3
 8000b2e:	4b4b      	ldr	r3, [pc, #300]	@ (8000c5c <readCoils+0x150>)
 8000b30:	795b      	ldrb	r3, [r3, #5]
 8000b32:	b21b      	sxth	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8000b3a:	893b      	ldrh	r3, [r7, #8]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <readCoils+0x3c>
 8000b40:	893b      	ldrh	r3, [r7, #8]
 8000b42:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000b46:	d904      	bls.n	8000b52 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8000b48:	2003      	movs	r0, #3
 8000b4a:	f7ff fedb 	bl	8000904 <modbusException>
		return 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e080      	b.n	8000c54 <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8000b52:	897a      	ldrh	r2, [r7, #10]
 8000b54:	893b      	ldrh	r3, [r7, #8]
 8000b56:	4413      	add	r3, r2
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8000b5e:	88fb      	ldrh	r3, [r7, #6]
 8000b60:	2bc7      	cmp	r3, #199	@ 0xc7
 8000b62:	d904      	bls.n	8000b6e <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8000b64:	2002      	movs	r0, #2
 8000b66:	f7ff fecd 	bl	8000904 <modbusException>
		return 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e072      	b.n	8000c54 <readCoils+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8000b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b72:	2100      	movs	r1, #0
 8000b74:	483a      	ldr	r0, [pc, #232]	@ (8000c60 <readCoils+0x154>)
 8000b76:	f003 feb3 	bl	80048e0 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8000b7a:	4b39      	ldr	r3, [pc, #228]	@ (8000c60 <readCoils+0x154>)
 8000b7c:	220b      	movs	r2, #11
 8000b7e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8000b80:	4b36      	ldr	r3, [pc, #216]	@ (8000c5c <readCoils+0x150>)
 8000b82:	785a      	ldrb	r2, [r3, #1]
 8000b84:	4b36      	ldr	r3, [pc, #216]	@ (8000c60 <readCoils+0x154>)
 8000b86:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8000b88:	893b      	ldrh	r3, [r7, #8]
 8000b8a:	08db      	lsrs	r3, r3, #3
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	893a      	ldrh	r2, [r7, #8]
 8000b92:	f002 0207 	and.w	r2, r2, #7
 8000b96:	b292      	uxth	r2, r2
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	bf14      	ite	ne
 8000b9c:	2201      	movne	r2, #1
 8000b9e:	2200      	moveq	r2, #0
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	4413      	add	r3, r2
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c60 <readCoils+0x154>)
 8000ba8:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8000baa:	2303      	movs	r3, #3
 8000bac:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8000bae:	897b      	ldrh	r3, [r7, #10]
 8000bb0:	08db      	lsrs	r3, r3, #3
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8000bb6:	897b      	ldrh	r3, [r7, #10]
 8000bb8:	f003 0307 	and.w	r3, r3, #7
 8000bbc:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	e033      	b.n	8000c30 <readCoils+0x124>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8000bc8:	4a25      	ldr	r2, [pc, #148]	@ (8000c60 <readCoils+0x154>)
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b25a      	sxtb	r2, r3
 8000bd2:	4924      	ldr	r1, [pc, #144]	@ (8000c64 <readCoils+0x158>)
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	440b      	add	r3, r1
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	8afb      	ldrh	r3, [r7, #22]
 8000bde:	fa41 f303 	asr.w	r3, r1, r3
 8000be2:	f003 0101 	and.w	r1, r3, #1
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	b25b      	sxtb	r3, r3
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	b25b      	sxtb	r3, r3
 8000bf2:	b2d9      	uxtb	r1, r3
 8000bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c60 <readCoils+0x154>)
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	460a      	mov	r2, r1
 8000bfc:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	3301      	adds	r3, #1
 8000c02:	613b      	str	r3, [r7, #16]
 8000c04:	8afb      	ldrh	r3, [r7, #22]
 8000c06:	3301      	adds	r3, #1
 8000c08:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	2b07      	cmp	r3, #7
 8000c0e:	dd04      	ble.n	8000c1a <readCoils+0x10e>
		{
			indxPosition = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
			indx++;
 8000c14:	69fb      	ldr	r3, [r7, #28]
 8000c16:	3301      	adds	r3, #1
 8000c18:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8000c1a:	8afb      	ldrh	r3, [r7, #22]
 8000c1c:	2b07      	cmp	r3, #7
 8000c1e:	d904      	bls.n	8000c2a <readCoils+0x11e>
		{
			bitPosition=0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	3301      	adds	r3, #1
 8000c28:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	893b      	ldrh	r3, [r7, #8]
 8000c32:	68fa      	ldr	r2, [r7, #12]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dbc7      	blt.n	8000bc8 <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8000c38:	893b      	ldrh	r3, [r7, #8]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <readCoils+0x13e>
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	3301      	adds	r3, #1
 8000c48:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8000c4a:	69f9      	ldr	r1, [r7, #28]
 8000c4c:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <readCoils+0x154>)
 8000c4e:	f7ff fe15 	bl	800087c <sendData>
	return 1;   // success
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3720      	adds	r7, #32
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	2000018c 	.word	0x2000018c
 8000c60:	2000028c 	.word	0x2000028c
 8000c64:	20000064 	.word	0x20000064

08000c68 <readInputs>:

uint8_t readInputs (void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b088      	sub	sp, #32
 8000c6c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8000c6e:	4b52      	ldr	r3, [pc, #328]	@ (8000db8 <readInputs+0x150>)
 8000c70:	789b      	ldrb	r3, [r3, #2]
 8000c72:	021b      	lsls	r3, r3, #8
 8000c74:	b21a      	sxth	r2, r3
 8000c76:	4b50      	ldr	r3, [pc, #320]	@ (8000db8 <readInputs+0x150>)
 8000c78:	78db      	ldrb	r3, [r3, #3]
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	b21b      	sxth	r3, r3
 8000c80:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8000c82:	4b4d      	ldr	r3, [pc, #308]	@ (8000db8 <readInputs+0x150>)
 8000c84:	791b      	ldrb	r3, [r3, #4]
 8000c86:	021b      	lsls	r3, r3, #8
 8000c88:	b21a      	sxth	r2, r3
 8000c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000db8 <readInputs+0x150>)
 8000c8c:	795b      	ldrb	r3, [r3, #5]
 8000c8e:	b21b      	sxth	r3, r3
 8000c90:	4313      	orrs	r3, r2
 8000c92:	b21b      	sxth	r3, r3
 8000c94:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8000c96:	893b      	ldrh	r3, [r7, #8]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d003      	beq.n	8000ca4 <readInputs+0x3c>
 8000c9c:	893b      	ldrh	r3, [r7, #8]
 8000c9e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000ca2:	d904      	bls.n	8000cae <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8000ca4:	2003      	movs	r0, #3
 8000ca6:	f7ff fe2d 	bl	8000904 <modbusException>
		return 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	e080      	b.n	8000db0 <readInputs+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8000cae:	897a      	ldrh	r2, [r7, #10]
 8000cb0:	893b      	ldrh	r3, [r7, #8]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	2bc7      	cmp	r3, #199	@ 0xc7
 8000cbe:	d904      	bls.n	8000cca <readInputs+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8000cc0:	2002      	movs	r0, #2
 8000cc2:	f7ff fe1f 	bl	8000904 <modbusException>
		return 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e072      	b.n	8000db0 <readInputs+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8000cca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cce:	2100      	movs	r1, #0
 8000cd0:	483a      	ldr	r0, [pc, #232]	@ (8000dbc <readInputs+0x154>)
 8000cd2:	f003 fe05 	bl	80048e0 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8000cd6:	4b39      	ldr	r3, [pc, #228]	@ (8000dbc <readInputs+0x154>)
 8000cd8:	220b      	movs	r2, #11
 8000cda:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8000cdc:	4b36      	ldr	r3, [pc, #216]	@ (8000db8 <readInputs+0x150>)
 8000cde:	785a      	ldrb	r2, [r3, #1]
 8000ce0:	4b36      	ldr	r3, [pc, #216]	@ (8000dbc <readInputs+0x154>)
 8000ce2:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8000ce4:	893b      	ldrh	r3, [r7, #8]
 8000ce6:	08db      	lsrs	r3, r3, #3
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	893a      	ldrh	r2, [r7, #8]
 8000cee:	f002 0207 	and.w	r2, r2, #7
 8000cf2:	b292      	uxth	r2, r2
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	bf14      	ite	ne
 8000cf8:	2201      	movne	r2, #1
 8000cfa:	2200      	moveq	r2, #0
 8000cfc:	b2d2      	uxtb	r2, r2
 8000cfe:	4413      	add	r3, r2
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4b2e      	ldr	r3, [pc, #184]	@ (8000dbc <readInputs+0x154>)
 8000d04:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8000d06:	2303      	movs	r3, #3
 8000d08:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8000d0a:	897b      	ldrh	r3, [r7, #10]
 8000d0c:	08db      	lsrs	r3, r3, #3
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8000d12:	897b      	ldrh	r3, [r7, #10]
 8000d14:	f003 0307 	and.w	r3, r3, #7
 8000d18:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	e033      	b.n	8000d8c <readInputs+0x124>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8000d24:	4a25      	ldr	r2, [pc, #148]	@ (8000dbc <readInputs+0x154>)
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	4413      	add	r3, r2
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b25a      	sxtb	r2, r3
 8000d2e:	4924      	ldr	r1, [pc, #144]	@ (8000dc0 <readInputs+0x158>)
 8000d30:	69bb      	ldr	r3, [r7, #24]
 8000d32:	440b      	add	r3, r1
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	8afb      	ldrh	r3, [r7, #22]
 8000d3a:	fa41 f303 	asr.w	r3, r1, r3
 8000d3e:	f003 0101 	and.w	r1, r3, #1
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	fa01 f303 	lsl.w	r3, r1, r3
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	b2d9      	uxtb	r1, r3
 8000d50:	4a1a      	ldr	r2, [pc, #104]	@ (8000dbc <readInputs+0x154>)
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	4413      	add	r3, r2
 8000d56:	460a      	mov	r2, r1
 8000d58:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	8afb      	ldrh	r3, [r7, #22]
 8000d62:	3301      	adds	r3, #1
 8000d64:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	2b07      	cmp	r3, #7
 8000d6a:	dd04      	ble.n	8000d76 <readInputs+0x10e>
		{
			indxPosition = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	613b      	str	r3, [r7, #16]
			indx++;
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	3301      	adds	r3, #1
 8000d74:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8000d76:	8afb      	ldrh	r3, [r7, #22]
 8000d78:	2b07      	cmp	r3, #7
 8000d7a:	d904      	bls.n	8000d86 <readInputs+0x11e>
		{
			bitPosition=0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	3301      	adds	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	893b      	ldrh	r3, [r7, #8]
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	dbc7      	blt.n	8000d24 <readInputs+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8000d94:	893b      	ldrh	r3, [r7, #8]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <readInputs+0x13e>
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	3301      	adds	r3, #1
 8000da4:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8000da6:	69f9      	ldr	r1, [r7, #28]
 8000da8:	4804      	ldr	r0, [pc, #16]	@ (8000dbc <readInputs+0x154>)
 8000daa:	f7ff fd67 	bl	800087c <sendData>
	return 1;   // success
 8000dae:	2301      	movs	r3, #1
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3720      	adds	r7, #32
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2000018c 	.word	0x2000018c
 8000dbc:	2000028c 	.word	0x2000028c
 8000dc0:	080054dc 	.word	0x080054dc

08000dc4 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8000dca:	4b38      	ldr	r3, [pc, #224]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000dcc:	789b      	ldrb	r3, [r3, #2]
 8000dce:	021b      	lsls	r3, r3, #8
 8000dd0:	b21a      	sxth	r2, r3
 8000dd2:	4b36      	ldr	r3, [pc, #216]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000dd4:	78db      	ldrb	r3, [r3, #3]
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8000dde:	4b33      	ldr	r3, [pc, #204]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000de0:	791b      	ldrb	r3, [r3, #4]
 8000de2:	021b      	lsls	r3, r3, #8
 8000de4:	b21a      	sxth	r2, r3
 8000de6:	4b31      	ldr	r3, [pc, #196]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000de8:	795b      	ldrb	r3, [r3, #5]
 8000dea:	b21b      	sxth	r3, r3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d002      	beq.n	8000dfe <writeHoldingRegs+0x3a>
 8000df8:	887b      	ldrh	r3, [r7, #2]
 8000dfa:	2b7b      	cmp	r3, #123	@ 0x7b
 8000dfc:	d904      	bls.n	8000e08 <writeHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8000dfe:	2003      	movs	r0, #3
 8000e00:	f7ff fd80 	bl	8000904 <modbusException>
		return 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	e04c      	b.n	8000ea2 <writeHoldingRegs+0xde>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8000e08:	89fa      	ldrh	r2, [r7, #14]
 8000e0a:	887b      	ldrh	r3, [r7, #2]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	3b01      	subs	r3, #1
 8000e12:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8000e14:	883b      	ldrh	r3, [r7, #0]
 8000e16:	2b31      	cmp	r3, #49	@ 0x31
 8000e18:	d904      	bls.n	8000e24 <writeHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8000e1a:	2002      	movs	r0, #2
 8000e1c:	f7ff fd72 	bl	8000904 <modbusException>
		return 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	e03e      	b.n	8000ea2 <writeHoldingRegs+0xde>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 8000e24:	2307      	movs	r3, #7
 8000e26:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	e019      	b.n	8000e62 <writeHoldingRegs+0x9e>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	60ba      	str	r2, [r7, #8]
 8000e34:	4a1d      	ldr	r2, [pc, #116]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e36:	5cd3      	ldrb	r3, [r2, r3]
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	b21a      	sxth	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	1c59      	adds	r1, r3, #1
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	491a      	ldr	r1, [pc, #104]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e44:	5ccb      	ldrb	r3, [r1, r3]
 8000e46:	b21b      	sxth	r3, r3
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	b219      	sxth	r1, r3
 8000e4c:	89fb      	ldrh	r3, [r7, #14]
 8000e4e:	1c5a      	adds	r2, r3, #1
 8000e50:	81fa      	strh	r2, [r7, #14]
 8000e52:	461a      	mov	r2, r3
 8000e54:	b289      	uxth	r1, r1
 8000e56:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <writeHoldingRegs+0xec>)
 8000e58:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	887b      	ldrh	r3, [r7, #2]
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	429a      	cmp	r2, r3
 8000e68:	dbe1      	blt.n	8000e2e <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8000e6a:	4b12      	ldr	r3, [pc, #72]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e6c:	220b      	movs	r2, #11
 8000e6e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8000e70:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e72:	785a      	ldrb	r2, [r3, #1]
 8000e74:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e76:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8000e78:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e7a:	789a      	ldrb	r2, [r3, #2]
 8000e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e7e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8000e80:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e82:	78da      	ldrb	r2, [r3, #3]
 8000e84:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e86:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e8a:	791a      	ldrb	r2, [r3, #4]
 8000e8c:	4b09      	ldr	r3, [pc, #36]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e8e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <writeHoldingRegs+0xe8>)
 8000e92:	795a      	ldrb	r2, [r3, #5]
 8000e94:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e96:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8000e98:	2106      	movs	r1, #6
 8000e9a:	4806      	ldr	r0, [pc, #24]	@ (8000eb4 <writeHoldingRegs+0xf0>)
 8000e9c:	f7ff fcee 	bl	800087c <sendData>
	return 1;   // success
 8000ea0:	2301      	movs	r3, #1
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2000018c 	.word	0x2000018c
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	2000028c 	.word	0x2000028c

08000eb8 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8000ebe:	4b20      	ldr	r3, [pc, #128]	@ (8000f40 <writeSingleReg+0x88>)
 8000ec0:	789b      	ldrb	r3, [r3, #2]
 8000ec2:	021b      	lsls	r3, r3, #8
 8000ec4:	b21a      	sxth	r2, r3
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <writeSingleReg+0x88>)
 8000ec8:	78db      	ldrb	r3, [r3, #3]
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	2b31      	cmp	r3, #49	@ 0x31
 8000ed6:	d904      	bls.n	8000ee2 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8000ed8:	2002      	movs	r0, #2
 8000eda:	f7ff fd13 	bl	8000904 <modbusException>
		return 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	e029      	b.n	8000f36 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <writeSingleReg+0x88>)
 8000ee4:	791b      	ldrb	r3, [r3, #4]
 8000ee6:	021b      	lsls	r3, r3, #8
 8000ee8:	b21a      	sxth	r2, r3
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <writeSingleReg+0x88>)
 8000eec:	795b      	ldrb	r3, [r3, #5]
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	b21a      	sxth	r2, r3
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	b291      	uxth	r1, r2
 8000ef8:	4a12      	ldr	r2, [pc, #72]	@ (8000f44 <writeSingleReg+0x8c>)
 8000efa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8000efe:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <writeSingleReg+0x90>)
 8000f00:	220b      	movs	r2, #11
 8000f02:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8000f04:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <writeSingleReg+0x88>)
 8000f06:	785a      	ldrb	r2, [r3, #1]
 8000f08:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <writeSingleReg+0x90>)
 8000f0a:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <writeSingleReg+0x88>)
 8000f0e:	789a      	ldrb	r2, [r3, #2]
 8000f10:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <writeSingleReg+0x90>)
 8000f12:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8000f14:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <writeSingleReg+0x88>)
 8000f16:	78da      	ldrb	r2, [r3, #3]
 8000f18:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <writeSingleReg+0x90>)
 8000f1a:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 8000f1c:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <writeSingleReg+0x88>)
 8000f1e:	791a      	ldrb	r2, [r3, #4]
 8000f20:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <writeSingleReg+0x90>)
 8000f22:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <writeSingleReg+0x88>)
 8000f26:	795a      	ldrb	r2, [r3, #5]
 8000f28:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <writeSingleReg+0x90>)
 8000f2a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8000f2c:	2106      	movs	r1, #6
 8000f2e:	4806      	ldr	r0, [pc, #24]	@ (8000f48 <writeSingleReg+0x90>)
 8000f30:	f7ff fca4 	bl	800087c <sendData>
	return 1;   // success
 8000f34:	2301      	movs	r3, #1
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2000018c 	.word	0x2000018c
 8000f44:	20000000 	.word	0x20000000
 8000f48:	2000028c 	.word	0x2000028c

08000f4c <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8000f58:	23ff      	movs	r3, #255	@ 0xff
 8000f5a:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8000f5c:	23ff      	movs	r3, #255	@ 0xff
 8000f5e:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8000f60:	e013      	b.n	8000f8a <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	1c5a      	adds	r2, r3, #1
 8000f66:	607a      	str	r2, [r7, #4]
 8000f68:	781a      	ldrb	r2, [r3, #0]
 8000f6a:	7bbb      	ldrb	r3, [r7, #14]
 8000f6c:	4053      	eors	r3, r2
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8000f72:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb0 <crc16+0x64>)
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4413      	add	r3, r2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	4053      	eors	r3, r2
 8000f7e:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8000f80:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb4 <crc16+0x68>)
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	4413      	add	r3, r2
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8000f8a:	887b      	ldrh	r3, [r7, #2]
 8000f8c:	1e5a      	subs	r2, r3, #1
 8000f8e:	807a      	strh	r2, [r7, #2]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1e6      	bne.n	8000f62 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	b29b      	uxth	r3, r3
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	080054f8 	.word	0x080054f8
 8000fb4:	080055f8 	.word	0x080055f8

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fca:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000

08001000 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b0a2      	sub	sp, #136	@ 0x88
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2260      	movs	r2, #96	@ 0x60
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fc5d 	bl	80048e0 <memset>
  if(huart->Instance==USART2)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a24      	ldr	r2, [pc, #144]	@ (80010bc <HAL_UART_MspInit+0xbc>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d140      	bne.n	80010b2 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001030:	2302      	movs	r3, #2
 8001032:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001034:	2300      	movs	r3, #0
 8001036:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4618      	mov	r0, r3
 800103e:	f001 fb95 	bl	800276c <HAL_RCCEx_PeriphCLKConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001048:	f7ff fc12 	bl	8000870 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800104c:	4b1c      	ldr	r3, [pc, #112]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 800104e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001050:	4a1b      	ldr	r2, [pc, #108]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 8001052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001056:	6593      	str	r3, [r2, #88]	@ 0x58
 8001058:	4b19      	ldr	r3, [pc, #100]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 800105a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001064:	4b16      	ldr	r3, [pc, #88]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 8001066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001068:	4a15      	ldr	r2, [pc, #84]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 800106a:	f043 0301 	orr.w	r3, r3, #1
 800106e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001070:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <HAL_UART_MspInit+0xc0>)
 8001072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800107c:	230c      	movs	r3, #12
 800107e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800108e:	2307      	movs	r3, #7
 8001090:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001098:	4619      	mov	r1, r3
 800109a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109e:	f000 fb37 	bl	8001710 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2100      	movs	r1, #0
 80010a6:	2026      	movs	r0, #38	@ 0x26
 80010a8:	f000 fa7d 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010ac:	2026      	movs	r0, #38	@ 0x26
 80010ae:	f000 fa96 	bl	80015de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010b2:	bf00      	nop
 80010b4:	3788      	adds	r7, #136	@ 0x88
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40004400 	.word	0x40004400
 80010c0:	40021000 	.word	0x40021000

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <NMI_Handler+0x4>

080010cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <HardFault_Handler+0x4>

080010d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <MemManage_Handler+0x4>

080010dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <BusFault_Handler+0x4>

080010e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <UsageFault_Handler+0x4>

080010ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111a:	f000 f925 	bl	8001368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <USART2_IRQHandler+0x10>)
 800112a:	f001 ff33 	bl	8002f94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000104 	.word	0x20000104

08001138 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e00a      	b.n	8001160 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800114a:	f3af 8000 	nop.w
 800114e:	4601      	mov	r1, r0
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	60ba      	str	r2, [r7, #8]
 8001156:	b2ca      	uxtb	r2, r1
 8001158:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	dbf0      	blt.n	800114a <_read+0x12>
  }

  return len;
 8001168:	687b      	ldr	r3, [r7, #4]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
 8001192:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800119a:	605a      	str	r2, [r3, #4]
  return 0;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <_isatty>:

int _isatty(int file)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011b2:	2301      	movs	r3, #1
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e4:	4a14      	ldr	r2, [pc, #80]	@ (8001238 <_sbrk+0x5c>)
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <_sbrk+0x60>)
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f0:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f8:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <_sbrk+0x64>)
 80011fa:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <_sbrk+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800120c:	f003 fbb6 	bl	800497c <__errno>
 8001210:	4603      	mov	r3, r0
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	e009      	b.n	8001230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <_sbrk+0x64>)
 800122c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20010000 	.word	0x20010000
 800123c:	00000400 	.word	0x00000400
 8001240:	2000038c 	.word	0x2000038c
 8001244:	200004e0 	.word	0x200004e0

08001248 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800124c:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <SystemInit+0x20>)
 800124e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001252:	4a05      	ldr	r2, [pc, #20]	@ (8001268 <SystemInit+0x20>)
 8001254:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001258:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800126c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001270:	f7ff ffea 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001274:	480c      	ldr	r0, [pc, #48]	@ (80012a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001276:	490d      	ldr	r1, [pc, #52]	@ (80012ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <LoopForever+0xe>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800127c:	e002      	b.n	8001284 <LoopCopyDataInit>

0800127e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001282:	3304      	adds	r3, #4

08001284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001288:	d3f9      	bcc.n	800127e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128a:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800128c:	4c0a      	ldr	r4, [pc, #40]	@ (80012b8 <LoopForever+0x16>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001290:	e001      	b.n	8001296 <LoopFillZerobss>

08001292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001294:	3204      	adds	r2, #4

08001296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001298:	d3fb      	bcc.n	8001292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800129a:	f003 fb75 	bl	8004988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800129e:	f7ff fa11 	bl	80006c4 <main>

080012a2 <LoopForever>:

LoopForever:
    b LoopForever
 80012a2:	e7fe      	b.n	80012a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80012a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012ac:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 80012b0:	08005784 	.word	0x08005784
  ldr r2, =_sbss
 80012b4:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 80012b8:	200004e0 	.word	0x200004e0

080012bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC1_IRQHandler>

080012be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012c4:	2300      	movs	r3, #0
 80012c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 f961 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ce:	200f      	movs	r0, #15
 80012d0:	f000 f80e 	bl	80012f0 <HAL_InitTick>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d002      	beq.n	80012e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	71fb      	strb	r3, [r7, #7]
 80012de:	e001      	b.n	80012e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012e0:	f7ff fe6a 	bl	8000fb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <HAL_InitTick+0x6c>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d023      	beq.n	800134c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001304:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <HAL_InitTick+0x70>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <HAL_InitTick+0x6c>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4619      	mov	r1, r3
 800130e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001312:	fbb3 f3f1 	udiv	r3, r3, r1
 8001316:	fbb2 f3f3 	udiv	r3, r2, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f96d 	bl	80015fa <HAL_SYSTICK_Config>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10f      	bne.n	8001346 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b0f      	cmp	r3, #15
 800132a:	d809      	bhi.n	8001340 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800132c:	2200      	movs	r2, #0
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f000 f937 	bl	80015a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001338:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <HAL_InitTick+0x74>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	e007      	b.n	8001350 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	73fb      	strb	r3, [r7, #15]
 8001344:	e004      	b.n	8001350 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	73fb      	strb	r3, [r7, #15]
 800134a:	e001      	b.n	8001350 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001350:	7bfb      	ldrb	r3, [r7, #15]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000088 	.word	0x20000088
 8001360:	20000080 	.word	0x20000080
 8001364:	20000084 	.word	0x20000084

08001368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <HAL_IncTick+0x20>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	461a      	mov	r2, r3
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_IncTick+0x24>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	4a04      	ldr	r2, [pc, #16]	@ (800138c <HAL_IncTick+0x24>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000088 	.word	0x20000088
 800138c:	20000390 	.word	0x20000390

08001390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return uwTick;
 8001394:	4b03      	ldr	r3, [pc, #12]	@ (80013a4 <HAL_GetTick+0x14>)
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	4618      	mov	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000390 	.word	0x20000390

080013a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b0:	f7ff ffee 	bl	8001390 <HAL_GetTick>
 80013b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c0:	d005      	beq.n	80013ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <HAL_Delay+0x44>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	461a      	mov	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ce:	bf00      	nop
 80013d0:	f7ff ffde 	bl	8001390 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	68fa      	ldr	r2, [r7, #12]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d8f7      	bhi.n	80013d0 <HAL_Delay+0x28>
  {
  }
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000088 	.word	0x20000088

080013f0 <__NVIC_SetPriorityGrouping>:
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800140c:	4013      	ands	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001418:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800141c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001422:	4a04      	ldr	r2, [pc, #16]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	60d3      	str	r3, [r2, #12]
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_GetPriorityGrouping>:
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <__NVIC_GetPriorityGrouping+0x18>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	f003 0307 	and.w	r3, r3, #7
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_EnableIRQ>:
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	2b00      	cmp	r3, #0
 8001464:	db0b      	blt.n	800147e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f003 021f 	and.w	r2, r3, #31
 800146c:	4907      	ldr	r1, [pc, #28]	@ (800148c <__NVIC_EnableIRQ+0x38>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	2001      	movs	r0, #1
 8001476:	fa00 f202 	lsl.w	r2, r0, r2
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000e100 	.word	0xe000e100

08001490 <__NVIC_SetPriority>:
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	@ (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	@ (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	@ 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	@ 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <SysTick_Config>:
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800155c:	d301      	bcc.n	8001562 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800155e:	2301      	movs	r3, #1
 8001560:	e00f      	b.n	8001582 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <SysTick_Config+0x40>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156a:	210f      	movs	r1, #15
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f7ff ff8e 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	4b05      	ldr	r3, [pc, #20]	@ (800158c <SysTick_Config+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	4b04      	ldr	r3, [pc, #16]	@ (800158c <SysTick_Config+0x40>)
 800157c:	2207      	movs	r2, #7
 800157e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff29 	bl	80013f0 <__NVIC_SetPriorityGrouping>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015b8:	f7ff ff3e 	bl	8001438 <__NVIC_GetPriorityGrouping>
 80015bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	6978      	ldr	r0, [r7, #20]
 80015c4:	f7ff ff8e 	bl	80014e4 <NVIC_EncodePriority>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ff5d 	bl	8001490 <__NVIC_SetPriority>
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff31 	bl	8001454 <__NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ffa2 	bl	800154c <SysTick_Config>
 8001608:	4603      	mov	r3, r0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001612:	b480      	push	{r7}
 8001614:	b085      	sub	sp, #20
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d008      	beq.n	800163c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2204      	movs	r2, #4
 800162e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e022      	b.n	8001682 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 020e 	bic.w	r2, r2, #14
 800164a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 0201 	bic.w	r2, r2, #1
 800165a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001660:	f003 021c 	and.w	r2, r3, #28
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	2101      	movs	r1, #1
 800166a:	fa01 f202 	lsl.w	r2, r1, r2
 800166e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001680:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b084      	sub	sp, #16
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001696:	2300      	movs	r3, #0
 8001698:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d005      	beq.n	80016b2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2204      	movs	r2, #4
 80016aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	e029      	b.n	8001706 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f022 020e 	bic.w	r2, r2, #14
 80016c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 0201 	bic.w	r2, r2, #1
 80016d0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f003 021c 	and.w	r2, r3, #28
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	2101      	movs	r1, #1
 80016e0:	fa01 f202 	lsl.w	r2, r1, r2
 80016e4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	4798      	blx	r3
    }
  }
  return status;
 8001706:	7bfb      	ldrb	r3, [r7, #15]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001710:	b480      	push	{r7}
 8001712:	b087      	sub	sp, #28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800171e:	e154      	b.n	80019ca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	2101      	movs	r1, #1
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	fa01 f303 	lsl.w	r3, r1, r3
 800172c:	4013      	ands	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 8146 	beq.w	80019c4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	2b01      	cmp	r3, #1
 8001742:	d005      	beq.n	8001750 <HAL_GPIO_Init+0x40>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d130      	bne.n	80017b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	68da      	ldr	r2, [r3, #12]
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	4313      	orrs	r3, r2
 8001778:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001786:	2201      	movs	r2, #1
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	091b      	lsrs	r3, r3, #4
 800179c:	f003 0201 	and.w	r2, r3, #1
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d017      	beq.n	80017ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	2203      	movs	r2, #3
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	4013      	ands	r3, r2
 80017d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 0303 	and.w	r3, r3, #3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d123      	bne.n	8001842 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	08da      	lsrs	r2, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3208      	adds	r2, #8
 8001802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001806:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	220f      	movs	r2, #15
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	691a      	ldr	r2, [r3, #16]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4313      	orrs	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	08da      	lsrs	r2, r3, #3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3208      	adds	r2, #8
 800183c:	6939      	ldr	r1, [r7, #16]
 800183e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	2203      	movs	r2, #3
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 0203 	and.w	r2, r3, #3
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4313      	orrs	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800187e:	2b00      	cmp	r3, #0
 8001880:	f000 80a0 	beq.w	80019c4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001884:	4b58      	ldr	r3, [pc, #352]	@ (80019e8 <HAL_GPIO_Init+0x2d8>)
 8001886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001888:	4a57      	ldr	r2, [pc, #348]	@ (80019e8 <HAL_GPIO_Init+0x2d8>)
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001890:	4b55      	ldr	r3, [pc, #340]	@ (80019e8 <HAL_GPIO_Init+0x2d8>)
 8001892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800189c:	4a53      	ldr	r2, [pc, #332]	@ (80019ec <HAL_GPIO_Init+0x2dc>)
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	089b      	lsrs	r3, r3, #2
 80018a2:	3302      	adds	r3, #2
 80018a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	f003 0303 	and.w	r3, r3, #3
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	220f      	movs	r2, #15
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018c6:	d019      	beq.n	80018fc <HAL_GPIO_Init+0x1ec>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a49      	ldr	r2, [pc, #292]	@ (80019f0 <HAL_GPIO_Init+0x2e0>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d013      	beq.n	80018f8 <HAL_GPIO_Init+0x1e8>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a48      	ldr	r2, [pc, #288]	@ (80019f4 <HAL_GPIO_Init+0x2e4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d00d      	beq.n	80018f4 <HAL_GPIO_Init+0x1e4>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a47      	ldr	r2, [pc, #284]	@ (80019f8 <HAL_GPIO_Init+0x2e8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d007      	beq.n	80018f0 <HAL_GPIO_Init+0x1e0>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a46      	ldr	r2, [pc, #280]	@ (80019fc <HAL_GPIO_Init+0x2ec>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d101      	bne.n	80018ec <HAL_GPIO_Init+0x1dc>
 80018e8:	2304      	movs	r3, #4
 80018ea:	e008      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018ec:	2307      	movs	r3, #7
 80018ee:	e006      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f0:	2303      	movs	r3, #3
 80018f2:	e004      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f4:	2302      	movs	r3, #2
 80018f6:	e002      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018f8:	2301      	movs	r3, #1
 80018fa:	e000      	b.n	80018fe <HAL_GPIO_Init+0x1ee>
 80018fc:	2300      	movs	r3, #0
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	f002 0203 	and.w	r2, r2, #3
 8001904:	0092      	lsls	r2, r2, #2
 8001906:	4093      	lsls	r3, r2
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	4313      	orrs	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800190e:	4937      	ldr	r1, [pc, #220]	@ (80019ec <HAL_GPIO_Init+0x2dc>)
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	089b      	lsrs	r3, r3, #2
 8001914:	3302      	adds	r3, #2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800191c:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	43db      	mvns	r3, r3
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4013      	ands	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001940:	4a2f      	ldr	r2, [pc, #188]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001946:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	43db      	mvns	r3, r3
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	4013      	ands	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d003      	beq.n	800196a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800196a:	4a25      	ldr	r2, [pc, #148]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001970:	4b23      	ldr	r3, [pc, #140]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	43db      	mvns	r3, r3
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001994:	4a1a      	ldr	r2, [pc, #104]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800199a:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	43db      	mvns	r3, r3
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4013      	ands	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019be:	4a10      	ldr	r2, [pc, #64]	@ (8001a00 <HAL_GPIO_Init+0x2f0>)
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	3301      	adds	r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	fa22 f303 	lsr.w	r3, r2, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f47f aea3 	bne.w	8001720 <HAL_GPIO_Init+0x10>
  }
}
 80019da:	bf00      	nop
 80019dc:	bf00      	nop
 80019de:	371c      	adds	r7, #28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010000 	.word	0x40010000
 80019f0:	48000400 	.word	0x48000400
 80019f4:	48000800 	.word	0x48000800
 80019f8:	48000c00 	.word	0x48000c00
 80019fc:	48001000 	.word	0x48001000
 8001a00:	40010400 	.word	0x40010400

08001a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	807b      	strh	r3, [r7, #2]
 8001a10:	4613      	mov	r3, r2
 8001a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a14:	787b      	ldrb	r3, [r7, #1]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a20:	e002      	b.n	8001a28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a38:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <HAL_PWREx_GetVoltageRange+0x18>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40007000 	.word	0x40007000

08001a50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a5e:	d130      	bne.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a60:	4b23      	ldr	r3, [pc, #140]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a6c:	d038      	beq.n	8001ae0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a6e:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a76:	4a1e      	ldr	r2, [pc, #120]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2232      	movs	r2, #50	@ 0x32
 8001a84:	fb02 f303 	mul.w	r3, r2, r3
 8001a88:	4a1b      	ldr	r2, [pc, #108]	@ (8001af8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0c9b      	lsrs	r3, r3, #18
 8001a90:	3301      	adds	r3, #1
 8001a92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a94:	e002      	b.n	8001a9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aa8:	d102      	bne.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f2      	bne.n	8001a96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001abc:	d110      	bne.n	8001ae0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e00f      	b.n	8001ae2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ace:	d007      	beq.n	8001ae0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ad0:	4b07      	ldr	r3, [pc, #28]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ad8:	4a05      	ldr	r2, [pc, #20]	@ (8001af0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ada:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ade:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40007000 	.word	0x40007000
 8001af4:	20000080 	.word	0x20000080
 8001af8:	431bde83 	.word	0x431bde83

08001afc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d102      	bne.n	8001b10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	f000 bc02 	b.w	8002314 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b10:	4b96      	ldr	r3, [pc, #600]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b1a:	4b94      	ldr	r3, [pc, #592]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0310 	and.w	r3, r3, #16
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 80e4 	beq.w	8001cfa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d007      	beq.n	8001b48 <HAL_RCC_OscConfig+0x4c>
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	2b0c      	cmp	r3, #12
 8001b3c:	f040 808b 	bne.w	8001c56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	f040 8087 	bne.w	8001c56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b48:	4b88      	ldr	r3, [pc, #544]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d005      	beq.n	8001b60 <HAL_RCC_OscConfig+0x64>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e3d9      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1a      	ldr	r2, [r3, #32]
 8001b64:	4b81      	ldr	r3, [pc, #516]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d004      	beq.n	8001b7a <HAL_RCC_OscConfig+0x7e>
 8001b70:	4b7e      	ldr	r3, [pc, #504]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b78:	e005      	b.n	8001b86 <HAL_RCC_OscConfig+0x8a>
 8001b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b80:	091b      	lsrs	r3, r3, #4
 8001b82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d223      	bcs.n	8001bd2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 fd8c 	bl	80026ac <RCC_SetFlashLatencyFromMSIRange>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e3ba      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b9e:	4b73      	ldr	r3, [pc, #460]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a72      	ldr	r2, [pc, #456]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001ba4:	f043 0308 	orr.w	r3, r3, #8
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	496d      	ldr	r1, [pc, #436]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bbc:	4b6b      	ldr	r3, [pc, #428]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	021b      	lsls	r3, r3, #8
 8001bca:	4968      	ldr	r1, [pc, #416]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
 8001bd0:	e025      	b.n	8001c1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bd2:	4b66      	ldr	r3, [pc, #408]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a65      	ldr	r2, [pc, #404]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bd8:	f043 0308 	orr.w	r3, r3, #8
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b63      	ldr	r3, [pc, #396]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4960      	ldr	r1, [pc, #384]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bf0:	4b5e      	ldr	r3, [pc, #376]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	021b      	lsls	r3, r3, #8
 8001bfe:	495b      	ldr	r1, [pc, #364]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 fd4c 	bl	80026ac <RCC_SetFlashLatencyFromMSIRange>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e37a      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c1e:	f000 fc81 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 8001c22:	4602      	mov	r2, r0
 8001c24:	4b51      	ldr	r3, [pc, #324]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	091b      	lsrs	r3, r3, #4
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	4950      	ldr	r1, [pc, #320]	@ (8001d70 <HAL_RCC_OscConfig+0x274>)
 8001c30:	5ccb      	ldrb	r3, [r1, r3]
 8001c32:	f003 031f 	and.w	r3, r3, #31
 8001c36:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3a:	4a4e      	ldr	r2, [pc, #312]	@ (8001d74 <HAL_RCC_OscConfig+0x278>)
 8001c3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c3e:	4b4e      	ldr	r3, [pc, #312]	@ (8001d78 <HAL_RCC_OscConfig+0x27c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fb54 	bl	80012f0 <HAL_InitTick>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d052      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	e35e      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d032      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c5e:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a42      	ldr	r2, [pc, #264]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c6a:	f7ff fb91 	bl	8001390 <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c72:	f7ff fb8d 	bl	8001390 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e347      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c84:	4b39      	ldr	r3, [pc, #228]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0f0      	beq.n	8001c72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c90:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a35      	ldr	r2, [pc, #212]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c96:	f043 0308 	orr.w	r3, r3, #8
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	4b33      	ldr	r3, [pc, #204]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	4930      	ldr	r1, [pc, #192]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cae:	4b2f      	ldr	r3, [pc, #188]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	492b      	ldr	r1, [pc, #172]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	604b      	str	r3, [r1, #4]
 8001cc2:	e01a      	b.n	8001cfa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cc4:	4b29      	ldr	r3, [pc, #164]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a28      	ldr	r2, [pc, #160]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cca:	f023 0301 	bic.w	r3, r3, #1
 8001cce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff fb5e 	bl	8001390 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cd8:	f7ff fb5a 	bl	8001390 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e314      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cea:	4b20      	ldr	r3, [pc, #128]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x1dc>
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cf8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d073      	beq.n	8001dee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	2b08      	cmp	r3, #8
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_OscConfig+0x21c>
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	d10e      	bne.n	8001d30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d10b      	bne.n	8001d30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d063      	beq.n	8001dec <HAL_RCC_OscConfig+0x2f0>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d15f      	bne.n	8001dec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e2f1      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d106      	bne.n	8001d48 <HAL_RCC_OscConfig+0x24c>
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	e025      	b.n	8001d94 <HAL_RCC_OscConfig+0x298>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d50:	d114      	bne.n	8001d7c <HAL_RCC_OscConfig+0x280>
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b03      	ldr	r3, [pc, #12]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a02      	ldr	r2, [pc, #8]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e013      	b.n	8001d94 <HAL_RCC_OscConfig+0x298>
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	080056f8 	.word	0x080056f8
 8001d74:	20000080 	.word	0x20000080
 8001d78:	20000084 	.word	0x20000084
 8001d7c:	4ba0      	ldr	r3, [pc, #640]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a9f      	ldr	r2, [pc, #636]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	4b9d      	ldr	r3, [pc, #628]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a9c      	ldr	r2, [pc, #624]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d013      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9c:	f7ff faf8 	bl	8001390 <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001da4:	f7ff faf4 	bl	8001390 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b64      	cmp	r3, #100	@ 0x64
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e2ae      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001db6:	4b92      	ldr	r3, [pc, #584]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x2a8>
 8001dc2:	e014      	b.n	8001dee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fae4 	bl	8001390 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dcc:	f7ff fae0 	bl	8001390 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b64      	cmp	r3, #100	@ 0x64
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e29a      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dde:	4b88      	ldr	r3, [pc, #544]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f0      	bne.n	8001dcc <HAL_RCC_OscConfig+0x2d0>
 8001dea:	e000      	b.n	8001dee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d060      	beq.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d005      	beq.n	8001e0c <HAL_RCC_OscConfig+0x310>
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	d119      	bne.n	8001e3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d116      	bne.n	8001e3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e0c:	4b7c      	ldr	r3, [pc, #496]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d005      	beq.n	8001e24 <HAL_RCC_OscConfig+0x328>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e277      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e24:	4b76      	ldr	r3, [pc, #472]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	061b      	lsls	r3, r3, #24
 8001e32:	4973      	ldr	r1, [pc, #460]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e38:	e040      	b.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d023      	beq.n	8001e8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e42:	4b6f      	ldr	r3, [pc, #444]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a6e      	ldr	r2, [pc, #440]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4e:	f7ff fa9f 	bl	8001390 <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e56:	f7ff fa9b 	bl	8001390 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e255      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e68:	4b65      	ldr	r3, [pc, #404]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d0f0      	beq.n	8001e56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e74:	4b62      	ldr	r3, [pc, #392]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	061b      	lsls	r3, r3, #24
 8001e82:	495f      	ldr	r1, [pc, #380]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
 8001e88:	e018      	b.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001e90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7ff fa7b 	bl	8001390 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9e:	f7ff fa77 	bl	8001390 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e231      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eb0:	4b53      	ldr	r3, [pc, #332]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d03c      	beq.n	8001f42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d01c      	beq.n	8001f0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed0:	4b4b      	ldr	r3, [pc, #300]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001ed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ed6:	4a4a      	ldr	r2, [pc, #296]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee0:	f7ff fa56 	bl	8001390 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fa52 	bl	8001390 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e20c      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001efa:	4b41      	ldr	r3, [pc, #260]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001efc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0ef      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x3ec>
 8001f08:	e01b      	b.n	8001f42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f10:	4a3b      	ldr	r2, [pc, #236]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f12:	f023 0301 	bic.w	r3, r3, #1
 8001f16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1a:	f7ff fa39 	bl	8001390 <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f22:	f7ff fa35 	bl	8001390 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e1ef      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f34:	4b32      	ldr	r3, [pc, #200]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1ef      	bne.n	8001f22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0304 	and.w	r3, r3, #4
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 80a6 	beq.w	800209c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f50:	2300      	movs	r3, #0
 8001f52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f54:	4b2a      	ldr	r3, [pc, #168]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10d      	bne.n	8001f7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f60:	4b27      	ldr	r3, [pc, #156]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	4a26      	ldr	r2, [pc, #152]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6c:	4b24      	ldr	r3, [pc, #144]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7c:	4b21      	ldr	r3, [pc, #132]	@ (8002004 <HAL_RCC_OscConfig+0x508>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d118      	bne.n	8001fba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f88:	4b1e      	ldr	r3, [pc, #120]	@ (8002004 <HAL_RCC_OscConfig+0x508>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002004 <HAL_RCC_OscConfig+0x508>)
 8001f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f94:	f7ff f9fc 	bl	8001390 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9c:	f7ff f9f8 	bl	8001390 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e1b2      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fae:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <HAL_RCC_OscConfig+0x508>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d108      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x4d8>
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fd2:	e029      	b.n	8002028 <HAL_RCC_OscConfig+0x52c>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	2b05      	cmp	r3, #5
 8001fda:	d115      	bne.n	8002008 <HAL_RCC_OscConfig+0x50c>
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe2:	4a07      	ldr	r2, [pc, #28]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fec:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff2:	4a03      	ldr	r2, [pc, #12]	@ (8002000 <HAL_RCC_OscConfig+0x504>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ffc:	e014      	b.n	8002028 <HAL_RCC_OscConfig+0x52c>
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000
 8002004:	40007000 	.word	0x40007000
 8002008:	4b9a      	ldr	r3, [pc, #616]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 800200a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800200e:	4a99      	ldr	r2, [pc, #612]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002010:	f023 0301 	bic.w	r3, r3, #1
 8002014:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002018:	4b96      	ldr	r3, [pc, #600]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 800201a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800201e:	4a95      	ldr	r2, [pc, #596]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002020:	f023 0304 	bic.w	r3, r3, #4
 8002024:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d016      	beq.n	800205e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002030:	f7ff f9ae 	bl	8001390 <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002036:	e00a      	b.n	800204e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002038:	f7ff f9aa 	bl	8001390 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002046:	4293      	cmp	r3, r2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e162      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800204e:	4b89      	ldr	r3, [pc, #548]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0ed      	beq.n	8002038 <HAL_RCC_OscConfig+0x53c>
 800205c:	e015      	b.n	800208a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800205e:	f7ff f997 	bl	8001390 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002064:	e00a      	b.n	800207c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002066:	f7ff f993 	bl	8001390 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002074:	4293      	cmp	r3, r2
 8002076:	d901      	bls.n	800207c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e14b      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800207c:	4b7d      	ldr	r3, [pc, #500]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 800207e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1ed      	bne.n	8002066 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800208a:	7ffb      	ldrb	r3, [r7, #31]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d105      	bne.n	800209c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002090:	4b78      	ldr	r3, [pc, #480]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002094:	4a77      	ldr	r2, [pc, #476]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002096:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800209a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d03c      	beq.n	8002122 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d01c      	beq.n	80020ea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020b0:	4b70      	ldr	r3, [pc, #448]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80020b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020b6:	4a6f      	ldr	r2, [pc, #444]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c0:	f7ff f966 	bl	8001390 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020c8:	f7ff f962 	bl	8001390 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e11c      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020da:	4b66      	ldr	r3, [pc, #408]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80020dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0ef      	beq.n	80020c8 <HAL_RCC_OscConfig+0x5cc>
 80020e8:	e01b      	b.n	8002122 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020ea:	4b62      	ldr	r3, [pc, #392]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80020ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020f0:	4a60      	ldr	r2, [pc, #384]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80020f2:	f023 0301 	bic.w	r3, r3, #1
 80020f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fa:	f7ff f949 	bl	8001390 <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002102:	f7ff f945 	bl	8001390 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e0ff      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002114:	4b57      	ldr	r3, [pc, #348]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1ef      	bne.n	8002102 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 80f3 	beq.w	8002312 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002130:	2b02      	cmp	r3, #2
 8002132:	f040 80c9 	bne.w	80022c8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002136:	4b4f      	ldr	r3, [pc, #316]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f003 0203 	and.w	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	429a      	cmp	r2, r3
 8002148:	d12c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002154:	3b01      	subs	r3, #1
 8002156:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002158:	429a      	cmp	r2, r3
 800215a:	d123      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002166:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002168:	429a      	cmp	r2, r3
 800216a:	d11b      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002176:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002178:	429a      	cmp	r2, r3
 800217a:	d113      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002186:	085b      	lsrs	r3, r3, #1
 8002188:	3b01      	subs	r3, #1
 800218a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800218c:	429a      	cmp	r2, r3
 800218e:	d109      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	085b      	lsrs	r3, r3, #1
 800219c:	3b01      	subs	r3, #1
 800219e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d06b      	beq.n	800227c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	d062      	beq.n	8002270 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80021aa:	4b32      	ldr	r3, [pc, #200]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e0ac      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a2d      	ldr	r2, [pc, #180]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80021c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021c6:	f7ff f8e3 	bl	8001390 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ce:	f7ff f8df 	bl	8001390 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e099      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e0:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f0      	bne.n	80021ce <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ec:	4b21      	ldr	r3, [pc, #132]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	4b21      	ldr	r3, [pc, #132]	@ (8002278 <HAL_RCC_OscConfig+0x77c>)
 80021f2:	4013      	ands	r3, r2
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80021fc:	3a01      	subs	r2, #1
 80021fe:	0112      	lsls	r2, r2, #4
 8002200:	4311      	orrs	r1, r2
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002206:	0212      	lsls	r2, r2, #8
 8002208:	4311      	orrs	r1, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800220e:	0852      	lsrs	r2, r2, #1
 8002210:	3a01      	subs	r2, #1
 8002212:	0552      	lsls	r2, r2, #21
 8002214:	4311      	orrs	r1, r2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800221a:	0852      	lsrs	r2, r2, #1
 800221c:	3a01      	subs	r2, #1
 800221e:	0652      	lsls	r2, r2, #25
 8002220:	4311      	orrs	r1, r2
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002226:	06d2      	lsls	r2, r2, #27
 8002228:	430a      	orrs	r2, r1
 800222a:	4912      	ldr	r1, [pc, #72]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 800222c:	4313      	orrs	r3, r2
 800222e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002230:	4b10      	ldr	r3, [pc, #64]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a0f      	ldr	r2, [pc, #60]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800223a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800223c:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4a0c      	ldr	r2, [pc, #48]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002246:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002248:	f7ff f8a2 	bl	8001390 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7ff f89e 	bl	8001390 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e058      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002262:	4b04      	ldr	r3, [pc, #16]	@ (8002274 <HAL_RCC_OscConfig+0x778>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800226e:	e050      	b.n	8002312 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e04f      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
 8002274:	40021000 	.word	0x40021000
 8002278:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800227c:	4b27      	ldr	r3, [pc, #156]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d144      	bne.n	8002312 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002288:	4b24      	ldr	r3, [pc, #144]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a23      	ldr	r2, [pc, #140]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 800228e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002292:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002294:	4b21      	ldr	r3, [pc, #132]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	4a20      	ldr	r2, [pc, #128]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 800229a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800229e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022a0:	f7ff f876 	bl	8001390 <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7ff f872 	bl	8001390 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e02c      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ba:	4b18      	ldr	r3, [pc, #96]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0x7ac>
 80022c6:	e024      	b.n	8002312 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	2b0c      	cmp	r3, #12
 80022cc:	d01f      	beq.n	800230e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ce:	4b13      	ldr	r3, [pc, #76]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a12      	ldr	r2, [pc, #72]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 80022d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022da:	f7ff f859 	bl	8001390 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e2:	f7ff f855 	bl	8001390 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e00f      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1f0      	bne.n	80022e2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	4905      	ldr	r1, [pc, #20]	@ (800231c <HAL_RCC_OscConfig+0x820>)
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_RCC_OscConfig+0x824>)
 8002308:	4013      	ands	r3, r2
 800230a:	60cb      	str	r3, [r1, #12]
 800230c:	e001      	b.n	8002312 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3720      	adds	r7, #32
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40021000 	.word	0x40021000
 8002320:	feeefffc 	.word	0xfeeefffc

08002324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0e7      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002338:	4b75      	ldr	r3, [pc, #468]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0307 	and.w	r3, r3, #7
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d910      	bls.n	8002368 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002346:	4b72      	ldr	r3, [pc, #456]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f023 0207 	bic.w	r2, r3, #7
 800234e:	4970      	ldr	r1, [pc, #448]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	4313      	orrs	r3, r2
 8002354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002356:	4b6e      	ldr	r3, [pc, #440]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	429a      	cmp	r2, r3
 8002362:	d001      	beq.n	8002368 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e0cf      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d010      	beq.n	8002396 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	4b66      	ldr	r3, [pc, #408]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002380:	429a      	cmp	r2, r3
 8002382:	d908      	bls.n	8002396 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002384:	4b63      	ldr	r3, [pc, #396]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	4960      	ldr	r1, [pc, #384]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 8002392:	4313      	orrs	r3, r2
 8002394:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d04c      	beq.n	800243c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b03      	cmp	r3, #3
 80023a8:	d107      	bne.n	80023ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d121      	bne.n	80023fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e0a6      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023c2:	4b54      	ldr	r3, [pc, #336]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d115      	bne.n	80023fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e09a      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023da:	4b4e      	ldr	r3, [pc, #312]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e08e      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e086      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b46      	ldr	r3, [pc, #280]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4943      	ldr	r1, [pc, #268]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 8002408:	4313      	orrs	r3, r2
 800240a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800240c:	f7fe ffc0 	bl	8001390 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7fe ffbc 	bl	8001390 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e06e      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b3a      	ldr	r3, [pc, #232]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d010      	beq.n	800246a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	4b31      	ldr	r3, [pc, #196]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002454:	429a      	cmp	r2, r3
 8002456:	d208      	bcs.n	800246a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002458:	4b2e      	ldr	r3, [pc, #184]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	492b      	ldr	r1, [pc, #172]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 8002466:	4313      	orrs	r3, r2
 8002468:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800246a:	4b29      	ldr	r3, [pc, #164]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d210      	bcs.n	800249a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002478:	4b25      	ldr	r3, [pc, #148]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f023 0207 	bic.w	r2, r3, #7
 8002480:	4923      	ldr	r1, [pc, #140]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002488:	4b21      	ldr	r3, [pc, #132]	@ (8002510 <HAL_RCC_ClockConfig+0x1ec>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d001      	beq.n	800249a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e036      	b.n	8002508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d008      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	4918      	ldr	r1, [pc, #96]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d009      	beq.n	80024d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024c4:	4b13      	ldr	r3, [pc, #76]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	4910      	ldr	r1, [pc, #64]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024d8:	f000 f824 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 80024dc:	4602      	mov	r2, r0
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <HAL_RCC_ClockConfig+0x1f0>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	f003 030f 	and.w	r3, r3, #15
 80024e8:	490b      	ldr	r1, [pc, #44]	@ (8002518 <HAL_RCC_ClockConfig+0x1f4>)
 80024ea:	5ccb      	ldrb	r3, [r1, r3]
 80024ec:	f003 031f 	and.w	r3, r3, #31
 80024f0:	fa22 f303 	lsr.w	r3, r2, r3
 80024f4:	4a09      	ldr	r2, [pc, #36]	@ (800251c <HAL_RCC_ClockConfig+0x1f8>)
 80024f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024f8:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_RCC_ClockConfig+0x1fc>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe fef7 	bl	80012f0 <HAL_InitTick>
 8002502:	4603      	mov	r3, r0
 8002504:	72fb      	strb	r3, [r7, #11]

  return status;
 8002506:	7afb      	ldrb	r3, [r7, #11]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40022000 	.word	0x40022000
 8002514:	40021000 	.word	0x40021000
 8002518:	080056f8 	.word	0x080056f8
 800251c:	20000080 	.word	0x20000080
 8002520:	20000084 	.word	0x20000084

08002524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002524:	b480      	push	{r7}
 8002526:	b089      	sub	sp, #36	@ 0x24
 8002528:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
 800252e:	2300      	movs	r3, #0
 8002530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002532:	4b3e      	ldr	r3, [pc, #248]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800253c:	4b3b      	ldr	r3, [pc, #236]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_GetSysClockFreq+0x34>
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	2b0c      	cmp	r3, #12
 8002550:	d121      	bne.n	8002596 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d11e      	bne.n	8002596 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002558:	4b34      	ldr	r3, [pc, #208]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d107      	bne.n	8002574 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002564:	4b31      	ldr	r3, [pc, #196]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 8002566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	f003 030f 	and.w	r3, r3, #15
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	e005      	b.n	8002580 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002574:	4b2d      	ldr	r3, [pc, #180]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	091b      	lsrs	r3, r3, #4
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002580:	4a2b      	ldr	r2, [pc, #172]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002588:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d10d      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002594:	e00a      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b04      	cmp	r3, #4
 800259a:	d102      	bne.n	80025a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800259c:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x110>)
 800259e:	61bb      	str	r3, [r7, #24]
 80025a0:	e004      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025a8:	4b23      	ldr	r3, [pc, #140]	@ (8002638 <HAL_RCC_GetSysClockFreq+0x114>)
 80025aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	2b0c      	cmp	r3, #12
 80025b0:	d134      	bne.n	800261c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d003      	beq.n	80025ca <HAL_RCC_GetSysClockFreq+0xa6>
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	d003      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0xac>
 80025c8:	e005      	b.n	80025d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80025ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x110>)
 80025cc:	617b      	str	r3, [r7, #20]
      break;
 80025ce:	e005      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80025d0:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <HAL_RCC_GetSysClockFreq+0x114>)
 80025d2:	617b      	str	r3, [r7, #20]
      break;
 80025d4:	e002      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	617b      	str	r3, [r7, #20]
      break;
 80025da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025dc:	4b13      	ldr	r3, [pc, #76]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	3301      	adds	r3, #1
 80025e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	0a1b      	lsrs	r3, r3, #8
 80025f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	fb03 f202 	mul.w	r2, r3, r2
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002600:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002602:	4b0a      	ldr	r3, [pc, #40]	@ (800262c <HAL_RCC_GetSysClockFreq+0x108>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	0e5b      	lsrs	r3, r3, #25
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	3301      	adds	r3, #1
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	fbb2 f3f3 	udiv	r3, r2, r3
 800261a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800261c:	69bb      	ldr	r3, [r7, #24]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3724      	adds	r7, #36	@ 0x24
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	08005710 	.word	0x08005710
 8002634:	00f42400 	.word	0x00f42400
 8002638:	007a1200 	.word	0x007a1200

0800263c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002640:	4b03      	ldr	r3, [pc, #12]	@ (8002650 <HAL_RCC_GetHCLKFreq+0x14>)
 8002642:	681b      	ldr	r3, [r3, #0]
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	20000080 	.word	0x20000080

08002654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002658:	f7ff fff0 	bl	800263c <HAL_RCC_GetHCLKFreq>
 800265c:	4602      	mov	r2, r0
 800265e:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	0a1b      	lsrs	r3, r3, #8
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	4904      	ldr	r1, [pc, #16]	@ (800267c <HAL_RCC_GetPCLK1Freq+0x28>)
 800266a:	5ccb      	ldrb	r3, [r1, r3]
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	08005708 	.word	0x08005708

08002680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002684:	f7ff ffda 	bl	800263c <HAL_RCC_GetHCLKFreq>
 8002688:	4602      	mov	r2, r0
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	0adb      	lsrs	r3, r3, #11
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	4904      	ldr	r1, [pc, #16]	@ (80026a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002696:	5ccb      	ldrb	r3, [r1, r3]
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40021000 	.word	0x40021000
 80026a8:	08005708 	.word	0x08005708

080026ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80026b4:	2300      	movs	r3, #0
 80026b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026c4:	f7ff f9b6 	bl	8001a34 <HAL_PWREx_GetVoltageRange>
 80026c8:	6178      	str	r0, [r7, #20]
 80026ca:	e014      	b.n	80026f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80026cc:	4b25      	ldr	r3, [pc, #148]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	4a24      	ldr	r2, [pc, #144]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026d8:	4b22      	ldr	r3, [pc, #136]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80026e4:	f7ff f9a6 	bl	8001a34 <HAL_PWREx_GetVoltageRange>
 80026e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80026ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026fc:	d10b      	bne.n	8002716 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b80      	cmp	r3, #128	@ 0x80
 8002702:	d919      	bls.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2ba0      	cmp	r3, #160	@ 0xa0
 8002708:	d902      	bls.n	8002710 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800270a:	2302      	movs	r3, #2
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	e013      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002710:	2301      	movs	r3, #1
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	e010      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2b80      	cmp	r3, #128	@ 0x80
 800271a:	d902      	bls.n	8002722 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800271c:	2303      	movs	r3, #3
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	e00a      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b80      	cmp	r3, #128	@ 0x80
 8002726:	d102      	bne.n	800272e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002728:	2302      	movs	r3, #2
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	e004      	b.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b70      	cmp	r3, #112	@ 0x70
 8002732:	d101      	bne.n	8002738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002734:	2301      	movs	r3, #1
 8002736:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f023 0207 	bic.w	r2, r3, #7
 8002740:	4909      	ldr	r1, [pc, #36]	@ (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002748:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	429a      	cmp	r2, r3
 8002754:	d001      	beq.n	800275a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40021000 	.word	0x40021000
 8002768:	40022000 	.word	0x40022000

0800276c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002774:	2300      	movs	r3, #0
 8002776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002778:	2300      	movs	r3, #0
 800277a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002784:	2b00      	cmp	r3, #0
 8002786:	d031      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002790:	d01a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002792:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002796:	d814      	bhi.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d009      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800279c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027a0:	d10f      	bne.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80027a2:	4b5d      	ldr	r3, [pc, #372]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	4a5c      	ldr	r2, [pc, #368]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027ae:	e00c      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3304      	adds	r3, #4
 80027b4:	2100      	movs	r1, #0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fa22 	bl	8002c00 <RCCEx_PLLSAI1_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027c0:	e003      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	74fb      	strb	r3, [r7, #19]
      break;
 80027c6:	e000      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80027c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027ca:	7cfb      	ldrb	r3, [r7, #19]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027d0:	4b51      	ldr	r3, [pc, #324]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027de:	494e      	ldr	r1, [pc, #312]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80027e6:	e001      	b.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e8:	7cfb      	ldrb	r3, [r7, #19]
 80027ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 809e 	beq.w	8002936 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fa:	2300      	movs	r3, #0
 80027fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027fe:	4b46      	ldr	r3, [pc, #280]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800280e:	2300      	movs	r3, #0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00d      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002814:	4b40      	ldr	r3, [pc, #256]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	4a3f      	ldr	r2, [pc, #252]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800281a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800281e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002820:	4b3d      	ldr	r3, [pc, #244]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800282c:	2301      	movs	r3, #1
 800282e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002830:	4b3a      	ldr	r3, [pc, #232]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a39      	ldr	r2, [pc, #228]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800283c:	f7fe fda8 	bl	8001390 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002842:	e009      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002844:	f7fe fda4 	bl	8001390 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d902      	bls.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	74fb      	strb	r3, [r7, #19]
        break;
 8002856:	e005      	b.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002858:	4b30      	ldr	r3, [pc, #192]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0ef      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002864:	7cfb      	ldrb	r3, [r7, #19]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d15a      	bne.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800286a:	4b2b      	ldr	r3, [pc, #172]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800286c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002870:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002874:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d01e      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	429a      	cmp	r2, r3
 8002884:	d019      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002886:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002890:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002892:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002898:	4a1f      	ldr	r2, [pc, #124]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800289a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800289e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028b2:	4a19      	ldr	r2, [pc, #100]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d016      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c4:	f7fe fd64 	bl	8001390 <HAL_GetTick>
 80028c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ca:	e00b      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028cc:	f7fe fd60 	bl	8001390 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d902      	bls.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	74fb      	strb	r3, [r7, #19]
            break;
 80028e2:	e006      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0ec      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80028f2:	7cfb      	ldrb	r3, [r7, #19]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10b      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028f8:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002906:	4904      	ldr	r1, [pc, #16]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002908:	4313      	orrs	r3, r2
 800290a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800290e:	e009      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002910:	7cfb      	ldrb	r3, [r7, #19]
 8002912:	74bb      	strb	r3, [r7, #18]
 8002914:	e006      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002920:	7cfb      	ldrb	r3, [r7, #19]
 8002922:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002924:	7c7b      	ldrb	r3, [r7, #17]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d105      	bne.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800292a:	4b8d      	ldr	r3, [pc, #564]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800292c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292e:	4a8c      	ldr	r2, [pc, #560]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002930:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002934:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002942:	4b87      	ldr	r3, [pc, #540]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002948:	f023 0203 	bic.w	r2, r3, #3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	4983      	ldr	r1, [pc, #524]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002952:	4313      	orrs	r3, r2
 8002954:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00a      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002964:	4b7e      	ldr	r3, [pc, #504]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296a:	f023 020c 	bic.w	r2, r3, #12
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	497b      	ldr	r1, [pc, #492]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00a      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002986:	4b76      	ldr	r3, [pc, #472]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	4972      	ldr	r1, [pc, #456]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002996:	4313      	orrs	r3, r2
 8002998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0320 	and.w	r3, r3, #32
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00a      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029a8:	4b6d      	ldr	r3, [pc, #436]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b6:	496a      	ldr	r1, [pc, #424]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029ca:	4b65      	ldr	r3, [pc, #404]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d8:	4961      	ldr	r1, [pc, #388]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00a      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029ec:	4b5c      	ldr	r3, [pc, #368]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	4959      	ldr	r1, [pc, #356]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00a      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a0e:	4b54      	ldr	r3, [pc, #336]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a14:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1c:	4950      	ldr	r1, [pc, #320]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00a      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a30:	4b4b      	ldr	r3, [pc, #300]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a3e:	4948      	ldr	r1, [pc, #288]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00a      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a52:	4b43      	ldr	r3, [pc, #268]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a60:	493f      	ldr	r1, [pc, #252]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d028      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a74:	4b3a      	ldr	r3, [pc, #232]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a82:	4937      	ldr	r1, [pc, #220]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a94:	4b32      	ldr	r3, [pc, #200]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4a31      	ldr	r2, [pc, #196]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a9e:	60d3      	str	r3, [r2, #12]
 8002aa0:	e011      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002aaa:	d10c      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3304      	adds	r3, #4
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f8a4 	bl	8002c00 <RCCEx_PLLSAI1_Config>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002abc:	7cfb      	ldrb	r3, [r7, #19]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8002ac2:	7cfb      	ldrb	r3, [r7, #19]
 8002ac4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d028      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ad2:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae0:	491f      	ldr	r1, [pc, #124]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002af0:	d106      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002af8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002afc:	60d3      	str	r3, [r2, #12]
 8002afe:	e011      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2101      	movs	r1, #1
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 f875 	bl	8002c00 <RCCEx_PLLSAI1_Config>
 8002b16:	4603      	mov	r3, r0
 8002b18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b1a:	7cfb      	ldrb	r3, [r7, #19]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002b20:	7cfb      	ldrb	r3, [r7, #19]
 8002b22:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d02b      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b3e:	4908      	ldr	r1, [pc, #32]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b4e:	d109      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b50:	4b03      	ldr	r3, [pc, #12]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	4a02      	ldr	r2, [pc, #8]	@ (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002b56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b5a:	60d3      	str	r3, [r2, #12]
 8002b5c:	e014      	b.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b6c:	d10c      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3304      	adds	r3, #4
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 f843 	bl	8002c00 <RCCEx_PLLSAI1_Config>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b7e:	7cfb      	ldrb	r3, [r7, #19]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8002b84:	7cfb      	ldrb	r3, [r7, #19]
 8002b86:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01c      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b94:	4b19      	ldr	r3, [pc, #100]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	4916      	ldr	r1, [pc, #88]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bb2:	d10c      	bne.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	3304      	adds	r3, #4
 8002bb8:	2102      	movs	r1, #2
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 f820 	bl	8002c00 <RCCEx_PLLSAI1_Config>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bc4:	7cfb      	ldrb	r3, [r7, #19]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8002bca:	7cfb      	ldrb	r3, [r7, #19]
 8002bcc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002bda:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be8:	4904      	ldr	r1, [pc, #16]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bf0:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40021000 	.word	0x40021000

08002c00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c0e:	4b74      	ldr	r3, [pc, #464]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d018      	beq.n	8002c4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c1a:	4b71      	ldr	r3, [pc, #452]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	f003 0203 	and.w	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d10d      	bne.n	8002c46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d009      	beq.n	8002c46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c32:	4b6b      	ldr	r3, [pc, #428]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	091b      	lsrs	r3, r3, #4
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
       ||
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d047      	beq.n	8002cd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	73fb      	strb	r3, [r7, #15]
 8002c4a:	e044      	b.n	8002cd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d018      	beq.n	8002c86 <RCCEx_PLLSAI1_Config+0x86>
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d825      	bhi.n	8002ca4 <RCCEx_PLLSAI1_Config+0xa4>
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d002      	beq.n	8002c62 <RCCEx_PLLSAI1_Config+0x62>
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d009      	beq.n	8002c74 <RCCEx_PLLSAI1_Config+0x74>
 8002c60:	e020      	b.n	8002ca4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c62:	4b5f      	ldr	r3, [pc, #380]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d11d      	bne.n	8002caa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c72:	e01a      	b.n	8002caa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c74:	4b5a      	ldr	r3, [pc, #360]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d116      	bne.n	8002cae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c84:	e013      	b.n	8002cae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c86:	4b56      	ldr	r3, [pc, #344]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10f      	bne.n	8002cb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c92:	4b53      	ldr	r3, [pc, #332]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ca2:	e006      	b.n	8002cb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca8:	e004      	b.n	8002cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002caa:	bf00      	nop
 8002cac:	e002      	b.n	8002cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cae:	bf00      	nop
 8002cb0:	e000      	b.n	8002cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10d      	bne.n	8002cd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cba:	4b49      	ldr	r3, [pc, #292]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6819      	ldr	r1, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	4943      	ldr	r1, [pc, #268]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d17c      	bne.n	8002dd6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002cdc:	4b40      	ldr	r3, [pc, #256]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a3f      	ldr	r2, [pc, #252]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ce2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ce8:	f7fe fb52 	bl	8001390 <HAL_GetTick>
 8002cec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cee:	e009      	b.n	8002d04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cf0:	f7fe fb4e 	bl	8001390 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d902      	bls.n	8002d04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	73fb      	strb	r3, [r7, #15]
        break;
 8002d02:	e005      	b.n	8002d10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d04:	4b36      	ldr	r3, [pc, #216]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1ef      	bne.n	8002cf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d15f      	bne.n	8002dd6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d110      	bne.n	8002d3e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d1c:	4b30      	ldr	r3, [pc, #192]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002d24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6892      	ldr	r2, [r2, #8]
 8002d2c:	0211      	lsls	r1, r2, #8
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68d2      	ldr	r2, [r2, #12]
 8002d32:	06d2      	lsls	r2, r2, #27
 8002d34:	430a      	orrs	r2, r1
 8002d36:	492a      	ldr	r1, [pc, #168]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	610b      	str	r3, [r1, #16]
 8002d3c:	e027      	b.n	8002d8e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d112      	bne.n	8002d6a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d44:	4b26      	ldr	r3, [pc, #152]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002d4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6892      	ldr	r2, [r2, #8]
 8002d54:	0211      	lsls	r1, r2, #8
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6912      	ldr	r2, [r2, #16]
 8002d5a:	0852      	lsrs	r2, r2, #1
 8002d5c:	3a01      	subs	r2, #1
 8002d5e:	0552      	lsls	r2, r2, #21
 8002d60:	430a      	orrs	r2, r1
 8002d62:	491f      	ldr	r1, [pc, #124]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	610b      	str	r3, [r1, #16]
 8002d68:	e011      	b.n	8002d8e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d72:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6892      	ldr	r2, [r2, #8]
 8002d7a:	0211      	lsls	r1, r2, #8
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6952      	ldr	r2, [r2, #20]
 8002d80:	0852      	lsrs	r2, r2, #1
 8002d82:	3a01      	subs	r2, #1
 8002d84:	0652      	lsls	r2, r2, #25
 8002d86:	430a      	orrs	r2, r1
 8002d88:	4915      	ldr	r1, [pc, #84]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d8e:	4b14      	ldr	r3, [pc, #80]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a13      	ldr	r2, [pc, #76]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d98:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9a:	f7fe faf9 	bl	8001390 <HAL_GetTick>
 8002d9e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002da0:	e009      	b.n	8002db6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002da2:	f7fe faf5 	bl	8001390 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d902      	bls.n	8002db6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	73fb      	strb	r3, [r7, #15]
          break;
 8002db4:	e005      	b.n	8002dc2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002db6:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0ef      	beq.n	8002da2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d106      	bne.n	8002dd6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002dc8:	4b05      	ldr	r3, [pc, #20]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dca:	691a      	ldr	r2, [r3, #16]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	4903      	ldr	r1, [pc, #12]	@ (8002de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40021000 	.word	0x40021000

08002de4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e040      	b.n	8002e78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d106      	bne.n	8002e0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe f8fa 	bl	8001000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2224      	movs	r2, #36	@ 0x24
 8002e10:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0201 	bic.w	r2, r2, #1
 8002e20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d002      	beq.n	8002e30 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fe14 	bl	8003a58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fbb7 	bl	80035a4 <UART_SetConfig>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e01b      	b.n	8002e78 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 fe93 	bl	8003b9c <UART_CheckIdleState>
 8002e76:	4603      	mov	r3, r0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b08a      	sub	sp, #40	@ 0x28
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	603b      	str	r3, [r7, #0]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e94:	2b20      	cmp	r3, #32
 8002e96:	d177      	bne.n	8002f88 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <HAL_UART_Transmit+0x24>
 8002e9e:	88fb      	ldrh	r3, [r7, #6]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e070      	b.n	8002f8a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2221      	movs	r2, #33	@ 0x21
 8002eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002eb6:	f7fe fa6b 	bl	8001390 <HAL_GetTick>
 8002eba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	88fa      	ldrh	r2, [r7, #6]
 8002ec0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	88fa      	ldrh	r2, [r7, #6]
 8002ec8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed4:	d108      	bne.n	8002ee8 <HAL_UART_Transmit+0x68>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d104      	bne.n	8002ee8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	61bb      	str	r3, [r7, #24]
 8002ee6:	e003      	b.n	8002ef0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ef0:	e02f      	b.n	8002f52 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2180      	movs	r1, #128	@ 0x80
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 fef5 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d004      	beq.n	8002f12 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e03b      	b.n	8002f8a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d10b      	bne.n	8002f30 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	881a      	ldrh	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f24:	b292      	uxth	r2, r2
 8002f26:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	61bb      	str	r3, [r7, #24]
 8002f2e:	e007      	b.n	8002f40 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	781a      	ldrb	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1c9      	bne.n	8002ef2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2200      	movs	r2, #0
 8002f66:	2140      	movs	r1, #64	@ 0x40
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 febf 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d004      	beq.n	8002f7e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2220      	movs	r2, #32
 8002f78:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e005      	b.n	8002f8a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2220      	movs	r2, #32
 8002f82:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	e000      	b.n	8002f8a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002f88:	2302      	movs	r3, #2
  }
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3720      	adds	r7, #32
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b0ba      	sub	sp, #232	@ 0xe8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002fba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002fbe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002fc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d115      	bne.n	8002ffc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00f      	beq.n	8002ffc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d009      	beq.n	8002ffc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 82ae 	beq.w	800354e <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	4798      	blx	r3
      }
      return;
 8002ffa:	e2a8      	b.n	800354e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002ffc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 8117 	beq.w	8003234 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d106      	bne.n	8003020 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003012:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003016:	4b85      	ldr	r3, [pc, #532]	@ (800322c <HAL_UART_IRQHandler+0x298>)
 8003018:	4013      	ands	r3, r2
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 810a 	beq.w	8003234 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d011      	beq.n	8003050 <HAL_UART_IRQHandler+0xbc>
 800302c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00b      	beq.n	8003050 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2201      	movs	r2, #1
 800303e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003046:	f043 0201 	orr.w	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d011      	beq.n	8003080 <HAL_UART_IRQHandler+0xec>
 800305c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00b      	beq.n	8003080 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2202      	movs	r2, #2
 800306e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003076:	f043 0204 	orr.w	r2, r3, #4
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d011      	beq.n	80030b0 <HAL_UART_IRQHandler+0x11c>
 800308c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00b      	beq.n	80030b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2204      	movs	r2, #4
 800309e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030a6:	f043 0202 	orr.w	r2, r3, #2
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80030b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d017      	beq.n	80030ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d105      	bne.n	80030d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80030c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00b      	beq.n	80030ec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2208      	movs	r2, #8
 80030da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030e2:	f043 0208 	orr.w	r2, r3, #8
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80030ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d012      	beq.n	800311e <HAL_UART_IRQHandler+0x18a>
 80030f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00c      	beq.n	800311e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800310c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003114:	f043 0220 	orr.w	r2, r3, #32
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 8214 	beq.w	8003552 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800312a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800312e:	f003 0320 	and.w	r3, r3, #32
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003158:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003166:	2b40      	cmp	r3, #64	@ 0x40
 8003168:	d005      	beq.n	8003176 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800316a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800316e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003172:	2b00      	cmp	r3, #0
 8003174:	d04f      	beq.n	8003216 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 fee6 	bl	8003f48 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003186:	2b40      	cmp	r3, #64	@ 0x40
 8003188:	d141      	bne.n	800320e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	3308      	adds	r3, #8
 8003190:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003194:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003198:	e853 3f00 	ldrex	r3, [r3]
 800319c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80031a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	3308      	adds	r3, #8
 80031b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80031b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80031ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80031c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80031c6:	e841 2300 	strex	r3, r2, [r1]
 80031ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80031ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1d9      	bne.n	800318a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d013      	beq.n	8003206 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031e2:	4a13      	ldr	r2, [pc, #76]	@ (8003230 <HAL_UART_IRQHandler+0x29c>)
 80031e4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe fa4f 	bl	800168e <HAL_DMA_Abort_IT>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d017      	beq.n	8003226 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003200:	4610      	mov	r0, r2
 8003202:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003204:	e00f      	b.n	8003226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f9c2 	bl	8003590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800320c:	e00b      	b.n	8003226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f9be 	bl	8003590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003214:	e007      	b.n	8003226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f9ba 	bl	8003590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003224:	e195      	b.n	8003552 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003226:	bf00      	nop
    return;
 8003228:	e193      	b.n	8003552 <HAL_UART_IRQHandler+0x5be>
 800322a:	bf00      	nop
 800322c:	04000120 	.word	0x04000120
 8003230:	08004011 	.word	0x08004011

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003238:	2b01      	cmp	r3, #1
 800323a:	f040 814e 	bne.w	80034da <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800323e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 8147 	beq.w	80034da <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800324c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 8140 	beq.w	80034da <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2210      	movs	r2, #16
 8003260:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800326c:	2b40      	cmp	r3, #64	@ 0x40
 800326e:	f040 80b8 	bne.w	80033e2 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800327e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 8167 	beq.w	8003556 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800328e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003292:	429a      	cmp	r2, r3
 8003294:	f080 815f 	bcs.w	8003556 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800329e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0320 	and.w	r3, r3, #32
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f040 8086 	bne.w	80033c0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032c0:	e853 3f00 	ldrex	r3, [r3]
 80032c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80032c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032ee:	e841 2300 	strex	r3, r2, [r1]
 80032f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80032f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1da      	bne.n	80032b4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	3308      	adds	r3, #8
 8003304:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003308:	e853 3f00 	ldrex	r3, [r3]
 800330c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800330e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3308      	adds	r3, #8
 800331e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003322:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003326:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003328:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800332a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800332e:	e841 2300 	strex	r3, r2, [r1]
 8003332:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1e1      	bne.n	80032fe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	3308      	adds	r3, #8
 8003340:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003342:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003344:	e853 3f00 	ldrex	r3, [r3]
 8003348:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800334a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800334c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	3308      	adds	r3, #8
 800335a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800335e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003360:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003362:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003364:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003366:	e841 2300 	strex	r3, r2, [r1]
 800336a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800336c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1e3      	bne.n	800333a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003388:	e853 3f00 	ldrex	r3, [r3]
 800338c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800338e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003390:	f023 0310 	bic.w	r3, r3, #16
 8003394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80033a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80033a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80033b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e4      	bne.n	8003380 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7fe f929 	bl	8001612 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	4619      	mov	r1, r3
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fd f906 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033e0:	e0b9      	b.n	8003556 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 80ab 	beq.w	800355a <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003404:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80a6 	beq.w	800355a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003416:	e853 3f00 	ldrex	r3, [r3]
 800341a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800341c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800341e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003422:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003430:	647b      	str	r3, [r7, #68]	@ 0x44
 8003432:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003438:	e841 2300 	strex	r3, r2, [r1]
 800343c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800343e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e4      	bne.n	800340e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3308      	adds	r3, #8
 800344a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344e:	e853 3f00 	ldrex	r3, [r3]
 8003452:	623b      	str	r3, [r7, #32]
   return(result);
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	f023 0301 	bic.w	r3, r3, #1
 800345a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	3308      	adds	r3, #8
 8003464:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003468:	633a      	str	r2, [r7, #48]	@ 0x30
 800346a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800346c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800346e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003470:	e841 2300 	strex	r3, r2, [r1]
 8003474:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1e3      	bne.n	8003444 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2220      	movs	r2, #32
 8003480:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	e853 3f00 	ldrex	r3, [r3]
 800349c:	60fb      	str	r3, [r7, #12]
   return(result);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f023 0310 	bic.w	r3, r3, #16
 80034a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034b2:	61fb      	str	r3, [r7, #28]
 80034b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b6:	69b9      	ldr	r1, [r7, #24]
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	e841 2300 	strex	r3, r2, [r1]
 80034be:	617b      	str	r3, [r7, #20]
   return(result);
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1e4      	bne.n	8003490 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2202      	movs	r2, #2
 80034ca:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034d0:	4619      	mov	r1, r3
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd f88a 	bl	80005ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80034d8:	e03f      	b.n	800355a <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80034da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00e      	beq.n	8003504 <HAL_UART_IRQHandler+0x570>
 80034e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d008      	beq.n	8003504 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80034fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 ff83 	bl	8004408 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003502:	e02d      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800350c:	2b00      	cmp	r3, #0
 800350e:	d00e      	beq.n	800352e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01c      	beq.n	800355e <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
    }
    return;
 800352c:	e017      	b.n	800355e <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800352e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	d012      	beq.n	8003560 <HAL_UART_IRQHandler+0x5cc>
 800353a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800353e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00c      	beq.n	8003560 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fd78 	bl	800403c <UART_EndTransmit_IT>
    return;
 800354c:	e008      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
      return;
 800354e:	bf00      	nop
 8003550:	e006      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
    return;
 8003552:	bf00      	nop
 8003554:	e004      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
      return;
 8003556:	bf00      	nop
 8003558:	e002      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
      return;
 800355a:	bf00      	nop
 800355c:	e000      	b.n	8003560 <HAL_UART_IRQHandler+0x5cc>
    return;
 800355e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003560:	37e8      	adds	r7, #232	@ 0xe8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop

08003568 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035a8:	b08a      	sub	sp, #40	@ 0x28
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	431a      	orrs	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	431a      	orrs	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	4b9e      	ldr	r3, [pc, #632]	@ (800384c <UART_SetConfig+0x2a8>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	6812      	ldr	r2, [r2, #0]
 80035da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035dc:	430b      	orrs	r3, r1
 80035de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	68da      	ldr	r2, [r3, #12]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	430a      	orrs	r2, r1
 80035f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a93      	ldr	r2, [pc, #588]	@ (8003850 <UART_SetConfig+0x2ac>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d004      	beq.n	8003610 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360c:	4313      	orrs	r3, r2
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a8a      	ldr	r2, [pc, #552]	@ (8003854 <UART_SetConfig+0x2b0>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d126      	bne.n	800367c <UART_SetConfig+0xd8>
 800362e:	4b8a      	ldr	r3, [pc, #552]	@ (8003858 <UART_SetConfig+0x2b4>)
 8003630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	2b03      	cmp	r3, #3
 800363a:	d81b      	bhi.n	8003674 <UART_SetConfig+0xd0>
 800363c:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <UART_SetConfig+0xa0>)
 800363e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003642:	bf00      	nop
 8003644:	08003655 	.word	0x08003655
 8003648:	08003665 	.word	0x08003665
 800364c:	0800365d 	.word	0x0800365d
 8003650:	0800366d 	.word	0x0800366d
 8003654:	2301      	movs	r3, #1
 8003656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800365a:	e0ab      	b.n	80037b4 <UART_SetConfig+0x210>
 800365c:	2302      	movs	r3, #2
 800365e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003662:	e0a7      	b.n	80037b4 <UART_SetConfig+0x210>
 8003664:	2304      	movs	r3, #4
 8003666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800366a:	e0a3      	b.n	80037b4 <UART_SetConfig+0x210>
 800366c:	2308      	movs	r3, #8
 800366e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003672:	e09f      	b.n	80037b4 <UART_SetConfig+0x210>
 8003674:	2310      	movs	r3, #16
 8003676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800367a:	e09b      	b.n	80037b4 <UART_SetConfig+0x210>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a76      	ldr	r2, [pc, #472]	@ (800385c <UART_SetConfig+0x2b8>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d138      	bne.n	80036f8 <UART_SetConfig+0x154>
 8003686:	4b74      	ldr	r3, [pc, #464]	@ (8003858 <UART_SetConfig+0x2b4>)
 8003688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368c:	f003 030c 	and.w	r3, r3, #12
 8003690:	2b0c      	cmp	r3, #12
 8003692:	d82d      	bhi.n	80036f0 <UART_SetConfig+0x14c>
 8003694:	a201      	add	r2, pc, #4	@ (adr r2, 800369c <UART_SetConfig+0xf8>)
 8003696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369a:	bf00      	nop
 800369c:	080036d1 	.word	0x080036d1
 80036a0:	080036f1 	.word	0x080036f1
 80036a4:	080036f1 	.word	0x080036f1
 80036a8:	080036f1 	.word	0x080036f1
 80036ac:	080036e1 	.word	0x080036e1
 80036b0:	080036f1 	.word	0x080036f1
 80036b4:	080036f1 	.word	0x080036f1
 80036b8:	080036f1 	.word	0x080036f1
 80036bc:	080036d9 	.word	0x080036d9
 80036c0:	080036f1 	.word	0x080036f1
 80036c4:	080036f1 	.word	0x080036f1
 80036c8:	080036f1 	.word	0x080036f1
 80036cc:	080036e9 	.word	0x080036e9
 80036d0:	2300      	movs	r3, #0
 80036d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036d6:	e06d      	b.n	80037b4 <UART_SetConfig+0x210>
 80036d8:	2302      	movs	r3, #2
 80036da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036de:	e069      	b.n	80037b4 <UART_SetConfig+0x210>
 80036e0:	2304      	movs	r3, #4
 80036e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036e6:	e065      	b.n	80037b4 <UART_SetConfig+0x210>
 80036e8:	2308      	movs	r3, #8
 80036ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036ee:	e061      	b.n	80037b4 <UART_SetConfig+0x210>
 80036f0:	2310      	movs	r3, #16
 80036f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036f6:	e05d      	b.n	80037b4 <UART_SetConfig+0x210>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a58      	ldr	r2, [pc, #352]	@ (8003860 <UART_SetConfig+0x2bc>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d125      	bne.n	800374e <UART_SetConfig+0x1aa>
 8003702:	4b55      	ldr	r3, [pc, #340]	@ (8003858 <UART_SetConfig+0x2b4>)
 8003704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003708:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800370c:	2b30      	cmp	r3, #48	@ 0x30
 800370e:	d016      	beq.n	800373e <UART_SetConfig+0x19a>
 8003710:	2b30      	cmp	r3, #48	@ 0x30
 8003712:	d818      	bhi.n	8003746 <UART_SetConfig+0x1a2>
 8003714:	2b20      	cmp	r3, #32
 8003716:	d00a      	beq.n	800372e <UART_SetConfig+0x18a>
 8003718:	2b20      	cmp	r3, #32
 800371a:	d814      	bhi.n	8003746 <UART_SetConfig+0x1a2>
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <UART_SetConfig+0x182>
 8003720:	2b10      	cmp	r3, #16
 8003722:	d008      	beq.n	8003736 <UART_SetConfig+0x192>
 8003724:	e00f      	b.n	8003746 <UART_SetConfig+0x1a2>
 8003726:	2300      	movs	r3, #0
 8003728:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800372c:	e042      	b.n	80037b4 <UART_SetConfig+0x210>
 800372e:	2302      	movs	r3, #2
 8003730:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003734:	e03e      	b.n	80037b4 <UART_SetConfig+0x210>
 8003736:	2304      	movs	r3, #4
 8003738:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800373c:	e03a      	b.n	80037b4 <UART_SetConfig+0x210>
 800373e:	2308      	movs	r3, #8
 8003740:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003744:	e036      	b.n	80037b4 <UART_SetConfig+0x210>
 8003746:	2310      	movs	r3, #16
 8003748:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800374c:	e032      	b.n	80037b4 <UART_SetConfig+0x210>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a3f      	ldr	r2, [pc, #252]	@ (8003850 <UART_SetConfig+0x2ac>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d12a      	bne.n	80037ae <UART_SetConfig+0x20a>
 8003758:	4b3f      	ldr	r3, [pc, #252]	@ (8003858 <UART_SetConfig+0x2b4>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003762:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003766:	d01a      	beq.n	800379e <UART_SetConfig+0x1fa>
 8003768:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800376c:	d81b      	bhi.n	80037a6 <UART_SetConfig+0x202>
 800376e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003772:	d00c      	beq.n	800378e <UART_SetConfig+0x1ea>
 8003774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003778:	d815      	bhi.n	80037a6 <UART_SetConfig+0x202>
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <UART_SetConfig+0x1e2>
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003782:	d008      	beq.n	8003796 <UART_SetConfig+0x1f2>
 8003784:	e00f      	b.n	80037a6 <UART_SetConfig+0x202>
 8003786:	2300      	movs	r3, #0
 8003788:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800378c:	e012      	b.n	80037b4 <UART_SetConfig+0x210>
 800378e:	2302      	movs	r3, #2
 8003790:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003794:	e00e      	b.n	80037b4 <UART_SetConfig+0x210>
 8003796:	2304      	movs	r3, #4
 8003798:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800379c:	e00a      	b.n	80037b4 <UART_SetConfig+0x210>
 800379e:	2308      	movs	r3, #8
 80037a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037a4:	e006      	b.n	80037b4 <UART_SetConfig+0x210>
 80037a6:	2310      	movs	r3, #16
 80037a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037ac:	e002      	b.n	80037b4 <UART_SetConfig+0x210>
 80037ae:	2310      	movs	r3, #16
 80037b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a25      	ldr	r2, [pc, #148]	@ (8003850 <UART_SetConfig+0x2ac>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	f040 808a 	bne.w	80038d4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d824      	bhi.n	8003812 <UART_SetConfig+0x26e>
 80037c8:	a201      	add	r2, pc, #4	@ (adr r2, 80037d0 <UART_SetConfig+0x22c>)
 80037ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ce:	bf00      	nop
 80037d0:	080037f5 	.word	0x080037f5
 80037d4:	08003813 	.word	0x08003813
 80037d8:	080037fd 	.word	0x080037fd
 80037dc:	08003813 	.word	0x08003813
 80037e0:	08003803 	.word	0x08003803
 80037e4:	08003813 	.word	0x08003813
 80037e8:	08003813 	.word	0x08003813
 80037ec:	08003813 	.word	0x08003813
 80037f0:	0800380b 	.word	0x0800380b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037f4:	f7fe ff2e 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80037f8:	61f8      	str	r0, [r7, #28]
        break;
 80037fa:	e010      	b.n	800381e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037fc:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <UART_SetConfig+0x2c0>)
 80037fe:	61fb      	str	r3, [r7, #28]
        break;
 8003800:	e00d      	b.n	800381e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003802:	f7fe fe8f 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 8003806:	61f8      	str	r0, [r7, #28]
        break;
 8003808:	e009      	b.n	800381e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800380a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800380e:	61fb      	str	r3, [r7, #28]
        break;
 8003810:	e005      	b.n	800381e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800381c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 8109 	beq.w	8003a38 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	69fa      	ldr	r2, [r7, #28]
 8003832:	429a      	cmp	r2, r3
 8003834:	d305      	bcc.n	8003842 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800383c:	69fa      	ldr	r2, [r7, #28]
 800383e:	429a      	cmp	r2, r3
 8003840:	d912      	bls.n	8003868 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003848:	e0f6      	b.n	8003a38 <UART_SetConfig+0x494>
 800384a:	bf00      	nop
 800384c:	efff69f3 	.word	0xefff69f3
 8003850:	40008000 	.word	0x40008000
 8003854:	40013800 	.word	0x40013800
 8003858:	40021000 	.word	0x40021000
 800385c:	40004400 	.word	0x40004400
 8003860:	40004800 	.word	0x40004800
 8003864:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	2200      	movs	r2, #0
 800386c:	461c      	mov	r4, r3
 800386e:	4615      	mov	r5, r2
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	022b      	lsls	r3, r5, #8
 800387a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800387e:	0222      	lsls	r2, r4, #8
 8003880:	68f9      	ldr	r1, [r7, #12]
 8003882:	6849      	ldr	r1, [r1, #4]
 8003884:	0849      	lsrs	r1, r1, #1
 8003886:	2000      	movs	r0, #0
 8003888:	4688      	mov	r8, r1
 800388a:	4681      	mov	r9, r0
 800388c:	eb12 0a08 	adds.w	sl, r2, r8
 8003890:	eb43 0b09 	adc.w	fp, r3, r9
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038a2:	4650      	mov	r0, sl
 80038a4:	4659      	mov	r1, fp
 80038a6:	f7fc fce3 	bl	8000270 <__aeabi_uldivmod>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4613      	mov	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038b8:	d308      	bcc.n	80038cc <UART_SetConfig+0x328>
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038c0:	d204      	bcs.n	80038cc <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e0b5      	b.n	8003a38 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80038d2:	e0b1      	b.n	8003a38 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038dc:	d15d      	bne.n	800399a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80038de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d827      	bhi.n	8003936 <UART_SetConfig+0x392>
 80038e6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ec <UART_SetConfig+0x348>)
 80038e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ec:	08003911 	.word	0x08003911
 80038f0:	08003919 	.word	0x08003919
 80038f4:	08003921 	.word	0x08003921
 80038f8:	08003937 	.word	0x08003937
 80038fc:	08003927 	.word	0x08003927
 8003900:	08003937 	.word	0x08003937
 8003904:	08003937 	.word	0x08003937
 8003908:	08003937 	.word	0x08003937
 800390c:	0800392f 	.word	0x0800392f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003910:	f7fe fea0 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 8003914:	61f8      	str	r0, [r7, #28]
        break;
 8003916:	e014      	b.n	8003942 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003918:	f7fe feb2 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
 800391c:	61f8      	str	r0, [r7, #28]
        break;
 800391e:	e010      	b.n	8003942 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003920:	4b4c      	ldr	r3, [pc, #304]	@ (8003a54 <UART_SetConfig+0x4b0>)
 8003922:	61fb      	str	r3, [r7, #28]
        break;
 8003924:	e00d      	b.n	8003942 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003926:	f7fe fdfd 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 800392a:	61f8      	str	r0, [r7, #28]
        break;
 800392c:	e009      	b.n	8003942 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800392e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003932:	61fb      	str	r3, [r7, #28]
        break;
 8003934:	e005      	b.n	8003942 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8003936:	2300      	movs	r3, #0
 8003938:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003940:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d077      	beq.n	8003a38 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	005a      	lsls	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	085b      	lsrs	r3, r3, #1
 8003952:	441a      	add	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	fbb2 f3f3 	udiv	r3, r2, r3
 800395c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	2b0f      	cmp	r3, #15
 8003962:	d916      	bls.n	8003992 <UART_SetConfig+0x3ee>
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800396a:	d212      	bcs.n	8003992 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	b29b      	uxth	r3, r3
 8003970:	f023 030f 	bic.w	r3, r3, #15
 8003974:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	085b      	lsrs	r3, r3, #1
 800397a:	b29b      	uxth	r3, r3
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	b29a      	uxth	r2, r3
 8003982:	8afb      	ldrh	r3, [r7, #22]
 8003984:	4313      	orrs	r3, r2
 8003986:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	8afa      	ldrh	r2, [r7, #22]
 800398e:	60da      	str	r2, [r3, #12]
 8003990:	e052      	b.n	8003a38 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003998:	e04e      	b.n	8003a38 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800399a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d827      	bhi.n	80039f2 <UART_SetConfig+0x44e>
 80039a2:	a201      	add	r2, pc, #4	@ (adr r2, 80039a8 <UART_SetConfig+0x404>)
 80039a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a8:	080039cd 	.word	0x080039cd
 80039ac:	080039d5 	.word	0x080039d5
 80039b0:	080039dd 	.word	0x080039dd
 80039b4:	080039f3 	.word	0x080039f3
 80039b8:	080039e3 	.word	0x080039e3
 80039bc:	080039f3 	.word	0x080039f3
 80039c0:	080039f3 	.word	0x080039f3
 80039c4:	080039f3 	.word	0x080039f3
 80039c8:	080039eb 	.word	0x080039eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039cc:	f7fe fe42 	bl	8002654 <HAL_RCC_GetPCLK1Freq>
 80039d0:	61f8      	str	r0, [r7, #28]
        break;
 80039d2:	e014      	b.n	80039fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039d4:	f7fe fe54 	bl	8002680 <HAL_RCC_GetPCLK2Freq>
 80039d8:	61f8      	str	r0, [r7, #28]
        break;
 80039da:	e010      	b.n	80039fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a54 <UART_SetConfig+0x4b0>)
 80039de:	61fb      	str	r3, [r7, #28]
        break;
 80039e0:	e00d      	b.n	80039fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039e2:	f7fe fd9f 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 80039e6:	61f8      	str	r0, [r7, #28]
        break;
 80039e8:	e009      	b.n	80039fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ee:	61fb      	str	r3, [r7, #28]
        break;
 80039f0:	e005      	b.n	80039fe <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80039fc:	bf00      	nop
    }

    if (pclk != 0U)
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d019      	beq.n	8003a38 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	085a      	lsrs	r2, r3, #1
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	441a      	add	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	2b0f      	cmp	r3, #15
 8003a1c:	d909      	bls.n	8003a32 <UART_SetConfig+0x48e>
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a24:	d205      	bcs.n	8003a32 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	60da      	str	r2, [r3, #12]
 8003a30:	e002      	b.n	8003a38 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003a44:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3728      	adds	r7, #40	@ 0x28
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a52:	bf00      	nop
 8003a54:	00f42400 	.word	0x00f42400

08003a58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00a      	beq.n	8003a82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	f003 0310 	and.w	r3, r3, #16
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	f003 0320 	and.w	r3, r3, #32
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d01a      	beq.n	8003b6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b56:	d10a      	bne.n	8003b6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	605a      	str	r2, [r3, #4]
  }
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b098      	sub	sp, #96	@ 0x60
 8003ba0:	af02      	add	r7, sp, #8
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bac:	f7fd fbf0 	bl	8001390 <HAL_GetTick>
 8003bb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d12e      	bne.n	8003c1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f88c 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d021      	beq.n	8003c1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be2:	e853 3f00 	ldrex	r3, [r3]
 8003be6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bee:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bfa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c00:	e841 2300 	strex	r3, r2, [r1]
 8003c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1e6      	bne.n	8003bda <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e062      	b.n	8003ce4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d149      	bne.n	8003cc0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c34:	2200      	movs	r2, #0
 8003c36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f856 	bl	8003cec <UART_WaitOnFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d03c      	beq.n	8003cc0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4e:	e853 3f00 	ldrex	r3, [r3]
 8003c52:	623b      	str	r3, [r7, #32]
   return(result);
 8003c54:	6a3b      	ldr	r3, [r7, #32]
 8003c56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c64:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e6      	bne.n	8003c46 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3308      	adds	r3, #8
 8003c7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	e853 3f00 	ldrex	r3, [r3]
 8003c86:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0301 	bic.w	r3, r3, #1
 8003c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3308      	adds	r3, #8
 8003c96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c98:	61fa      	str	r2, [r7, #28]
 8003c9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9c:	69b9      	ldr	r1, [r7, #24]
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	e841 2300 	strex	r3, r2, [r1]
 8003ca4:	617b      	str	r3, [r7, #20]
   return(result);
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e5      	bne.n	8003c78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e011      	b.n	8003ce4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2220      	movs	r2, #32
 8003cca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3758      	adds	r7, #88	@ 0x58
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cfc:	e049      	b.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d04:	d045      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d06:	f7fd fb43 	bl	8001390 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d302      	bcc.n	8003d1c <UART_WaitOnFlagUntilTimeout+0x30>
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e048      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0304 	and.w	r3, r3, #4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d031      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	f003 0308 	and.w	r3, r3, #8
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d110      	bne.n	8003d5e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2208      	movs	r2, #8
 8003d42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f8ff 	bl	8003f48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2208      	movs	r2, #8
 8003d4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e029      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d6c:	d111      	bne.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f8e5 	bl	8003f48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e00f      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69da      	ldr	r2, [r3, #28]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	bf0c      	ite	eq
 8003da2:	2301      	moveq	r3, #1
 8003da4:	2300      	movne	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	461a      	mov	r2, r3
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d0a6      	beq.n	8003cfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b097      	sub	sp, #92	@ 0x5c
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	88fa      	ldrh	r2, [r7, #6]
 8003dd4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	88fa      	ldrh	r2, [r7, #6]
 8003ddc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dee:	d10e      	bne.n	8003e0e <UART_Start_Receive_IT+0x52>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d105      	bne.n	8003e04 <UART_Start_Receive_IT+0x48>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003dfe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e02:	e02d      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	22ff      	movs	r2, #255	@ 0xff
 8003e08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e0c:	e028      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10d      	bne.n	8003e32 <UART_Start_Receive_IT+0x76>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d104      	bne.n	8003e28 <UART_Start_Receive_IT+0x6c>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	22ff      	movs	r2, #255	@ 0xff
 8003e22:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e26:	e01b      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	227f      	movs	r2, #127	@ 0x7f
 8003e2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e30:	e016      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e3a:	d10d      	bne.n	8003e58 <UART_Start_Receive_IT+0x9c>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d104      	bne.n	8003e4e <UART_Start_Receive_IT+0x92>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	227f      	movs	r2, #127	@ 0x7f
 8003e48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e4c:	e008      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	223f      	movs	r2, #63	@ 0x3f
 8003e52:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e56:	e003      	b.n	8003e60 <UART_Start_Receive_IT+0xa4>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2222      	movs	r2, #34	@ 0x22
 8003e6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	3308      	adds	r3, #8
 8003e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e7a:	e853 3f00 	ldrex	r3, [r3]
 8003e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	f043 0301 	orr.w	r3, r3, #1
 8003e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	3308      	adds	r3, #8
 8003e8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e90:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003e92:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e94:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003e96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e98:	e841 2300 	strex	r3, r2, [r1]
 8003e9c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1e5      	bne.n	8003e70 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eac:	d107      	bne.n	8003ebe <UART_Start_Receive_IT+0x102>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d103      	bne.n	8003ebe <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4a21      	ldr	r2, [pc, #132]	@ (8003f40 <UART_Start_Receive_IT+0x184>)
 8003eba:	669a      	str	r2, [r3, #104]	@ 0x68
 8003ebc:	e002      	b.n	8003ec4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4a20      	ldr	r2, [pc, #128]	@ (8003f44 <UART_Start_Receive_IT+0x188>)
 8003ec2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d019      	beq.n	8003f00 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003ee0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eec:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ef0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ef2:	e841 2300 	strex	r3, r2, [r1]
 8003ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1e6      	bne.n	8003ecc <UART_Start_Receive_IT+0x110>
 8003efe:	e018      	b.n	8003f32 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	e853 3f00 	ldrex	r3, [r3]
 8003f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	f043 0320 	orr.w	r3, r3, #32
 8003f14:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f1e:	623b      	str	r3, [r7, #32]
 8003f20:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f22:	69f9      	ldr	r1, [r7, #28]
 8003f24:	6a3a      	ldr	r2, [r7, #32]
 8003f26:	e841 2300 	strex	r3, r2, [r1]
 8003f2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1e6      	bne.n	8003f00 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	375c      	adds	r7, #92	@ 0x5c
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	0800424d 	.word	0x0800424d
 8003f44:	08004091 	.word	0x08004091

08003f48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b095      	sub	sp, #84	@ 0x54
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f58:	e853 3f00 	ldrex	r3, [r3]
 8003f5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f70:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f76:	e841 2300 	strex	r3, r2, [r1]
 8003f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1e6      	bne.n	8003f50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3308      	adds	r3, #8
 8003f88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	e853 3f00 	ldrex	r3, [r3]
 8003f90:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	f023 0301 	bic.w	r3, r3, #1
 8003f98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003faa:	e841 2300 	strex	r3, r2, [r1]
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1e5      	bne.n	8003f82 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d118      	bne.n	8003ff0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	e853 3f00 	ldrex	r3, [r3]
 8003fca:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f023 0310 	bic.w	r3, r3, #16
 8003fd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	461a      	mov	r2, r3
 8003fda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe0:	6979      	ldr	r1, [r7, #20]
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	e841 2300 	strex	r3, r2, [r1]
 8003fe8:	613b      	str	r3, [r7, #16]
   return(result);
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1e6      	bne.n	8003fbe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004004:	bf00      	nop
 8004006:	3754      	adds	r7, #84	@ 0x54
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f7ff faae 	bl	8003590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004034:	bf00      	nop
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b088      	sub	sp, #32
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	e853 3f00 	ldrex	r3, [r3]
 8004050:	60bb      	str	r3, [r7, #8]
   return(result);
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004058:	61fb      	str	r3, [r7, #28]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004066:	6979      	ldr	r1, [r7, #20]
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	e841 2300 	strex	r3, r2, [r1]
 800406e:	613b      	str	r3, [r7, #16]
   return(result);
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1e6      	bne.n	8004044 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2220      	movs	r2, #32
 800407a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7ff fa70 	bl	8003568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004088:	bf00      	nop
 800408a:	3720      	adds	r7, #32
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b09c      	sub	sp, #112	@ 0x70
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800409e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040a8:	2b22      	cmp	r3, #34	@ 0x22
 80040aa:	f040 80be 	bne.w	800422a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80040b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80040b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80040bc:	b2d9      	uxtb	r1, r3
 80040be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c8:	400a      	ands	r2, r1
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f040 80a3 	bne.w	800423e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004100:	e853 3f00 	ldrex	r3, [r3]
 8004104:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800410c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	461a      	mov	r2, r3
 8004114:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004116:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004118:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800411c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800411e:	e841 2300 	strex	r3, r2, [r1]
 8004122:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1e6      	bne.n	80040f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	3308      	adds	r3, #8
 8004130:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004134:	e853 3f00 	ldrex	r3, [r3]
 8004138:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800413a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800413c:	f023 0301 	bic.w	r3, r3, #1
 8004140:	667b      	str	r3, [r7, #100]	@ 0x64
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	3308      	adds	r3, #8
 8004148:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800414a:	647a      	str	r2, [r7, #68]	@ 0x44
 800414c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004150:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e5      	bne.n	800412a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2220      	movs	r2, #32
 8004162:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a34      	ldr	r2, [pc, #208]	@ (8004248 <UART_RxISR_8BIT+0x1b8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d01f      	beq.n	80041bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d018      	beq.n	80041bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	e853 3f00 	ldrex	r3, [r3]
 8004196:	623b      	str	r3, [r7, #32]
   return(result);
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800419e:	663b      	str	r3, [r7, #96]	@ 0x60
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80041aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041b0:	e841 2300 	strex	r3, r2, [r1]
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1e6      	bne.n	800418a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d12e      	bne.n	8004222 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	e853 3f00 	ldrex	r3, [r3]
 80041d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f023 0310 	bic.w	r3, r3, #16
 80041de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	461a      	mov	r2, r3
 80041e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ec:	69b9      	ldr	r1, [r7, #24]
 80041ee:	69fa      	ldr	r2, [r7, #28]
 80041f0:	e841 2300 	strex	r3, r2, [r1]
 80041f4:	617b      	str	r3, [r7, #20]
   return(result);
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1e6      	bne.n	80041ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	69db      	ldr	r3, [r3, #28]
 8004202:	f003 0310 	and.w	r3, r3, #16
 8004206:	2b10      	cmp	r3, #16
 8004208:	d103      	bne.n	8004212 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2210      	movs	r2, #16
 8004210:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004218:	4619      	mov	r1, r3
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fc f9e6 	bl	80005ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004220:	e00d      	b.n	800423e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff f9aa 	bl	800357c <HAL_UART_RxCpltCallback>
}
 8004228:	e009      	b.n	800423e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	8b1b      	ldrh	r3, [r3, #24]
 8004230:	b29a      	uxth	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0208 	orr.w	r2, r2, #8
 800423a:	b292      	uxth	r2, r2
 800423c:	831a      	strh	r2, [r3, #24]
}
 800423e:	bf00      	nop
 8004240:	3770      	adds	r7, #112	@ 0x70
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40008000 	.word	0x40008000

0800424c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b09c      	sub	sp, #112	@ 0x70
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800425a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004264:	2b22      	cmp	r3, #34	@ 0x22
 8004266:	f040 80be 	bne.w	80043e6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004270:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004278:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800427a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800427e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004282:	4013      	ands	r3, r2
 8004284:	b29a      	uxth	r2, r3
 8004286:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004288:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428e:	1c9a      	adds	r2, r3, #2
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f040 80a3 	bne.w	80043fa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042bc:	e853 3f00 	ldrex	r3, [r3]
 80042c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80042c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80042d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80042d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80042da:	e841 2300 	strex	r3, r2, [r1]
 80042de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80042e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1e6      	bne.n	80042b4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3308      	adds	r3, #8
 80042ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f8:	f023 0301 	bic.w	r3, r3, #1
 80042fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3308      	adds	r3, #8
 8004304:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004306:	643a      	str	r2, [r7, #64]	@ 0x40
 8004308:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800430c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e5      	bne.n	80042e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a34      	ldr	r2, [pc, #208]	@ (8004404 <UART_RxISR_16BIT+0x1b8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d01f      	beq.n	8004378 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d018      	beq.n	8004378 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434c:	6a3b      	ldr	r3, [r7, #32]
 800434e:	e853 3f00 	ldrex	r3, [r3]
 8004352:	61fb      	str	r3, [r7, #28]
   return(result);
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800435a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	461a      	mov	r2, r3
 8004362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004366:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800436a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800436c:	e841 2300 	strex	r3, r2, [r1]
 8004370:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1e6      	bne.n	8004346 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800437c:	2b01      	cmp	r3, #1
 800437e:	d12e      	bne.n	80043de <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	60bb      	str	r3, [r7, #8]
   return(result);
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f023 0310 	bic.w	r3, r3, #16
 800439a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	461a      	mov	r2, r3
 80043a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043a4:	61bb      	str	r3, [r7, #24]
 80043a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6979      	ldr	r1, [r7, #20]
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	613b      	str	r3, [r7, #16]
   return(result);
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e6      	bne.n	8004386 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	f003 0310 	and.w	r3, r3, #16
 80043c2:	2b10      	cmp	r3, #16
 80043c4:	d103      	bne.n	80043ce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2210      	movs	r2, #16
 80043cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043d4:	4619      	mov	r1, r3
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fc f908 	bl	80005ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043dc:	e00d      	b.n	80043fa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f7ff f8cc 	bl	800357c <HAL_UART_RxCpltCallback>
}
 80043e4:	e009      	b.n	80043fa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	8b1b      	ldrh	r3, [r3, #24]
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f042 0208 	orr.w	r2, r2, #8
 80043f6:	b292      	uxth	r2, r2
 80043f8:	831a      	strh	r2, [r3, #24]
}
 80043fa:	bf00      	nop
 80043fc:	3770      	adds	r7, #112	@ 0x70
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40008000 	.word	0x40008000

08004408 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08c      	sub	sp, #48	@ 0x30
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	4613      	mov	r3, r2
 8004428:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800442a:	2300      	movs	r3, #0
 800442c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004436:	2b20      	cmp	r3, #32
 8004438:	d13b      	bne.n	80044b2 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e034      	b.n	80044b4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	461a      	mov	r2, r3
 800445a:	68b9      	ldr	r1, [r7, #8]
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f7ff fcad 	bl	8003dbc <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004466:	2b01      	cmp	r3, #1
 8004468:	d11d      	bne.n	80044a6 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2210      	movs	r2, #16
 8004470:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	617b      	str	r3, [r7, #20]
   return(result);
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f043 0310 	orr.w	r3, r3, #16
 8004486:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004490:	627b      	str	r3, [r7, #36]	@ 0x24
 8004492:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	6a39      	ldr	r1, [r7, #32]
 8004496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004498:	e841 2300 	strex	r3, r2, [r1]
 800449c:	61fb      	str	r3, [r7, #28]
   return(result);
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e6      	bne.n	8004472 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 80044a4:	e002      	b.n	80044ac <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80044ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80044b0:	e000      	b.n	80044b4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 80044b2:	2302      	movs	r3, #2
  }
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3730      	adds	r7, #48	@ 0x30
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <std>:
 80044bc:	2300      	movs	r3, #0
 80044be:	b510      	push	{r4, lr}
 80044c0:	4604      	mov	r4, r0
 80044c2:	e9c0 3300 	strd	r3, r3, [r0]
 80044c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044ca:	6083      	str	r3, [r0, #8]
 80044cc:	8181      	strh	r1, [r0, #12]
 80044ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80044d0:	81c2      	strh	r2, [r0, #14]
 80044d2:	6183      	str	r3, [r0, #24]
 80044d4:	4619      	mov	r1, r3
 80044d6:	2208      	movs	r2, #8
 80044d8:	305c      	adds	r0, #92	@ 0x5c
 80044da:	f000 fa01 	bl	80048e0 <memset>
 80044de:	4b0d      	ldr	r3, [pc, #52]	@ (8004514 <std+0x58>)
 80044e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80044e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004518 <std+0x5c>)
 80044e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <std+0x60>)
 80044e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80044ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004520 <std+0x64>)
 80044ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80044ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004524 <std+0x68>)
 80044f0:	6224      	str	r4, [r4, #32]
 80044f2:	429c      	cmp	r4, r3
 80044f4:	d006      	beq.n	8004504 <std+0x48>
 80044f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80044fa:	4294      	cmp	r4, r2
 80044fc:	d002      	beq.n	8004504 <std+0x48>
 80044fe:	33d0      	adds	r3, #208	@ 0xd0
 8004500:	429c      	cmp	r4, r3
 8004502:	d105      	bne.n	8004510 <std+0x54>
 8004504:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800450c:	f000 ba60 	b.w	80049d0 <__retarget_lock_init_recursive>
 8004510:	bd10      	pop	{r4, pc}
 8004512:	bf00      	nop
 8004514:	08004731 	.word	0x08004731
 8004518:	08004753 	.word	0x08004753
 800451c:	0800478b 	.word	0x0800478b
 8004520:	080047af 	.word	0x080047af
 8004524:	20000394 	.word	0x20000394

08004528 <stdio_exit_handler>:
 8004528:	4a02      	ldr	r2, [pc, #8]	@ (8004534 <stdio_exit_handler+0xc>)
 800452a:	4903      	ldr	r1, [pc, #12]	@ (8004538 <stdio_exit_handler+0x10>)
 800452c:	4803      	ldr	r0, [pc, #12]	@ (800453c <stdio_exit_handler+0x14>)
 800452e:	f000 b869 	b.w	8004604 <_fwalk_sglue>
 8004532:	bf00      	nop
 8004534:	2000008c 	.word	0x2000008c
 8004538:	08005271 	.word	0x08005271
 800453c:	2000009c 	.word	0x2000009c

08004540 <cleanup_stdio>:
 8004540:	6841      	ldr	r1, [r0, #4]
 8004542:	4b0c      	ldr	r3, [pc, #48]	@ (8004574 <cleanup_stdio+0x34>)
 8004544:	4299      	cmp	r1, r3
 8004546:	b510      	push	{r4, lr}
 8004548:	4604      	mov	r4, r0
 800454a:	d001      	beq.n	8004550 <cleanup_stdio+0x10>
 800454c:	f000 fe90 	bl	8005270 <_fflush_r>
 8004550:	68a1      	ldr	r1, [r4, #8]
 8004552:	4b09      	ldr	r3, [pc, #36]	@ (8004578 <cleanup_stdio+0x38>)
 8004554:	4299      	cmp	r1, r3
 8004556:	d002      	beq.n	800455e <cleanup_stdio+0x1e>
 8004558:	4620      	mov	r0, r4
 800455a:	f000 fe89 	bl	8005270 <_fflush_r>
 800455e:	68e1      	ldr	r1, [r4, #12]
 8004560:	4b06      	ldr	r3, [pc, #24]	@ (800457c <cleanup_stdio+0x3c>)
 8004562:	4299      	cmp	r1, r3
 8004564:	d004      	beq.n	8004570 <cleanup_stdio+0x30>
 8004566:	4620      	mov	r0, r4
 8004568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800456c:	f000 be80 	b.w	8005270 <_fflush_r>
 8004570:	bd10      	pop	{r4, pc}
 8004572:	bf00      	nop
 8004574:	20000394 	.word	0x20000394
 8004578:	200003fc 	.word	0x200003fc
 800457c:	20000464 	.word	0x20000464

08004580 <global_stdio_init.part.0>:
 8004580:	b510      	push	{r4, lr}
 8004582:	4b0b      	ldr	r3, [pc, #44]	@ (80045b0 <global_stdio_init.part.0+0x30>)
 8004584:	4c0b      	ldr	r4, [pc, #44]	@ (80045b4 <global_stdio_init.part.0+0x34>)
 8004586:	4a0c      	ldr	r2, [pc, #48]	@ (80045b8 <global_stdio_init.part.0+0x38>)
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	4620      	mov	r0, r4
 800458c:	2200      	movs	r2, #0
 800458e:	2104      	movs	r1, #4
 8004590:	f7ff ff94 	bl	80044bc <std>
 8004594:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004598:	2201      	movs	r2, #1
 800459a:	2109      	movs	r1, #9
 800459c:	f7ff ff8e 	bl	80044bc <std>
 80045a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80045a4:	2202      	movs	r2, #2
 80045a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045aa:	2112      	movs	r1, #18
 80045ac:	f7ff bf86 	b.w	80044bc <std>
 80045b0:	200004cc 	.word	0x200004cc
 80045b4:	20000394 	.word	0x20000394
 80045b8:	08004529 	.word	0x08004529

080045bc <__sfp_lock_acquire>:
 80045bc:	4801      	ldr	r0, [pc, #4]	@ (80045c4 <__sfp_lock_acquire+0x8>)
 80045be:	f000 ba08 	b.w	80049d2 <__retarget_lock_acquire_recursive>
 80045c2:	bf00      	nop
 80045c4:	200004d5 	.word	0x200004d5

080045c8 <__sfp_lock_release>:
 80045c8:	4801      	ldr	r0, [pc, #4]	@ (80045d0 <__sfp_lock_release+0x8>)
 80045ca:	f000 ba03 	b.w	80049d4 <__retarget_lock_release_recursive>
 80045ce:	bf00      	nop
 80045d0:	200004d5 	.word	0x200004d5

080045d4 <__sinit>:
 80045d4:	b510      	push	{r4, lr}
 80045d6:	4604      	mov	r4, r0
 80045d8:	f7ff fff0 	bl	80045bc <__sfp_lock_acquire>
 80045dc:	6a23      	ldr	r3, [r4, #32]
 80045de:	b11b      	cbz	r3, 80045e8 <__sinit+0x14>
 80045e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045e4:	f7ff bff0 	b.w	80045c8 <__sfp_lock_release>
 80045e8:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <__sinit+0x28>)
 80045ea:	6223      	str	r3, [r4, #32]
 80045ec:	4b04      	ldr	r3, [pc, #16]	@ (8004600 <__sinit+0x2c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1f5      	bne.n	80045e0 <__sinit+0xc>
 80045f4:	f7ff ffc4 	bl	8004580 <global_stdio_init.part.0>
 80045f8:	e7f2      	b.n	80045e0 <__sinit+0xc>
 80045fa:	bf00      	nop
 80045fc:	08004541 	.word	0x08004541
 8004600:	200004cc 	.word	0x200004cc

08004604 <_fwalk_sglue>:
 8004604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004608:	4607      	mov	r7, r0
 800460a:	4688      	mov	r8, r1
 800460c:	4614      	mov	r4, r2
 800460e:	2600      	movs	r6, #0
 8004610:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004614:	f1b9 0901 	subs.w	r9, r9, #1
 8004618:	d505      	bpl.n	8004626 <_fwalk_sglue+0x22>
 800461a:	6824      	ldr	r4, [r4, #0]
 800461c:	2c00      	cmp	r4, #0
 800461e:	d1f7      	bne.n	8004610 <_fwalk_sglue+0xc>
 8004620:	4630      	mov	r0, r6
 8004622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004626:	89ab      	ldrh	r3, [r5, #12]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d907      	bls.n	800463c <_fwalk_sglue+0x38>
 800462c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004630:	3301      	adds	r3, #1
 8004632:	d003      	beq.n	800463c <_fwalk_sglue+0x38>
 8004634:	4629      	mov	r1, r5
 8004636:	4638      	mov	r0, r7
 8004638:	47c0      	blx	r8
 800463a:	4306      	orrs	r6, r0
 800463c:	3568      	adds	r5, #104	@ 0x68
 800463e:	e7e9      	b.n	8004614 <_fwalk_sglue+0x10>

08004640 <iprintf>:
 8004640:	b40f      	push	{r0, r1, r2, r3}
 8004642:	b507      	push	{r0, r1, r2, lr}
 8004644:	4906      	ldr	r1, [pc, #24]	@ (8004660 <iprintf+0x20>)
 8004646:	ab04      	add	r3, sp, #16
 8004648:	6808      	ldr	r0, [r1, #0]
 800464a:	f853 2b04 	ldr.w	r2, [r3], #4
 800464e:	6881      	ldr	r1, [r0, #8]
 8004650:	9301      	str	r3, [sp, #4]
 8004652:	f000 fae3 	bl	8004c1c <_vfiprintf_r>
 8004656:	b003      	add	sp, #12
 8004658:	f85d eb04 	ldr.w	lr, [sp], #4
 800465c:	b004      	add	sp, #16
 800465e:	4770      	bx	lr
 8004660:	20000098 	.word	0x20000098

08004664 <putchar>:
 8004664:	4b02      	ldr	r3, [pc, #8]	@ (8004670 <putchar+0xc>)
 8004666:	4601      	mov	r1, r0
 8004668:	6818      	ldr	r0, [r3, #0]
 800466a:	6882      	ldr	r2, [r0, #8]
 800466c:	f000 be8a 	b.w	8005384 <_putc_r>
 8004670:	20000098 	.word	0x20000098

08004674 <_puts_r>:
 8004674:	6a03      	ldr	r3, [r0, #32]
 8004676:	b570      	push	{r4, r5, r6, lr}
 8004678:	6884      	ldr	r4, [r0, #8]
 800467a:	4605      	mov	r5, r0
 800467c:	460e      	mov	r6, r1
 800467e:	b90b      	cbnz	r3, 8004684 <_puts_r+0x10>
 8004680:	f7ff ffa8 	bl	80045d4 <__sinit>
 8004684:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004686:	07db      	lsls	r3, r3, #31
 8004688:	d405      	bmi.n	8004696 <_puts_r+0x22>
 800468a:	89a3      	ldrh	r3, [r4, #12]
 800468c:	0598      	lsls	r0, r3, #22
 800468e:	d402      	bmi.n	8004696 <_puts_r+0x22>
 8004690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004692:	f000 f99e 	bl	80049d2 <__retarget_lock_acquire_recursive>
 8004696:	89a3      	ldrh	r3, [r4, #12]
 8004698:	0719      	lsls	r1, r3, #28
 800469a:	d502      	bpl.n	80046a2 <_puts_r+0x2e>
 800469c:	6923      	ldr	r3, [r4, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d135      	bne.n	800470e <_puts_r+0x9a>
 80046a2:	4621      	mov	r1, r4
 80046a4:	4628      	mov	r0, r5
 80046a6:	f000 f8c5 	bl	8004834 <__swsetup_r>
 80046aa:	b380      	cbz	r0, 800470e <_puts_r+0x9a>
 80046ac:	f04f 35ff 	mov.w	r5, #4294967295
 80046b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046b2:	07da      	lsls	r2, r3, #31
 80046b4:	d405      	bmi.n	80046c2 <_puts_r+0x4e>
 80046b6:	89a3      	ldrh	r3, [r4, #12]
 80046b8:	059b      	lsls	r3, r3, #22
 80046ba:	d402      	bmi.n	80046c2 <_puts_r+0x4e>
 80046bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046be:	f000 f989 	bl	80049d4 <__retarget_lock_release_recursive>
 80046c2:	4628      	mov	r0, r5
 80046c4:	bd70      	pop	{r4, r5, r6, pc}
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	da04      	bge.n	80046d4 <_puts_r+0x60>
 80046ca:	69a2      	ldr	r2, [r4, #24]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	dc17      	bgt.n	8004700 <_puts_r+0x8c>
 80046d0:	290a      	cmp	r1, #10
 80046d2:	d015      	beq.n	8004700 <_puts_r+0x8c>
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	6022      	str	r2, [r4, #0]
 80046da:	7019      	strb	r1, [r3, #0]
 80046dc:	68a3      	ldr	r3, [r4, #8]
 80046de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80046e2:	3b01      	subs	r3, #1
 80046e4:	60a3      	str	r3, [r4, #8]
 80046e6:	2900      	cmp	r1, #0
 80046e8:	d1ed      	bne.n	80046c6 <_puts_r+0x52>
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	da11      	bge.n	8004712 <_puts_r+0x9e>
 80046ee:	4622      	mov	r2, r4
 80046f0:	210a      	movs	r1, #10
 80046f2:	4628      	mov	r0, r5
 80046f4:	f000 f85f 	bl	80047b6 <__swbuf_r>
 80046f8:	3001      	adds	r0, #1
 80046fa:	d0d7      	beq.n	80046ac <_puts_r+0x38>
 80046fc:	250a      	movs	r5, #10
 80046fe:	e7d7      	b.n	80046b0 <_puts_r+0x3c>
 8004700:	4622      	mov	r2, r4
 8004702:	4628      	mov	r0, r5
 8004704:	f000 f857 	bl	80047b6 <__swbuf_r>
 8004708:	3001      	adds	r0, #1
 800470a:	d1e7      	bne.n	80046dc <_puts_r+0x68>
 800470c:	e7ce      	b.n	80046ac <_puts_r+0x38>
 800470e:	3e01      	subs	r6, #1
 8004710:	e7e4      	b.n	80046dc <_puts_r+0x68>
 8004712:	6823      	ldr	r3, [r4, #0]
 8004714:	1c5a      	adds	r2, r3, #1
 8004716:	6022      	str	r2, [r4, #0]
 8004718:	220a      	movs	r2, #10
 800471a:	701a      	strb	r2, [r3, #0]
 800471c:	e7ee      	b.n	80046fc <_puts_r+0x88>
	...

08004720 <puts>:
 8004720:	4b02      	ldr	r3, [pc, #8]	@ (800472c <puts+0xc>)
 8004722:	4601      	mov	r1, r0
 8004724:	6818      	ldr	r0, [r3, #0]
 8004726:	f7ff bfa5 	b.w	8004674 <_puts_r>
 800472a:	bf00      	nop
 800472c:	20000098 	.word	0x20000098

08004730 <__sread>:
 8004730:	b510      	push	{r4, lr}
 8004732:	460c      	mov	r4, r1
 8004734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004738:	f000 f8fc 	bl	8004934 <_read_r>
 800473c:	2800      	cmp	r0, #0
 800473e:	bfab      	itete	ge
 8004740:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004742:	89a3      	ldrhlt	r3, [r4, #12]
 8004744:	181b      	addge	r3, r3, r0
 8004746:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800474a:	bfac      	ite	ge
 800474c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800474e:	81a3      	strhlt	r3, [r4, #12]
 8004750:	bd10      	pop	{r4, pc}

08004752 <__swrite>:
 8004752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004756:	461f      	mov	r7, r3
 8004758:	898b      	ldrh	r3, [r1, #12]
 800475a:	05db      	lsls	r3, r3, #23
 800475c:	4605      	mov	r5, r0
 800475e:	460c      	mov	r4, r1
 8004760:	4616      	mov	r6, r2
 8004762:	d505      	bpl.n	8004770 <__swrite+0x1e>
 8004764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004768:	2302      	movs	r3, #2
 800476a:	2200      	movs	r2, #0
 800476c:	f000 f8d0 	bl	8004910 <_lseek_r>
 8004770:	89a3      	ldrh	r3, [r4, #12]
 8004772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004776:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800477a:	81a3      	strh	r3, [r4, #12]
 800477c:	4632      	mov	r2, r6
 800477e:	463b      	mov	r3, r7
 8004780:	4628      	mov	r0, r5
 8004782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004786:	f000 b8e7 	b.w	8004958 <_write_r>

0800478a <__sseek>:
 800478a:	b510      	push	{r4, lr}
 800478c:	460c      	mov	r4, r1
 800478e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004792:	f000 f8bd 	bl	8004910 <_lseek_r>
 8004796:	1c43      	adds	r3, r0, #1
 8004798:	89a3      	ldrh	r3, [r4, #12]
 800479a:	bf15      	itete	ne
 800479c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800479e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047a6:	81a3      	strheq	r3, [r4, #12]
 80047a8:	bf18      	it	ne
 80047aa:	81a3      	strhne	r3, [r4, #12]
 80047ac:	bd10      	pop	{r4, pc}

080047ae <__sclose>:
 80047ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b2:	f000 b89d 	b.w	80048f0 <_close_r>

080047b6 <__swbuf_r>:
 80047b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047b8:	460e      	mov	r6, r1
 80047ba:	4614      	mov	r4, r2
 80047bc:	4605      	mov	r5, r0
 80047be:	b118      	cbz	r0, 80047c8 <__swbuf_r+0x12>
 80047c0:	6a03      	ldr	r3, [r0, #32]
 80047c2:	b90b      	cbnz	r3, 80047c8 <__swbuf_r+0x12>
 80047c4:	f7ff ff06 	bl	80045d4 <__sinit>
 80047c8:	69a3      	ldr	r3, [r4, #24]
 80047ca:	60a3      	str	r3, [r4, #8]
 80047cc:	89a3      	ldrh	r3, [r4, #12]
 80047ce:	071a      	lsls	r2, r3, #28
 80047d0:	d501      	bpl.n	80047d6 <__swbuf_r+0x20>
 80047d2:	6923      	ldr	r3, [r4, #16]
 80047d4:	b943      	cbnz	r3, 80047e8 <__swbuf_r+0x32>
 80047d6:	4621      	mov	r1, r4
 80047d8:	4628      	mov	r0, r5
 80047da:	f000 f82b 	bl	8004834 <__swsetup_r>
 80047de:	b118      	cbz	r0, 80047e8 <__swbuf_r+0x32>
 80047e0:	f04f 37ff 	mov.w	r7, #4294967295
 80047e4:	4638      	mov	r0, r7
 80047e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047e8:	6823      	ldr	r3, [r4, #0]
 80047ea:	6922      	ldr	r2, [r4, #16]
 80047ec:	1a98      	subs	r0, r3, r2
 80047ee:	6963      	ldr	r3, [r4, #20]
 80047f0:	b2f6      	uxtb	r6, r6
 80047f2:	4283      	cmp	r3, r0
 80047f4:	4637      	mov	r7, r6
 80047f6:	dc05      	bgt.n	8004804 <__swbuf_r+0x4e>
 80047f8:	4621      	mov	r1, r4
 80047fa:	4628      	mov	r0, r5
 80047fc:	f000 fd38 	bl	8005270 <_fflush_r>
 8004800:	2800      	cmp	r0, #0
 8004802:	d1ed      	bne.n	80047e0 <__swbuf_r+0x2a>
 8004804:	68a3      	ldr	r3, [r4, #8]
 8004806:	3b01      	subs	r3, #1
 8004808:	60a3      	str	r3, [r4, #8]
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	6022      	str	r2, [r4, #0]
 8004810:	701e      	strb	r6, [r3, #0]
 8004812:	6962      	ldr	r2, [r4, #20]
 8004814:	1c43      	adds	r3, r0, #1
 8004816:	429a      	cmp	r2, r3
 8004818:	d004      	beq.n	8004824 <__swbuf_r+0x6e>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	07db      	lsls	r3, r3, #31
 800481e:	d5e1      	bpl.n	80047e4 <__swbuf_r+0x2e>
 8004820:	2e0a      	cmp	r6, #10
 8004822:	d1df      	bne.n	80047e4 <__swbuf_r+0x2e>
 8004824:	4621      	mov	r1, r4
 8004826:	4628      	mov	r0, r5
 8004828:	f000 fd22 	bl	8005270 <_fflush_r>
 800482c:	2800      	cmp	r0, #0
 800482e:	d0d9      	beq.n	80047e4 <__swbuf_r+0x2e>
 8004830:	e7d6      	b.n	80047e0 <__swbuf_r+0x2a>
	...

08004834 <__swsetup_r>:
 8004834:	b538      	push	{r3, r4, r5, lr}
 8004836:	4b29      	ldr	r3, [pc, #164]	@ (80048dc <__swsetup_r+0xa8>)
 8004838:	4605      	mov	r5, r0
 800483a:	6818      	ldr	r0, [r3, #0]
 800483c:	460c      	mov	r4, r1
 800483e:	b118      	cbz	r0, 8004848 <__swsetup_r+0x14>
 8004840:	6a03      	ldr	r3, [r0, #32]
 8004842:	b90b      	cbnz	r3, 8004848 <__swsetup_r+0x14>
 8004844:	f7ff fec6 	bl	80045d4 <__sinit>
 8004848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800484c:	0719      	lsls	r1, r3, #28
 800484e:	d422      	bmi.n	8004896 <__swsetup_r+0x62>
 8004850:	06da      	lsls	r2, r3, #27
 8004852:	d407      	bmi.n	8004864 <__swsetup_r+0x30>
 8004854:	2209      	movs	r2, #9
 8004856:	602a      	str	r2, [r5, #0]
 8004858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800485c:	81a3      	strh	r3, [r4, #12]
 800485e:	f04f 30ff 	mov.w	r0, #4294967295
 8004862:	e033      	b.n	80048cc <__swsetup_r+0x98>
 8004864:	0758      	lsls	r0, r3, #29
 8004866:	d512      	bpl.n	800488e <__swsetup_r+0x5a>
 8004868:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800486a:	b141      	cbz	r1, 800487e <__swsetup_r+0x4a>
 800486c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004870:	4299      	cmp	r1, r3
 8004872:	d002      	beq.n	800487a <__swsetup_r+0x46>
 8004874:	4628      	mov	r0, r5
 8004876:	f000 f8af 	bl	80049d8 <_free_r>
 800487a:	2300      	movs	r3, #0
 800487c:	6363      	str	r3, [r4, #52]	@ 0x34
 800487e:	89a3      	ldrh	r3, [r4, #12]
 8004880:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004884:	81a3      	strh	r3, [r4, #12]
 8004886:	2300      	movs	r3, #0
 8004888:	6063      	str	r3, [r4, #4]
 800488a:	6923      	ldr	r3, [r4, #16]
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	89a3      	ldrh	r3, [r4, #12]
 8004890:	f043 0308 	orr.w	r3, r3, #8
 8004894:	81a3      	strh	r3, [r4, #12]
 8004896:	6923      	ldr	r3, [r4, #16]
 8004898:	b94b      	cbnz	r3, 80048ae <__swsetup_r+0x7a>
 800489a:	89a3      	ldrh	r3, [r4, #12]
 800489c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80048a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a4:	d003      	beq.n	80048ae <__swsetup_r+0x7a>
 80048a6:	4621      	mov	r1, r4
 80048a8:	4628      	mov	r0, r5
 80048aa:	f000 fd2f 	bl	800530c <__smakebuf_r>
 80048ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048b2:	f013 0201 	ands.w	r2, r3, #1
 80048b6:	d00a      	beq.n	80048ce <__swsetup_r+0x9a>
 80048b8:	2200      	movs	r2, #0
 80048ba:	60a2      	str	r2, [r4, #8]
 80048bc:	6962      	ldr	r2, [r4, #20]
 80048be:	4252      	negs	r2, r2
 80048c0:	61a2      	str	r2, [r4, #24]
 80048c2:	6922      	ldr	r2, [r4, #16]
 80048c4:	b942      	cbnz	r2, 80048d8 <__swsetup_r+0xa4>
 80048c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80048ca:	d1c5      	bne.n	8004858 <__swsetup_r+0x24>
 80048cc:	bd38      	pop	{r3, r4, r5, pc}
 80048ce:	0799      	lsls	r1, r3, #30
 80048d0:	bf58      	it	pl
 80048d2:	6962      	ldrpl	r2, [r4, #20]
 80048d4:	60a2      	str	r2, [r4, #8]
 80048d6:	e7f4      	b.n	80048c2 <__swsetup_r+0x8e>
 80048d8:	2000      	movs	r0, #0
 80048da:	e7f7      	b.n	80048cc <__swsetup_r+0x98>
 80048dc:	20000098 	.word	0x20000098

080048e0 <memset>:
 80048e0:	4402      	add	r2, r0
 80048e2:	4603      	mov	r3, r0
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d100      	bne.n	80048ea <memset+0xa>
 80048e8:	4770      	bx	lr
 80048ea:	f803 1b01 	strb.w	r1, [r3], #1
 80048ee:	e7f9      	b.n	80048e4 <memset+0x4>

080048f0 <_close_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	4d06      	ldr	r5, [pc, #24]	@ (800490c <_close_r+0x1c>)
 80048f4:	2300      	movs	r3, #0
 80048f6:	4604      	mov	r4, r0
 80048f8:	4608      	mov	r0, r1
 80048fa:	602b      	str	r3, [r5, #0]
 80048fc:	f7fc fc39 	bl	8001172 <_close>
 8004900:	1c43      	adds	r3, r0, #1
 8004902:	d102      	bne.n	800490a <_close_r+0x1a>
 8004904:	682b      	ldr	r3, [r5, #0]
 8004906:	b103      	cbz	r3, 800490a <_close_r+0x1a>
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	bd38      	pop	{r3, r4, r5, pc}
 800490c:	200004d0 	.word	0x200004d0

08004910 <_lseek_r>:
 8004910:	b538      	push	{r3, r4, r5, lr}
 8004912:	4d07      	ldr	r5, [pc, #28]	@ (8004930 <_lseek_r+0x20>)
 8004914:	4604      	mov	r4, r0
 8004916:	4608      	mov	r0, r1
 8004918:	4611      	mov	r1, r2
 800491a:	2200      	movs	r2, #0
 800491c:	602a      	str	r2, [r5, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	f7fc fc4e 	bl	80011c0 <_lseek>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_lseek_r+0x1e>
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	b103      	cbz	r3, 800492e <_lseek_r+0x1e>
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	200004d0 	.word	0x200004d0

08004934 <_read_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4d07      	ldr	r5, [pc, #28]	@ (8004954 <_read_r+0x20>)
 8004938:	4604      	mov	r4, r0
 800493a:	4608      	mov	r0, r1
 800493c:	4611      	mov	r1, r2
 800493e:	2200      	movs	r2, #0
 8004940:	602a      	str	r2, [r5, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	f7fc fbf8 	bl	8001138 <_read>
 8004948:	1c43      	adds	r3, r0, #1
 800494a:	d102      	bne.n	8004952 <_read_r+0x1e>
 800494c:	682b      	ldr	r3, [r5, #0]
 800494e:	b103      	cbz	r3, 8004952 <_read_r+0x1e>
 8004950:	6023      	str	r3, [r4, #0]
 8004952:	bd38      	pop	{r3, r4, r5, pc}
 8004954:	200004d0 	.word	0x200004d0

08004958 <_write_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4d07      	ldr	r5, [pc, #28]	@ (8004978 <_write_r+0x20>)
 800495c:	4604      	mov	r4, r0
 800495e:	4608      	mov	r0, r1
 8004960:	4611      	mov	r1, r2
 8004962:	2200      	movs	r2, #0
 8004964:	602a      	str	r2, [r5, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	f7fb fe21 	bl	80005ae <_write>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d102      	bne.n	8004976 <_write_r+0x1e>
 8004970:	682b      	ldr	r3, [r5, #0]
 8004972:	b103      	cbz	r3, 8004976 <_write_r+0x1e>
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	bd38      	pop	{r3, r4, r5, pc}
 8004978:	200004d0 	.word	0x200004d0

0800497c <__errno>:
 800497c:	4b01      	ldr	r3, [pc, #4]	@ (8004984 <__errno+0x8>)
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20000098 	.word	0x20000098

08004988 <__libc_init_array>:
 8004988:	b570      	push	{r4, r5, r6, lr}
 800498a:	4d0d      	ldr	r5, [pc, #52]	@ (80049c0 <__libc_init_array+0x38>)
 800498c:	4c0d      	ldr	r4, [pc, #52]	@ (80049c4 <__libc_init_array+0x3c>)
 800498e:	1b64      	subs	r4, r4, r5
 8004990:	10a4      	asrs	r4, r4, #2
 8004992:	2600      	movs	r6, #0
 8004994:	42a6      	cmp	r6, r4
 8004996:	d109      	bne.n	80049ac <__libc_init_array+0x24>
 8004998:	4d0b      	ldr	r5, [pc, #44]	@ (80049c8 <__libc_init_array+0x40>)
 800499a:	4c0c      	ldr	r4, [pc, #48]	@ (80049cc <__libc_init_array+0x44>)
 800499c:	f000 fd58 	bl	8005450 <_init>
 80049a0:	1b64      	subs	r4, r4, r5
 80049a2:	10a4      	asrs	r4, r4, #2
 80049a4:	2600      	movs	r6, #0
 80049a6:	42a6      	cmp	r6, r4
 80049a8:	d105      	bne.n	80049b6 <__libc_init_array+0x2e>
 80049aa:	bd70      	pop	{r4, r5, r6, pc}
 80049ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80049b0:	4798      	blx	r3
 80049b2:	3601      	adds	r6, #1
 80049b4:	e7ee      	b.n	8004994 <__libc_init_array+0xc>
 80049b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ba:	4798      	blx	r3
 80049bc:	3601      	adds	r6, #1
 80049be:	e7f2      	b.n	80049a6 <__libc_init_array+0x1e>
 80049c0:	0800577c 	.word	0x0800577c
 80049c4:	0800577c 	.word	0x0800577c
 80049c8:	0800577c 	.word	0x0800577c
 80049cc:	08005780 	.word	0x08005780

080049d0 <__retarget_lock_init_recursive>:
 80049d0:	4770      	bx	lr

080049d2 <__retarget_lock_acquire_recursive>:
 80049d2:	4770      	bx	lr

080049d4 <__retarget_lock_release_recursive>:
 80049d4:	4770      	bx	lr
	...

080049d8 <_free_r>:
 80049d8:	b538      	push	{r3, r4, r5, lr}
 80049da:	4605      	mov	r5, r0
 80049dc:	2900      	cmp	r1, #0
 80049de:	d041      	beq.n	8004a64 <_free_r+0x8c>
 80049e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049e4:	1f0c      	subs	r4, r1, #4
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	bfb8      	it	lt
 80049ea:	18e4      	addlt	r4, r4, r3
 80049ec:	f000 f8e0 	bl	8004bb0 <__malloc_lock>
 80049f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a68 <_free_r+0x90>)
 80049f2:	6813      	ldr	r3, [r2, #0]
 80049f4:	b933      	cbnz	r3, 8004a04 <_free_r+0x2c>
 80049f6:	6063      	str	r3, [r4, #4]
 80049f8:	6014      	str	r4, [r2, #0]
 80049fa:	4628      	mov	r0, r5
 80049fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a00:	f000 b8dc 	b.w	8004bbc <__malloc_unlock>
 8004a04:	42a3      	cmp	r3, r4
 8004a06:	d908      	bls.n	8004a1a <_free_r+0x42>
 8004a08:	6820      	ldr	r0, [r4, #0]
 8004a0a:	1821      	adds	r1, r4, r0
 8004a0c:	428b      	cmp	r3, r1
 8004a0e:	bf01      	itttt	eq
 8004a10:	6819      	ldreq	r1, [r3, #0]
 8004a12:	685b      	ldreq	r3, [r3, #4]
 8004a14:	1809      	addeq	r1, r1, r0
 8004a16:	6021      	streq	r1, [r4, #0]
 8004a18:	e7ed      	b.n	80049f6 <_free_r+0x1e>
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	b10b      	cbz	r3, 8004a24 <_free_r+0x4c>
 8004a20:	42a3      	cmp	r3, r4
 8004a22:	d9fa      	bls.n	8004a1a <_free_r+0x42>
 8004a24:	6811      	ldr	r1, [r2, #0]
 8004a26:	1850      	adds	r0, r2, r1
 8004a28:	42a0      	cmp	r0, r4
 8004a2a:	d10b      	bne.n	8004a44 <_free_r+0x6c>
 8004a2c:	6820      	ldr	r0, [r4, #0]
 8004a2e:	4401      	add	r1, r0
 8004a30:	1850      	adds	r0, r2, r1
 8004a32:	4283      	cmp	r3, r0
 8004a34:	6011      	str	r1, [r2, #0]
 8004a36:	d1e0      	bne.n	80049fa <_free_r+0x22>
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	6053      	str	r3, [r2, #4]
 8004a3e:	4408      	add	r0, r1
 8004a40:	6010      	str	r0, [r2, #0]
 8004a42:	e7da      	b.n	80049fa <_free_r+0x22>
 8004a44:	d902      	bls.n	8004a4c <_free_r+0x74>
 8004a46:	230c      	movs	r3, #12
 8004a48:	602b      	str	r3, [r5, #0]
 8004a4a:	e7d6      	b.n	80049fa <_free_r+0x22>
 8004a4c:	6820      	ldr	r0, [r4, #0]
 8004a4e:	1821      	adds	r1, r4, r0
 8004a50:	428b      	cmp	r3, r1
 8004a52:	bf04      	itt	eq
 8004a54:	6819      	ldreq	r1, [r3, #0]
 8004a56:	685b      	ldreq	r3, [r3, #4]
 8004a58:	6063      	str	r3, [r4, #4]
 8004a5a:	bf04      	itt	eq
 8004a5c:	1809      	addeq	r1, r1, r0
 8004a5e:	6021      	streq	r1, [r4, #0]
 8004a60:	6054      	str	r4, [r2, #4]
 8004a62:	e7ca      	b.n	80049fa <_free_r+0x22>
 8004a64:	bd38      	pop	{r3, r4, r5, pc}
 8004a66:	bf00      	nop
 8004a68:	200004dc 	.word	0x200004dc

08004a6c <sbrk_aligned>:
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	4e0f      	ldr	r6, [pc, #60]	@ (8004aac <sbrk_aligned+0x40>)
 8004a70:	460c      	mov	r4, r1
 8004a72:	6831      	ldr	r1, [r6, #0]
 8004a74:	4605      	mov	r5, r0
 8004a76:	b911      	cbnz	r1, 8004a7e <sbrk_aligned+0x12>
 8004a78:	f000 fcda 	bl	8005430 <_sbrk_r>
 8004a7c:	6030      	str	r0, [r6, #0]
 8004a7e:	4621      	mov	r1, r4
 8004a80:	4628      	mov	r0, r5
 8004a82:	f000 fcd5 	bl	8005430 <_sbrk_r>
 8004a86:	1c43      	adds	r3, r0, #1
 8004a88:	d103      	bne.n	8004a92 <sbrk_aligned+0x26>
 8004a8a:	f04f 34ff 	mov.w	r4, #4294967295
 8004a8e:	4620      	mov	r0, r4
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
 8004a92:	1cc4      	adds	r4, r0, #3
 8004a94:	f024 0403 	bic.w	r4, r4, #3
 8004a98:	42a0      	cmp	r0, r4
 8004a9a:	d0f8      	beq.n	8004a8e <sbrk_aligned+0x22>
 8004a9c:	1a21      	subs	r1, r4, r0
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f000 fcc6 	bl	8005430 <_sbrk_r>
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d1f2      	bne.n	8004a8e <sbrk_aligned+0x22>
 8004aa8:	e7ef      	b.n	8004a8a <sbrk_aligned+0x1e>
 8004aaa:	bf00      	nop
 8004aac:	200004d8 	.word	0x200004d8

08004ab0 <_malloc_r>:
 8004ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ab4:	1ccd      	adds	r5, r1, #3
 8004ab6:	f025 0503 	bic.w	r5, r5, #3
 8004aba:	3508      	adds	r5, #8
 8004abc:	2d0c      	cmp	r5, #12
 8004abe:	bf38      	it	cc
 8004ac0:	250c      	movcc	r5, #12
 8004ac2:	2d00      	cmp	r5, #0
 8004ac4:	4606      	mov	r6, r0
 8004ac6:	db01      	blt.n	8004acc <_malloc_r+0x1c>
 8004ac8:	42a9      	cmp	r1, r5
 8004aca:	d904      	bls.n	8004ad6 <_malloc_r+0x26>
 8004acc:	230c      	movs	r3, #12
 8004ace:	6033      	str	r3, [r6, #0]
 8004ad0:	2000      	movs	r0, #0
 8004ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ad6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004bac <_malloc_r+0xfc>
 8004ada:	f000 f869 	bl	8004bb0 <__malloc_lock>
 8004ade:	f8d8 3000 	ldr.w	r3, [r8]
 8004ae2:	461c      	mov	r4, r3
 8004ae4:	bb44      	cbnz	r4, 8004b38 <_malloc_r+0x88>
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	4630      	mov	r0, r6
 8004aea:	f7ff ffbf 	bl	8004a6c <sbrk_aligned>
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	4604      	mov	r4, r0
 8004af2:	d158      	bne.n	8004ba6 <_malloc_r+0xf6>
 8004af4:	f8d8 4000 	ldr.w	r4, [r8]
 8004af8:	4627      	mov	r7, r4
 8004afa:	2f00      	cmp	r7, #0
 8004afc:	d143      	bne.n	8004b86 <_malloc_r+0xd6>
 8004afe:	2c00      	cmp	r4, #0
 8004b00:	d04b      	beq.n	8004b9a <_malloc_r+0xea>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	4639      	mov	r1, r7
 8004b06:	4630      	mov	r0, r6
 8004b08:	eb04 0903 	add.w	r9, r4, r3
 8004b0c:	f000 fc90 	bl	8005430 <_sbrk_r>
 8004b10:	4581      	cmp	r9, r0
 8004b12:	d142      	bne.n	8004b9a <_malloc_r+0xea>
 8004b14:	6821      	ldr	r1, [r4, #0]
 8004b16:	1a6d      	subs	r5, r5, r1
 8004b18:	4629      	mov	r1, r5
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7ff ffa6 	bl	8004a6c <sbrk_aligned>
 8004b20:	3001      	adds	r0, #1
 8004b22:	d03a      	beq.n	8004b9a <_malloc_r+0xea>
 8004b24:	6823      	ldr	r3, [r4, #0]
 8004b26:	442b      	add	r3, r5
 8004b28:	6023      	str	r3, [r4, #0]
 8004b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	bb62      	cbnz	r2, 8004b8c <_malloc_r+0xdc>
 8004b32:	f8c8 7000 	str.w	r7, [r8]
 8004b36:	e00f      	b.n	8004b58 <_malloc_r+0xa8>
 8004b38:	6822      	ldr	r2, [r4, #0]
 8004b3a:	1b52      	subs	r2, r2, r5
 8004b3c:	d420      	bmi.n	8004b80 <_malloc_r+0xd0>
 8004b3e:	2a0b      	cmp	r2, #11
 8004b40:	d917      	bls.n	8004b72 <_malloc_r+0xc2>
 8004b42:	1961      	adds	r1, r4, r5
 8004b44:	42a3      	cmp	r3, r4
 8004b46:	6025      	str	r5, [r4, #0]
 8004b48:	bf18      	it	ne
 8004b4a:	6059      	strne	r1, [r3, #4]
 8004b4c:	6863      	ldr	r3, [r4, #4]
 8004b4e:	bf08      	it	eq
 8004b50:	f8c8 1000 	streq.w	r1, [r8]
 8004b54:	5162      	str	r2, [r4, r5]
 8004b56:	604b      	str	r3, [r1, #4]
 8004b58:	4630      	mov	r0, r6
 8004b5a:	f000 f82f 	bl	8004bbc <__malloc_unlock>
 8004b5e:	f104 000b 	add.w	r0, r4, #11
 8004b62:	1d23      	adds	r3, r4, #4
 8004b64:	f020 0007 	bic.w	r0, r0, #7
 8004b68:	1ac2      	subs	r2, r0, r3
 8004b6a:	bf1c      	itt	ne
 8004b6c:	1a1b      	subne	r3, r3, r0
 8004b6e:	50a3      	strne	r3, [r4, r2]
 8004b70:	e7af      	b.n	8004ad2 <_malloc_r+0x22>
 8004b72:	6862      	ldr	r2, [r4, #4]
 8004b74:	42a3      	cmp	r3, r4
 8004b76:	bf0c      	ite	eq
 8004b78:	f8c8 2000 	streq.w	r2, [r8]
 8004b7c:	605a      	strne	r2, [r3, #4]
 8004b7e:	e7eb      	b.n	8004b58 <_malloc_r+0xa8>
 8004b80:	4623      	mov	r3, r4
 8004b82:	6864      	ldr	r4, [r4, #4]
 8004b84:	e7ae      	b.n	8004ae4 <_malloc_r+0x34>
 8004b86:	463c      	mov	r4, r7
 8004b88:	687f      	ldr	r7, [r7, #4]
 8004b8a:	e7b6      	b.n	8004afa <_malloc_r+0x4a>
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	42a3      	cmp	r3, r4
 8004b92:	d1fb      	bne.n	8004b8c <_malloc_r+0xdc>
 8004b94:	2300      	movs	r3, #0
 8004b96:	6053      	str	r3, [r2, #4]
 8004b98:	e7de      	b.n	8004b58 <_malloc_r+0xa8>
 8004b9a:	230c      	movs	r3, #12
 8004b9c:	6033      	str	r3, [r6, #0]
 8004b9e:	4630      	mov	r0, r6
 8004ba0:	f000 f80c 	bl	8004bbc <__malloc_unlock>
 8004ba4:	e794      	b.n	8004ad0 <_malloc_r+0x20>
 8004ba6:	6005      	str	r5, [r0, #0]
 8004ba8:	e7d6      	b.n	8004b58 <_malloc_r+0xa8>
 8004baa:	bf00      	nop
 8004bac:	200004dc 	.word	0x200004dc

08004bb0 <__malloc_lock>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	@ (8004bb8 <__malloc_lock+0x8>)
 8004bb2:	f7ff bf0e 	b.w	80049d2 <__retarget_lock_acquire_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	200004d4 	.word	0x200004d4

08004bbc <__malloc_unlock>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	@ (8004bc4 <__malloc_unlock+0x8>)
 8004bbe:	f7ff bf09 	b.w	80049d4 <__retarget_lock_release_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	200004d4 	.word	0x200004d4

08004bc8 <__sfputc_r>:
 8004bc8:	6893      	ldr	r3, [r2, #8]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	b410      	push	{r4}
 8004bd0:	6093      	str	r3, [r2, #8]
 8004bd2:	da08      	bge.n	8004be6 <__sfputc_r+0x1e>
 8004bd4:	6994      	ldr	r4, [r2, #24]
 8004bd6:	42a3      	cmp	r3, r4
 8004bd8:	db01      	blt.n	8004bde <__sfputc_r+0x16>
 8004bda:	290a      	cmp	r1, #10
 8004bdc:	d103      	bne.n	8004be6 <__sfputc_r+0x1e>
 8004bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004be2:	f7ff bde8 	b.w	80047b6 <__swbuf_r>
 8004be6:	6813      	ldr	r3, [r2, #0]
 8004be8:	1c58      	adds	r0, r3, #1
 8004bea:	6010      	str	r0, [r2, #0]
 8004bec:	7019      	strb	r1, [r3, #0]
 8004bee:	4608      	mov	r0, r1
 8004bf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <__sfputs_r>:
 8004bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bf8:	4606      	mov	r6, r0
 8004bfa:	460f      	mov	r7, r1
 8004bfc:	4614      	mov	r4, r2
 8004bfe:	18d5      	adds	r5, r2, r3
 8004c00:	42ac      	cmp	r4, r5
 8004c02:	d101      	bne.n	8004c08 <__sfputs_r+0x12>
 8004c04:	2000      	movs	r0, #0
 8004c06:	e007      	b.n	8004c18 <__sfputs_r+0x22>
 8004c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c0c:	463a      	mov	r2, r7
 8004c0e:	4630      	mov	r0, r6
 8004c10:	f7ff ffda 	bl	8004bc8 <__sfputc_r>
 8004c14:	1c43      	adds	r3, r0, #1
 8004c16:	d1f3      	bne.n	8004c00 <__sfputs_r+0xa>
 8004c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c1c <_vfiprintf_r>:
 8004c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	460d      	mov	r5, r1
 8004c22:	b09d      	sub	sp, #116	@ 0x74
 8004c24:	4614      	mov	r4, r2
 8004c26:	4698      	mov	r8, r3
 8004c28:	4606      	mov	r6, r0
 8004c2a:	b118      	cbz	r0, 8004c34 <_vfiprintf_r+0x18>
 8004c2c:	6a03      	ldr	r3, [r0, #32]
 8004c2e:	b90b      	cbnz	r3, 8004c34 <_vfiprintf_r+0x18>
 8004c30:	f7ff fcd0 	bl	80045d4 <__sinit>
 8004c34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c36:	07d9      	lsls	r1, r3, #31
 8004c38:	d405      	bmi.n	8004c46 <_vfiprintf_r+0x2a>
 8004c3a:	89ab      	ldrh	r3, [r5, #12]
 8004c3c:	059a      	lsls	r2, r3, #22
 8004c3e:	d402      	bmi.n	8004c46 <_vfiprintf_r+0x2a>
 8004c40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c42:	f7ff fec6 	bl	80049d2 <__retarget_lock_acquire_recursive>
 8004c46:	89ab      	ldrh	r3, [r5, #12]
 8004c48:	071b      	lsls	r3, r3, #28
 8004c4a:	d501      	bpl.n	8004c50 <_vfiprintf_r+0x34>
 8004c4c:	692b      	ldr	r3, [r5, #16]
 8004c4e:	b99b      	cbnz	r3, 8004c78 <_vfiprintf_r+0x5c>
 8004c50:	4629      	mov	r1, r5
 8004c52:	4630      	mov	r0, r6
 8004c54:	f7ff fdee 	bl	8004834 <__swsetup_r>
 8004c58:	b170      	cbz	r0, 8004c78 <_vfiprintf_r+0x5c>
 8004c5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c5c:	07dc      	lsls	r4, r3, #31
 8004c5e:	d504      	bpl.n	8004c6a <_vfiprintf_r+0x4e>
 8004c60:	f04f 30ff 	mov.w	r0, #4294967295
 8004c64:	b01d      	add	sp, #116	@ 0x74
 8004c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6a:	89ab      	ldrh	r3, [r5, #12]
 8004c6c:	0598      	lsls	r0, r3, #22
 8004c6e:	d4f7      	bmi.n	8004c60 <_vfiprintf_r+0x44>
 8004c70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c72:	f7ff feaf 	bl	80049d4 <__retarget_lock_release_recursive>
 8004c76:	e7f3      	b.n	8004c60 <_vfiprintf_r+0x44>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c7c:	2320      	movs	r3, #32
 8004c7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c82:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c86:	2330      	movs	r3, #48	@ 0x30
 8004c88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e38 <_vfiprintf_r+0x21c>
 8004c8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c90:	f04f 0901 	mov.w	r9, #1
 8004c94:	4623      	mov	r3, r4
 8004c96:	469a      	mov	sl, r3
 8004c98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c9c:	b10a      	cbz	r2, 8004ca2 <_vfiprintf_r+0x86>
 8004c9e:	2a25      	cmp	r2, #37	@ 0x25
 8004ca0:	d1f9      	bne.n	8004c96 <_vfiprintf_r+0x7a>
 8004ca2:	ebba 0b04 	subs.w	fp, sl, r4
 8004ca6:	d00b      	beq.n	8004cc0 <_vfiprintf_r+0xa4>
 8004ca8:	465b      	mov	r3, fp
 8004caa:	4622      	mov	r2, r4
 8004cac:	4629      	mov	r1, r5
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f7ff ffa1 	bl	8004bf6 <__sfputs_r>
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	f000 80a7 	beq.w	8004e08 <_vfiprintf_r+0x1ec>
 8004cba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cbc:	445a      	add	r2, fp
 8004cbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cc0:	f89a 3000 	ldrb.w	r3, [sl]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 809f 	beq.w	8004e08 <_vfiprintf_r+0x1ec>
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cd4:	f10a 0a01 	add.w	sl, sl, #1
 8004cd8:	9304      	str	r3, [sp, #16]
 8004cda:	9307      	str	r3, [sp, #28]
 8004cdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ce0:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ce2:	4654      	mov	r4, sl
 8004ce4:	2205      	movs	r2, #5
 8004ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cea:	4853      	ldr	r0, [pc, #332]	@ (8004e38 <_vfiprintf_r+0x21c>)
 8004cec:	f7fb fa70 	bl	80001d0 <memchr>
 8004cf0:	9a04      	ldr	r2, [sp, #16]
 8004cf2:	b9d8      	cbnz	r0, 8004d2c <_vfiprintf_r+0x110>
 8004cf4:	06d1      	lsls	r1, r2, #27
 8004cf6:	bf44      	itt	mi
 8004cf8:	2320      	movmi	r3, #32
 8004cfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cfe:	0713      	lsls	r3, r2, #28
 8004d00:	bf44      	itt	mi
 8004d02:	232b      	movmi	r3, #43	@ 0x2b
 8004d04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d08:	f89a 3000 	ldrb.w	r3, [sl]
 8004d0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d0e:	d015      	beq.n	8004d3c <_vfiprintf_r+0x120>
 8004d10:	9a07      	ldr	r2, [sp, #28]
 8004d12:	4654      	mov	r4, sl
 8004d14:	2000      	movs	r0, #0
 8004d16:	f04f 0c0a 	mov.w	ip, #10
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d20:	3b30      	subs	r3, #48	@ 0x30
 8004d22:	2b09      	cmp	r3, #9
 8004d24:	d94b      	bls.n	8004dbe <_vfiprintf_r+0x1a2>
 8004d26:	b1b0      	cbz	r0, 8004d56 <_vfiprintf_r+0x13a>
 8004d28:	9207      	str	r2, [sp, #28]
 8004d2a:	e014      	b.n	8004d56 <_vfiprintf_r+0x13a>
 8004d2c:	eba0 0308 	sub.w	r3, r0, r8
 8004d30:	fa09 f303 	lsl.w	r3, r9, r3
 8004d34:	4313      	orrs	r3, r2
 8004d36:	9304      	str	r3, [sp, #16]
 8004d38:	46a2      	mov	sl, r4
 8004d3a:	e7d2      	b.n	8004ce2 <_vfiprintf_r+0xc6>
 8004d3c:	9b03      	ldr	r3, [sp, #12]
 8004d3e:	1d19      	adds	r1, r3, #4
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	9103      	str	r1, [sp, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bfbb      	ittet	lt
 8004d48:	425b      	neglt	r3, r3
 8004d4a:	f042 0202 	orrlt.w	r2, r2, #2
 8004d4e:	9307      	strge	r3, [sp, #28]
 8004d50:	9307      	strlt	r3, [sp, #28]
 8004d52:	bfb8      	it	lt
 8004d54:	9204      	strlt	r2, [sp, #16]
 8004d56:	7823      	ldrb	r3, [r4, #0]
 8004d58:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d5a:	d10a      	bne.n	8004d72 <_vfiprintf_r+0x156>
 8004d5c:	7863      	ldrb	r3, [r4, #1]
 8004d5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d60:	d132      	bne.n	8004dc8 <_vfiprintf_r+0x1ac>
 8004d62:	9b03      	ldr	r3, [sp, #12]
 8004d64:	1d1a      	adds	r2, r3, #4
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	9203      	str	r2, [sp, #12]
 8004d6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d6e:	3402      	adds	r4, #2
 8004d70:	9305      	str	r3, [sp, #20]
 8004d72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e48 <_vfiprintf_r+0x22c>
 8004d76:	7821      	ldrb	r1, [r4, #0]
 8004d78:	2203      	movs	r2, #3
 8004d7a:	4650      	mov	r0, sl
 8004d7c:	f7fb fa28 	bl	80001d0 <memchr>
 8004d80:	b138      	cbz	r0, 8004d92 <_vfiprintf_r+0x176>
 8004d82:	9b04      	ldr	r3, [sp, #16]
 8004d84:	eba0 000a 	sub.w	r0, r0, sl
 8004d88:	2240      	movs	r2, #64	@ 0x40
 8004d8a:	4082      	lsls	r2, r0
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	3401      	adds	r4, #1
 8004d90:	9304      	str	r3, [sp, #16]
 8004d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d96:	4829      	ldr	r0, [pc, #164]	@ (8004e3c <_vfiprintf_r+0x220>)
 8004d98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d9c:	2206      	movs	r2, #6
 8004d9e:	f7fb fa17 	bl	80001d0 <memchr>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	d03f      	beq.n	8004e26 <_vfiprintf_r+0x20a>
 8004da6:	4b26      	ldr	r3, [pc, #152]	@ (8004e40 <_vfiprintf_r+0x224>)
 8004da8:	bb1b      	cbnz	r3, 8004df2 <_vfiprintf_r+0x1d6>
 8004daa:	9b03      	ldr	r3, [sp, #12]
 8004dac:	3307      	adds	r3, #7
 8004dae:	f023 0307 	bic.w	r3, r3, #7
 8004db2:	3308      	adds	r3, #8
 8004db4:	9303      	str	r3, [sp, #12]
 8004db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004db8:	443b      	add	r3, r7
 8004dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dbc:	e76a      	b.n	8004c94 <_vfiprintf_r+0x78>
 8004dbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	2001      	movs	r0, #1
 8004dc6:	e7a8      	b.n	8004d1a <_vfiprintf_r+0xfe>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	3401      	adds	r4, #1
 8004dcc:	9305      	str	r3, [sp, #20]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	f04f 0c0a 	mov.w	ip, #10
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dda:	3a30      	subs	r2, #48	@ 0x30
 8004ddc:	2a09      	cmp	r2, #9
 8004dde:	d903      	bls.n	8004de8 <_vfiprintf_r+0x1cc>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0c6      	beq.n	8004d72 <_vfiprintf_r+0x156>
 8004de4:	9105      	str	r1, [sp, #20]
 8004de6:	e7c4      	b.n	8004d72 <_vfiprintf_r+0x156>
 8004de8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004dec:	4604      	mov	r4, r0
 8004dee:	2301      	movs	r3, #1
 8004df0:	e7f0      	b.n	8004dd4 <_vfiprintf_r+0x1b8>
 8004df2:	ab03      	add	r3, sp, #12
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	462a      	mov	r2, r5
 8004df8:	4b12      	ldr	r3, [pc, #72]	@ (8004e44 <_vfiprintf_r+0x228>)
 8004dfa:	a904      	add	r1, sp, #16
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	f3af 8000 	nop.w
 8004e02:	4607      	mov	r7, r0
 8004e04:	1c78      	adds	r0, r7, #1
 8004e06:	d1d6      	bne.n	8004db6 <_vfiprintf_r+0x19a>
 8004e08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e0a:	07d9      	lsls	r1, r3, #31
 8004e0c:	d405      	bmi.n	8004e1a <_vfiprintf_r+0x1fe>
 8004e0e:	89ab      	ldrh	r3, [r5, #12]
 8004e10:	059a      	lsls	r2, r3, #22
 8004e12:	d402      	bmi.n	8004e1a <_vfiprintf_r+0x1fe>
 8004e14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e16:	f7ff fddd 	bl	80049d4 <__retarget_lock_release_recursive>
 8004e1a:	89ab      	ldrh	r3, [r5, #12]
 8004e1c:	065b      	lsls	r3, r3, #25
 8004e1e:	f53f af1f 	bmi.w	8004c60 <_vfiprintf_r+0x44>
 8004e22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e24:	e71e      	b.n	8004c64 <_vfiprintf_r+0x48>
 8004e26:	ab03      	add	r3, sp, #12
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	462a      	mov	r2, r5
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <_vfiprintf_r+0x228>)
 8004e2e:	a904      	add	r1, sp, #16
 8004e30:	4630      	mov	r0, r6
 8004e32:	f000 f879 	bl	8004f28 <_printf_i>
 8004e36:	e7e4      	b.n	8004e02 <_vfiprintf_r+0x1e6>
 8004e38:	08005740 	.word	0x08005740
 8004e3c:	0800574a 	.word	0x0800574a
 8004e40:	00000000 	.word	0x00000000
 8004e44:	08004bf7 	.word	0x08004bf7
 8004e48:	08005746 	.word	0x08005746

08004e4c <_printf_common>:
 8004e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e50:	4616      	mov	r6, r2
 8004e52:	4698      	mov	r8, r3
 8004e54:	688a      	ldr	r2, [r1, #8]
 8004e56:	690b      	ldr	r3, [r1, #16]
 8004e58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	bfb8      	it	lt
 8004e60:	4613      	movlt	r3, r2
 8004e62:	6033      	str	r3, [r6, #0]
 8004e64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e68:	4607      	mov	r7, r0
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	b10a      	cbz	r2, 8004e72 <_printf_common+0x26>
 8004e6e:	3301      	adds	r3, #1
 8004e70:	6033      	str	r3, [r6, #0]
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	0699      	lsls	r1, r3, #26
 8004e76:	bf42      	ittt	mi
 8004e78:	6833      	ldrmi	r3, [r6, #0]
 8004e7a:	3302      	addmi	r3, #2
 8004e7c:	6033      	strmi	r3, [r6, #0]
 8004e7e:	6825      	ldr	r5, [r4, #0]
 8004e80:	f015 0506 	ands.w	r5, r5, #6
 8004e84:	d106      	bne.n	8004e94 <_printf_common+0x48>
 8004e86:	f104 0a19 	add.w	sl, r4, #25
 8004e8a:	68e3      	ldr	r3, [r4, #12]
 8004e8c:	6832      	ldr	r2, [r6, #0]
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	42ab      	cmp	r3, r5
 8004e92:	dc26      	bgt.n	8004ee2 <_printf_common+0x96>
 8004e94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e98:	6822      	ldr	r2, [r4, #0]
 8004e9a:	3b00      	subs	r3, #0
 8004e9c:	bf18      	it	ne
 8004e9e:	2301      	movne	r3, #1
 8004ea0:	0692      	lsls	r2, r2, #26
 8004ea2:	d42b      	bmi.n	8004efc <_printf_common+0xb0>
 8004ea4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ea8:	4641      	mov	r1, r8
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c8      	blx	r9
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d01e      	beq.n	8004ef0 <_printf_common+0xa4>
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	6922      	ldr	r2, [r4, #16]
 8004eb6:	f003 0306 	and.w	r3, r3, #6
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	bf02      	ittt	eq
 8004ebe:	68e5      	ldreq	r5, [r4, #12]
 8004ec0:	6833      	ldreq	r3, [r6, #0]
 8004ec2:	1aed      	subeq	r5, r5, r3
 8004ec4:	68a3      	ldr	r3, [r4, #8]
 8004ec6:	bf0c      	ite	eq
 8004ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ecc:	2500      	movne	r5, #0
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	bfc4      	itt	gt
 8004ed2:	1a9b      	subgt	r3, r3, r2
 8004ed4:	18ed      	addgt	r5, r5, r3
 8004ed6:	2600      	movs	r6, #0
 8004ed8:	341a      	adds	r4, #26
 8004eda:	42b5      	cmp	r5, r6
 8004edc:	d11a      	bne.n	8004f14 <_printf_common+0xc8>
 8004ede:	2000      	movs	r0, #0
 8004ee0:	e008      	b.n	8004ef4 <_printf_common+0xa8>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	4652      	mov	r2, sl
 8004ee6:	4641      	mov	r1, r8
 8004ee8:	4638      	mov	r0, r7
 8004eea:	47c8      	blx	r9
 8004eec:	3001      	adds	r0, #1
 8004eee:	d103      	bne.n	8004ef8 <_printf_common+0xac>
 8004ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ef8:	3501      	adds	r5, #1
 8004efa:	e7c6      	b.n	8004e8a <_printf_common+0x3e>
 8004efc:	18e1      	adds	r1, r4, r3
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	2030      	movs	r0, #48	@ 0x30
 8004f02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f06:	4422      	add	r2, r4
 8004f08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f10:	3302      	adds	r3, #2
 8004f12:	e7c7      	b.n	8004ea4 <_printf_common+0x58>
 8004f14:	2301      	movs	r3, #1
 8004f16:	4622      	mov	r2, r4
 8004f18:	4641      	mov	r1, r8
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	47c8      	blx	r9
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d0e6      	beq.n	8004ef0 <_printf_common+0xa4>
 8004f22:	3601      	adds	r6, #1
 8004f24:	e7d9      	b.n	8004eda <_printf_common+0x8e>
	...

08004f28 <_printf_i>:
 8004f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f2c:	7e0f      	ldrb	r7, [r1, #24]
 8004f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f30:	2f78      	cmp	r7, #120	@ 0x78
 8004f32:	4691      	mov	r9, r2
 8004f34:	4680      	mov	r8, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	469a      	mov	sl, r3
 8004f3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f3e:	d807      	bhi.n	8004f50 <_printf_i+0x28>
 8004f40:	2f62      	cmp	r7, #98	@ 0x62
 8004f42:	d80a      	bhi.n	8004f5a <_printf_i+0x32>
 8004f44:	2f00      	cmp	r7, #0
 8004f46:	f000 80d2 	beq.w	80050ee <_printf_i+0x1c6>
 8004f4a:	2f58      	cmp	r7, #88	@ 0x58
 8004f4c:	f000 80b9 	beq.w	80050c2 <_printf_i+0x19a>
 8004f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f58:	e03a      	b.n	8004fd0 <_printf_i+0xa8>
 8004f5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f5e:	2b15      	cmp	r3, #21
 8004f60:	d8f6      	bhi.n	8004f50 <_printf_i+0x28>
 8004f62:	a101      	add	r1, pc, #4	@ (adr r1, 8004f68 <_printf_i+0x40>)
 8004f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f68:	08004fc1 	.word	0x08004fc1
 8004f6c:	08004fd5 	.word	0x08004fd5
 8004f70:	08004f51 	.word	0x08004f51
 8004f74:	08004f51 	.word	0x08004f51
 8004f78:	08004f51 	.word	0x08004f51
 8004f7c:	08004f51 	.word	0x08004f51
 8004f80:	08004fd5 	.word	0x08004fd5
 8004f84:	08004f51 	.word	0x08004f51
 8004f88:	08004f51 	.word	0x08004f51
 8004f8c:	08004f51 	.word	0x08004f51
 8004f90:	08004f51 	.word	0x08004f51
 8004f94:	080050d5 	.word	0x080050d5
 8004f98:	08004fff 	.word	0x08004fff
 8004f9c:	0800508f 	.word	0x0800508f
 8004fa0:	08004f51 	.word	0x08004f51
 8004fa4:	08004f51 	.word	0x08004f51
 8004fa8:	080050f7 	.word	0x080050f7
 8004fac:	08004f51 	.word	0x08004f51
 8004fb0:	08004fff 	.word	0x08004fff
 8004fb4:	08004f51 	.word	0x08004f51
 8004fb8:	08004f51 	.word	0x08004f51
 8004fbc:	08005097 	.word	0x08005097
 8004fc0:	6833      	ldr	r3, [r6, #0]
 8004fc2:	1d1a      	adds	r2, r3, #4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6032      	str	r2, [r6, #0]
 8004fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e09d      	b.n	8005110 <_printf_i+0x1e8>
 8004fd4:	6833      	ldr	r3, [r6, #0]
 8004fd6:	6820      	ldr	r0, [r4, #0]
 8004fd8:	1d19      	adds	r1, r3, #4
 8004fda:	6031      	str	r1, [r6, #0]
 8004fdc:	0606      	lsls	r6, r0, #24
 8004fde:	d501      	bpl.n	8004fe4 <_printf_i+0xbc>
 8004fe0:	681d      	ldr	r5, [r3, #0]
 8004fe2:	e003      	b.n	8004fec <_printf_i+0xc4>
 8004fe4:	0645      	lsls	r5, r0, #25
 8004fe6:	d5fb      	bpl.n	8004fe0 <_printf_i+0xb8>
 8004fe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004fec:	2d00      	cmp	r5, #0
 8004fee:	da03      	bge.n	8004ff8 <_printf_i+0xd0>
 8004ff0:	232d      	movs	r3, #45	@ 0x2d
 8004ff2:	426d      	negs	r5, r5
 8004ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ff8:	4859      	ldr	r0, [pc, #356]	@ (8005160 <_printf_i+0x238>)
 8004ffa:	230a      	movs	r3, #10
 8004ffc:	e011      	b.n	8005022 <_printf_i+0xfa>
 8004ffe:	6821      	ldr	r1, [r4, #0]
 8005000:	6833      	ldr	r3, [r6, #0]
 8005002:	0608      	lsls	r0, r1, #24
 8005004:	f853 5b04 	ldr.w	r5, [r3], #4
 8005008:	d402      	bmi.n	8005010 <_printf_i+0xe8>
 800500a:	0649      	lsls	r1, r1, #25
 800500c:	bf48      	it	mi
 800500e:	b2ad      	uxthmi	r5, r5
 8005010:	2f6f      	cmp	r7, #111	@ 0x6f
 8005012:	4853      	ldr	r0, [pc, #332]	@ (8005160 <_printf_i+0x238>)
 8005014:	6033      	str	r3, [r6, #0]
 8005016:	bf14      	ite	ne
 8005018:	230a      	movne	r3, #10
 800501a:	2308      	moveq	r3, #8
 800501c:	2100      	movs	r1, #0
 800501e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005022:	6866      	ldr	r6, [r4, #4]
 8005024:	60a6      	str	r6, [r4, #8]
 8005026:	2e00      	cmp	r6, #0
 8005028:	bfa2      	ittt	ge
 800502a:	6821      	ldrge	r1, [r4, #0]
 800502c:	f021 0104 	bicge.w	r1, r1, #4
 8005030:	6021      	strge	r1, [r4, #0]
 8005032:	b90d      	cbnz	r5, 8005038 <_printf_i+0x110>
 8005034:	2e00      	cmp	r6, #0
 8005036:	d04b      	beq.n	80050d0 <_printf_i+0x1a8>
 8005038:	4616      	mov	r6, r2
 800503a:	fbb5 f1f3 	udiv	r1, r5, r3
 800503e:	fb03 5711 	mls	r7, r3, r1, r5
 8005042:	5dc7      	ldrb	r7, [r0, r7]
 8005044:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005048:	462f      	mov	r7, r5
 800504a:	42bb      	cmp	r3, r7
 800504c:	460d      	mov	r5, r1
 800504e:	d9f4      	bls.n	800503a <_printf_i+0x112>
 8005050:	2b08      	cmp	r3, #8
 8005052:	d10b      	bne.n	800506c <_printf_i+0x144>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	07df      	lsls	r7, r3, #31
 8005058:	d508      	bpl.n	800506c <_printf_i+0x144>
 800505a:	6923      	ldr	r3, [r4, #16]
 800505c:	6861      	ldr	r1, [r4, #4]
 800505e:	4299      	cmp	r1, r3
 8005060:	bfde      	ittt	le
 8005062:	2330      	movle	r3, #48	@ 0x30
 8005064:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005068:	f106 36ff 	addle.w	r6, r6, #4294967295
 800506c:	1b92      	subs	r2, r2, r6
 800506e:	6122      	str	r2, [r4, #16]
 8005070:	f8cd a000 	str.w	sl, [sp]
 8005074:	464b      	mov	r3, r9
 8005076:	aa03      	add	r2, sp, #12
 8005078:	4621      	mov	r1, r4
 800507a:	4640      	mov	r0, r8
 800507c:	f7ff fee6 	bl	8004e4c <_printf_common>
 8005080:	3001      	adds	r0, #1
 8005082:	d14a      	bne.n	800511a <_printf_i+0x1f2>
 8005084:	f04f 30ff 	mov.w	r0, #4294967295
 8005088:	b004      	add	sp, #16
 800508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	f043 0320 	orr.w	r3, r3, #32
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	4833      	ldr	r0, [pc, #204]	@ (8005164 <_printf_i+0x23c>)
 8005098:	2778      	movs	r7, #120	@ 0x78
 800509a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	6831      	ldr	r1, [r6, #0]
 80050a2:	061f      	lsls	r7, r3, #24
 80050a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80050a8:	d402      	bmi.n	80050b0 <_printf_i+0x188>
 80050aa:	065f      	lsls	r7, r3, #25
 80050ac:	bf48      	it	mi
 80050ae:	b2ad      	uxthmi	r5, r5
 80050b0:	6031      	str	r1, [r6, #0]
 80050b2:	07d9      	lsls	r1, r3, #31
 80050b4:	bf44      	itt	mi
 80050b6:	f043 0320 	orrmi.w	r3, r3, #32
 80050ba:	6023      	strmi	r3, [r4, #0]
 80050bc:	b11d      	cbz	r5, 80050c6 <_printf_i+0x19e>
 80050be:	2310      	movs	r3, #16
 80050c0:	e7ac      	b.n	800501c <_printf_i+0xf4>
 80050c2:	4827      	ldr	r0, [pc, #156]	@ (8005160 <_printf_i+0x238>)
 80050c4:	e7e9      	b.n	800509a <_printf_i+0x172>
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	f023 0320 	bic.w	r3, r3, #32
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	e7f6      	b.n	80050be <_printf_i+0x196>
 80050d0:	4616      	mov	r6, r2
 80050d2:	e7bd      	b.n	8005050 <_printf_i+0x128>
 80050d4:	6833      	ldr	r3, [r6, #0]
 80050d6:	6825      	ldr	r5, [r4, #0]
 80050d8:	6961      	ldr	r1, [r4, #20]
 80050da:	1d18      	adds	r0, r3, #4
 80050dc:	6030      	str	r0, [r6, #0]
 80050de:	062e      	lsls	r6, r5, #24
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	d501      	bpl.n	80050e8 <_printf_i+0x1c0>
 80050e4:	6019      	str	r1, [r3, #0]
 80050e6:	e002      	b.n	80050ee <_printf_i+0x1c6>
 80050e8:	0668      	lsls	r0, r5, #25
 80050ea:	d5fb      	bpl.n	80050e4 <_printf_i+0x1bc>
 80050ec:	8019      	strh	r1, [r3, #0]
 80050ee:	2300      	movs	r3, #0
 80050f0:	6123      	str	r3, [r4, #16]
 80050f2:	4616      	mov	r6, r2
 80050f4:	e7bc      	b.n	8005070 <_printf_i+0x148>
 80050f6:	6833      	ldr	r3, [r6, #0]
 80050f8:	1d1a      	adds	r2, r3, #4
 80050fa:	6032      	str	r2, [r6, #0]
 80050fc:	681e      	ldr	r6, [r3, #0]
 80050fe:	6862      	ldr	r2, [r4, #4]
 8005100:	2100      	movs	r1, #0
 8005102:	4630      	mov	r0, r6
 8005104:	f7fb f864 	bl	80001d0 <memchr>
 8005108:	b108      	cbz	r0, 800510e <_printf_i+0x1e6>
 800510a:	1b80      	subs	r0, r0, r6
 800510c:	6060      	str	r0, [r4, #4]
 800510e:	6863      	ldr	r3, [r4, #4]
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	2300      	movs	r3, #0
 8005114:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005118:	e7aa      	b.n	8005070 <_printf_i+0x148>
 800511a:	6923      	ldr	r3, [r4, #16]
 800511c:	4632      	mov	r2, r6
 800511e:	4649      	mov	r1, r9
 8005120:	4640      	mov	r0, r8
 8005122:	47d0      	blx	sl
 8005124:	3001      	adds	r0, #1
 8005126:	d0ad      	beq.n	8005084 <_printf_i+0x15c>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	079b      	lsls	r3, r3, #30
 800512c:	d413      	bmi.n	8005156 <_printf_i+0x22e>
 800512e:	68e0      	ldr	r0, [r4, #12]
 8005130:	9b03      	ldr	r3, [sp, #12]
 8005132:	4298      	cmp	r0, r3
 8005134:	bfb8      	it	lt
 8005136:	4618      	movlt	r0, r3
 8005138:	e7a6      	b.n	8005088 <_printf_i+0x160>
 800513a:	2301      	movs	r3, #1
 800513c:	4632      	mov	r2, r6
 800513e:	4649      	mov	r1, r9
 8005140:	4640      	mov	r0, r8
 8005142:	47d0      	blx	sl
 8005144:	3001      	adds	r0, #1
 8005146:	d09d      	beq.n	8005084 <_printf_i+0x15c>
 8005148:	3501      	adds	r5, #1
 800514a:	68e3      	ldr	r3, [r4, #12]
 800514c:	9903      	ldr	r1, [sp, #12]
 800514e:	1a5b      	subs	r3, r3, r1
 8005150:	42ab      	cmp	r3, r5
 8005152:	dcf2      	bgt.n	800513a <_printf_i+0x212>
 8005154:	e7eb      	b.n	800512e <_printf_i+0x206>
 8005156:	2500      	movs	r5, #0
 8005158:	f104 0619 	add.w	r6, r4, #25
 800515c:	e7f5      	b.n	800514a <_printf_i+0x222>
 800515e:	bf00      	nop
 8005160:	08005751 	.word	0x08005751
 8005164:	08005762 	.word	0x08005762

08005168 <__sflush_r>:
 8005168:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800516c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005170:	0716      	lsls	r6, r2, #28
 8005172:	4605      	mov	r5, r0
 8005174:	460c      	mov	r4, r1
 8005176:	d454      	bmi.n	8005222 <__sflush_r+0xba>
 8005178:	684b      	ldr	r3, [r1, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	dc02      	bgt.n	8005184 <__sflush_r+0x1c>
 800517e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	dd48      	ble.n	8005216 <__sflush_r+0xae>
 8005184:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005186:	2e00      	cmp	r6, #0
 8005188:	d045      	beq.n	8005216 <__sflush_r+0xae>
 800518a:	2300      	movs	r3, #0
 800518c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005190:	682f      	ldr	r7, [r5, #0]
 8005192:	6a21      	ldr	r1, [r4, #32]
 8005194:	602b      	str	r3, [r5, #0]
 8005196:	d030      	beq.n	80051fa <__sflush_r+0x92>
 8005198:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800519a:	89a3      	ldrh	r3, [r4, #12]
 800519c:	0759      	lsls	r1, r3, #29
 800519e:	d505      	bpl.n	80051ac <__sflush_r+0x44>
 80051a0:	6863      	ldr	r3, [r4, #4]
 80051a2:	1ad2      	subs	r2, r2, r3
 80051a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051a6:	b10b      	cbz	r3, 80051ac <__sflush_r+0x44>
 80051a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051aa:	1ad2      	subs	r2, r2, r3
 80051ac:	2300      	movs	r3, #0
 80051ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051b0:	6a21      	ldr	r1, [r4, #32]
 80051b2:	4628      	mov	r0, r5
 80051b4:	47b0      	blx	r6
 80051b6:	1c43      	adds	r3, r0, #1
 80051b8:	89a3      	ldrh	r3, [r4, #12]
 80051ba:	d106      	bne.n	80051ca <__sflush_r+0x62>
 80051bc:	6829      	ldr	r1, [r5, #0]
 80051be:	291d      	cmp	r1, #29
 80051c0:	d82b      	bhi.n	800521a <__sflush_r+0xb2>
 80051c2:	4a2a      	ldr	r2, [pc, #168]	@ (800526c <__sflush_r+0x104>)
 80051c4:	410a      	asrs	r2, r1
 80051c6:	07d6      	lsls	r6, r2, #31
 80051c8:	d427      	bmi.n	800521a <__sflush_r+0xb2>
 80051ca:	2200      	movs	r2, #0
 80051cc:	6062      	str	r2, [r4, #4]
 80051ce:	04d9      	lsls	r1, r3, #19
 80051d0:	6922      	ldr	r2, [r4, #16]
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	d504      	bpl.n	80051e0 <__sflush_r+0x78>
 80051d6:	1c42      	adds	r2, r0, #1
 80051d8:	d101      	bne.n	80051de <__sflush_r+0x76>
 80051da:	682b      	ldr	r3, [r5, #0]
 80051dc:	b903      	cbnz	r3, 80051e0 <__sflush_r+0x78>
 80051de:	6560      	str	r0, [r4, #84]	@ 0x54
 80051e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051e2:	602f      	str	r7, [r5, #0]
 80051e4:	b1b9      	cbz	r1, 8005216 <__sflush_r+0xae>
 80051e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051ea:	4299      	cmp	r1, r3
 80051ec:	d002      	beq.n	80051f4 <__sflush_r+0x8c>
 80051ee:	4628      	mov	r0, r5
 80051f0:	f7ff fbf2 	bl	80049d8 <_free_r>
 80051f4:	2300      	movs	r3, #0
 80051f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80051f8:	e00d      	b.n	8005216 <__sflush_r+0xae>
 80051fa:	2301      	movs	r3, #1
 80051fc:	4628      	mov	r0, r5
 80051fe:	47b0      	blx	r6
 8005200:	4602      	mov	r2, r0
 8005202:	1c50      	adds	r0, r2, #1
 8005204:	d1c9      	bne.n	800519a <__sflush_r+0x32>
 8005206:	682b      	ldr	r3, [r5, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d0c6      	beq.n	800519a <__sflush_r+0x32>
 800520c:	2b1d      	cmp	r3, #29
 800520e:	d001      	beq.n	8005214 <__sflush_r+0xac>
 8005210:	2b16      	cmp	r3, #22
 8005212:	d11e      	bne.n	8005252 <__sflush_r+0xea>
 8005214:	602f      	str	r7, [r5, #0]
 8005216:	2000      	movs	r0, #0
 8005218:	e022      	b.n	8005260 <__sflush_r+0xf8>
 800521a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800521e:	b21b      	sxth	r3, r3
 8005220:	e01b      	b.n	800525a <__sflush_r+0xf2>
 8005222:	690f      	ldr	r7, [r1, #16]
 8005224:	2f00      	cmp	r7, #0
 8005226:	d0f6      	beq.n	8005216 <__sflush_r+0xae>
 8005228:	0793      	lsls	r3, r2, #30
 800522a:	680e      	ldr	r6, [r1, #0]
 800522c:	bf08      	it	eq
 800522e:	694b      	ldreq	r3, [r1, #20]
 8005230:	600f      	str	r7, [r1, #0]
 8005232:	bf18      	it	ne
 8005234:	2300      	movne	r3, #0
 8005236:	eba6 0807 	sub.w	r8, r6, r7
 800523a:	608b      	str	r3, [r1, #8]
 800523c:	f1b8 0f00 	cmp.w	r8, #0
 8005240:	dde9      	ble.n	8005216 <__sflush_r+0xae>
 8005242:	6a21      	ldr	r1, [r4, #32]
 8005244:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005246:	4643      	mov	r3, r8
 8005248:	463a      	mov	r2, r7
 800524a:	4628      	mov	r0, r5
 800524c:	47b0      	blx	r6
 800524e:	2800      	cmp	r0, #0
 8005250:	dc08      	bgt.n	8005264 <__sflush_r+0xfc>
 8005252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800525a:	81a3      	strh	r3, [r4, #12]
 800525c:	f04f 30ff 	mov.w	r0, #4294967295
 8005260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005264:	4407      	add	r7, r0
 8005266:	eba8 0800 	sub.w	r8, r8, r0
 800526a:	e7e7      	b.n	800523c <__sflush_r+0xd4>
 800526c:	dfbffffe 	.word	0xdfbffffe

08005270 <_fflush_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	690b      	ldr	r3, [r1, #16]
 8005274:	4605      	mov	r5, r0
 8005276:	460c      	mov	r4, r1
 8005278:	b913      	cbnz	r3, 8005280 <_fflush_r+0x10>
 800527a:	2500      	movs	r5, #0
 800527c:	4628      	mov	r0, r5
 800527e:	bd38      	pop	{r3, r4, r5, pc}
 8005280:	b118      	cbz	r0, 800528a <_fflush_r+0x1a>
 8005282:	6a03      	ldr	r3, [r0, #32]
 8005284:	b90b      	cbnz	r3, 800528a <_fflush_r+0x1a>
 8005286:	f7ff f9a5 	bl	80045d4 <__sinit>
 800528a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0f3      	beq.n	800527a <_fflush_r+0xa>
 8005292:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005294:	07d0      	lsls	r0, r2, #31
 8005296:	d404      	bmi.n	80052a2 <_fflush_r+0x32>
 8005298:	0599      	lsls	r1, r3, #22
 800529a:	d402      	bmi.n	80052a2 <_fflush_r+0x32>
 800529c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800529e:	f7ff fb98 	bl	80049d2 <__retarget_lock_acquire_recursive>
 80052a2:	4628      	mov	r0, r5
 80052a4:	4621      	mov	r1, r4
 80052a6:	f7ff ff5f 	bl	8005168 <__sflush_r>
 80052aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052ac:	07da      	lsls	r2, r3, #31
 80052ae:	4605      	mov	r5, r0
 80052b0:	d4e4      	bmi.n	800527c <_fflush_r+0xc>
 80052b2:	89a3      	ldrh	r3, [r4, #12]
 80052b4:	059b      	lsls	r3, r3, #22
 80052b6:	d4e1      	bmi.n	800527c <_fflush_r+0xc>
 80052b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ba:	f7ff fb8b 	bl	80049d4 <__retarget_lock_release_recursive>
 80052be:	e7dd      	b.n	800527c <_fflush_r+0xc>

080052c0 <__swhatbuf_r>:
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	460c      	mov	r4, r1
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	2900      	cmp	r1, #0
 80052ca:	b096      	sub	sp, #88	@ 0x58
 80052cc:	4615      	mov	r5, r2
 80052ce:	461e      	mov	r6, r3
 80052d0:	da0d      	bge.n	80052ee <__swhatbuf_r+0x2e>
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80052d8:	f04f 0100 	mov.w	r1, #0
 80052dc:	bf14      	ite	ne
 80052de:	2340      	movne	r3, #64	@ 0x40
 80052e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80052e4:	2000      	movs	r0, #0
 80052e6:	6031      	str	r1, [r6, #0]
 80052e8:	602b      	str	r3, [r5, #0]
 80052ea:	b016      	add	sp, #88	@ 0x58
 80052ec:	bd70      	pop	{r4, r5, r6, pc}
 80052ee:	466a      	mov	r2, sp
 80052f0:	f000 f87c 	bl	80053ec <_fstat_r>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	dbec      	blt.n	80052d2 <__swhatbuf_r+0x12>
 80052f8:	9901      	ldr	r1, [sp, #4]
 80052fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80052fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005302:	4259      	negs	r1, r3
 8005304:	4159      	adcs	r1, r3
 8005306:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800530a:	e7eb      	b.n	80052e4 <__swhatbuf_r+0x24>

0800530c <__smakebuf_r>:
 800530c:	898b      	ldrh	r3, [r1, #12]
 800530e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005310:	079d      	lsls	r5, r3, #30
 8005312:	4606      	mov	r6, r0
 8005314:	460c      	mov	r4, r1
 8005316:	d507      	bpl.n	8005328 <__smakebuf_r+0x1c>
 8005318:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	6123      	str	r3, [r4, #16]
 8005320:	2301      	movs	r3, #1
 8005322:	6163      	str	r3, [r4, #20]
 8005324:	b003      	add	sp, #12
 8005326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005328:	ab01      	add	r3, sp, #4
 800532a:	466a      	mov	r2, sp
 800532c:	f7ff ffc8 	bl	80052c0 <__swhatbuf_r>
 8005330:	9f00      	ldr	r7, [sp, #0]
 8005332:	4605      	mov	r5, r0
 8005334:	4639      	mov	r1, r7
 8005336:	4630      	mov	r0, r6
 8005338:	f7ff fbba 	bl	8004ab0 <_malloc_r>
 800533c:	b948      	cbnz	r0, 8005352 <__smakebuf_r+0x46>
 800533e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005342:	059a      	lsls	r2, r3, #22
 8005344:	d4ee      	bmi.n	8005324 <__smakebuf_r+0x18>
 8005346:	f023 0303 	bic.w	r3, r3, #3
 800534a:	f043 0302 	orr.w	r3, r3, #2
 800534e:	81a3      	strh	r3, [r4, #12]
 8005350:	e7e2      	b.n	8005318 <__smakebuf_r+0xc>
 8005352:	89a3      	ldrh	r3, [r4, #12]
 8005354:	6020      	str	r0, [r4, #0]
 8005356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800535a:	81a3      	strh	r3, [r4, #12]
 800535c:	9b01      	ldr	r3, [sp, #4]
 800535e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005362:	b15b      	cbz	r3, 800537c <__smakebuf_r+0x70>
 8005364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005368:	4630      	mov	r0, r6
 800536a:	f000 f851 	bl	8005410 <_isatty_r>
 800536e:	b128      	cbz	r0, 800537c <__smakebuf_r+0x70>
 8005370:	89a3      	ldrh	r3, [r4, #12]
 8005372:	f023 0303 	bic.w	r3, r3, #3
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	81a3      	strh	r3, [r4, #12]
 800537c:	89a3      	ldrh	r3, [r4, #12]
 800537e:	431d      	orrs	r5, r3
 8005380:	81a5      	strh	r5, [r4, #12]
 8005382:	e7cf      	b.n	8005324 <__smakebuf_r+0x18>

08005384 <_putc_r>:
 8005384:	b570      	push	{r4, r5, r6, lr}
 8005386:	460d      	mov	r5, r1
 8005388:	4614      	mov	r4, r2
 800538a:	4606      	mov	r6, r0
 800538c:	b118      	cbz	r0, 8005396 <_putc_r+0x12>
 800538e:	6a03      	ldr	r3, [r0, #32]
 8005390:	b90b      	cbnz	r3, 8005396 <_putc_r+0x12>
 8005392:	f7ff f91f 	bl	80045d4 <__sinit>
 8005396:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005398:	07d8      	lsls	r0, r3, #31
 800539a:	d405      	bmi.n	80053a8 <_putc_r+0x24>
 800539c:	89a3      	ldrh	r3, [r4, #12]
 800539e:	0599      	lsls	r1, r3, #22
 80053a0:	d402      	bmi.n	80053a8 <_putc_r+0x24>
 80053a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053a4:	f7ff fb15 	bl	80049d2 <__retarget_lock_acquire_recursive>
 80053a8:	68a3      	ldr	r3, [r4, #8]
 80053aa:	3b01      	subs	r3, #1
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	60a3      	str	r3, [r4, #8]
 80053b0:	da05      	bge.n	80053be <_putc_r+0x3a>
 80053b2:	69a2      	ldr	r2, [r4, #24]
 80053b4:	4293      	cmp	r3, r2
 80053b6:	db12      	blt.n	80053de <_putc_r+0x5a>
 80053b8:	b2eb      	uxtb	r3, r5
 80053ba:	2b0a      	cmp	r3, #10
 80053bc:	d00f      	beq.n	80053de <_putc_r+0x5a>
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	6022      	str	r2, [r4, #0]
 80053c4:	701d      	strb	r5, [r3, #0]
 80053c6:	b2ed      	uxtb	r5, r5
 80053c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053ca:	07da      	lsls	r2, r3, #31
 80053cc:	d405      	bmi.n	80053da <_putc_r+0x56>
 80053ce:	89a3      	ldrh	r3, [r4, #12]
 80053d0:	059b      	lsls	r3, r3, #22
 80053d2:	d402      	bmi.n	80053da <_putc_r+0x56>
 80053d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053d6:	f7ff fafd 	bl	80049d4 <__retarget_lock_release_recursive>
 80053da:	4628      	mov	r0, r5
 80053dc:	bd70      	pop	{r4, r5, r6, pc}
 80053de:	4629      	mov	r1, r5
 80053e0:	4622      	mov	r2, r4
 80053e2:	4630      	mov	r0, r6
 80053e4:	f7ff f9e7 	bl	80047b6 <__swbuf_r>
 80053e8:	4605      	mov	r5, r0
 80053ea:	e7ed      	b.n	80053c8 <_putc_r+0x44>

080053ec <_fstat_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4d07      	ldr	r5, [pc, #28]	@ (800540c <_fstat_r+0x20>)
 80053f0:	2300      	movs	r3, #0
 80053f2:	4604      	mov	r4, r0
 80053f4:	4608      	mov	r0, r1
 80053f6:	4611      	mov	r1, r2
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	f7fb fec6 	bl	800118a <_fstat>
 80053fe:	1c43      	adds	r3, r0, #1
 8005400:	d102      	bne.n	8005408 <_fstat_r+0x1c>
 8005402:	682b      	ldr	r3, [r5, #0]
 8005404:	b103      	cbz	r3, 8005408 <_fstat_r+0x1c>
 8005406:	6023      	str	r3, [r4, #0]
 8005408:	bd38      	pop	{r3, r4, r5, pc}
 800540a:	bf00      	nop
 800540c:	200004d0 	.word	0x200004d0

08005410 <_isatty_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	4d06      	ldr	r5, [pc, #24]	@ (800542c <_isatty_r+0x1c>)
 8005414:	2300      	movs	r3, #0
 8005416:	4604      	mov	r4, r0
 8005418:	4608      	mov	r0, r1
 800541a:	602b      	str	r3, [r5, #0]
 800541c:	f7fb fec5 	bl	80011aa <_isatty>
 8005420:	1c43      	adds	r3, r0, #1
 8005422:	d102      	bne.n	800542a <_isatty_r+0x1a>
 8005424:	682b      	ldr	r3, [r5, #0]
 8005426:	b103      	cbz	r3, 800542a <_isatty_r+0x1a>
 8005428:	6023      	str	r3, [r4, #0]
 800542a:	bd38      	pop	{r3, r4, r5, pc}
 800542c:	200004d0 	.word	0x200004d0

08005430 <_sbrk_r>:
 8005430:	b538      	push	{r3, r4, r5, lr}
 8005432:	4d06      	ldr	r5, [pc, #24]	@ (800544c <_sbrk_r+0x1c>)
 8005434:	2300      	movs	r3, #0
 8005436:	4604      	mov	r4, r0
 8005438:	4608      	mov	r0, r1
 800543a:	602b      	str	r3, [r5, #0]
 800543c:	f7fb fece 	bl	80011dc <_sbrk>
 8005440:	1c43      	adds	r3, r0, #1
 8005442:	d102      	bne.n	800544a <_sbrk_r+0x1a>
 8005444:	682b      	ldr	r3, [r5, #0]
 8005446:	b103      	cbz	r3, 800544a <_sbrk_r+0x1a>
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	bd38      	pop	{r3, r4, r5, pc}
 800544c:	200004d0 	.word	0x200004d0

08005450 <_init>:
 8005450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005452:	bf00      	nop
 8005454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005456:	bc08      	pop	{r3}
 8005458:	469e      	mov	lr, r3
 800545a:	4770      	bx	lr

0800545c <_fini>:
 800545c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545e:	bf00      	nop
 8005460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005462:	bc08      	pop	{r3}
 8005464:	469e      	mov	lr, r3
 8005466:	4770      	bx	lr
