// Seed: 847730003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(negedge id_1) id_3)
  else $unsigned(69);
  ;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout supply1 id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign id_3 = 1 == -1;
endmodule
