Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jun 21 09:09:12 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file noip_lvds_stream_timing_summary_routed.rpt -pb noip_lvds_stream_timing_summary_routed.pb -rpx noip_lvds_stream_timing_summary_routed.rpx -warn_on_violation
| Design       : noip_lvds_stream
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: m00_axis_aclk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s00_axis_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 3.203ns (41.233%)  route 4.565ns (58.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/Q
                         net (fo=1, routed)           4.565     4.984    m00_axis_tdata_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.784     7.768 r  m00_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.768    m00_axis_tdata[3]
    P18                                                               r  m00_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 3.088ns (40.529%)  route 4.532ns (59.471%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/Q
                         net (fo=1, routed)           4.532     4.988    m00_axis_tdata_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.632     7.620 r  m00_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.620    m00_axis_tdata[1]
    P16                                                               r  m00_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m00_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 3.090ns (40.677%)  route 4.507ns (59.323%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDSE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
    SLICE_X45Y26         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/Q
                         net (fo=1, routed)           4.507     4.963    m00_axis_tdata_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.634     7.597 r  m00_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.597    m00_axis_tdata[0]
    T19                                                               r  m00_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.084ns (41.180%)  route 4.404ns (58.820%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/Q
                         net (fo=1, routed)           4.404     4.860    m00_axis_tdata_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.628     7.488 r  m00_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.488    m00_axis_tdata[2]
    P15                                                               r  m00_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 3.196ns (46.878%)  route 3.621ns (53.122%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/Q
                         net (fo=1, routed)           3.621     4.139    m00_axis_tlast_OBUF
    W11                  OBUF (Prop_obuf_I_O)         2.678     6.817 r  m00_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     6.817    m00_axis_tlast
    W11                                                               r  m00_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.185ns (47.002%)  route 3.591ns (52.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/Q
                         net (fo=1, routed)           3.591     4.109    m00_axis_tvalid_OBUF
    U8                   OBUF (Prop_obuf_I_O)         2.667     6.776 r  m00_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     6.776    m00_axis_tvalid
    U8                                                                r  m00_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.162ns  (logic 1.080ns (20.917%)  route 4.082ns (79.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=6, routed)           3.510     4.466    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.590 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=11, routed)          0.572     5.162    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.162ns  (logic 1.080ns (20.917%)  route 4.082ns (79.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=6, routed)           3.510     4.466    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.590 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=11, routed)          0.572     5.162    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 3.206ns (63.089%)  route 1.875ns (36.911%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_reg/Q
                         net (fo=3, routed)           1.875     2.393    s00_axis_tready_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.688     5.081 r  s00_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.081    s00_axis_tready
    U9                                                                r  s00_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 1.080ns (21.634%)  route 3.911ns (78.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=6, routed)           3.510     4.466    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.590 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=11, routed)          0.401     4.991    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/writes_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/writes_done_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/writes_done_reg/Q
                         net (fo=1, routed)           0.087     0.228    noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/writes_done
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_i_1/O
                         net (fo=1, routed)           0.000     0.273    noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/mst_exec_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/Q
                         net (fo=8, routed)           0.090     0.231    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[0]
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.276 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast/O
                         net (fo=1, routed)           0.000     0.276    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast__0
    SLICE_X42Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/Q
                         net (fo=7, routed)           0.138     0.279    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/mst_exec_state[0]
    SLICE_X42Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.324 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_2/O
                         net (fo=1, routed)           0.000     0.324    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_2_n_0
    SLICE_X42Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.226ns (65.085%)  route 0.121ns (34.915%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]/C
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]/Q
                         net (fo=3, routed)           0.121     0.249    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.098     0.347 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.347    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/plusOp[4]
    SLICE_X44Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.558%)  route 0.161ns (46.442%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/Q
                         net (fo=4, routed)           0.161     0.302    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[2]
    SLICE_X45Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.347 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out[2]_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.189ns (53.956%)  route 0.161ns (46.044%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/Q
                         net (fo=4, routed)           0.161     0.302    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[2]
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.048     0.350 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.350    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_2_n_0
    SLICE_X45Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.736%)  route 0.174ns (48.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[1]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[1]/Q
                         net (fo=6, routed)           0.174     0.315    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.360 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.360    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.043     0.369 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/plusOp[3]
    SLICE_X44Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count[2]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/Q
                         net (fo=8, routed)           0.188     0.329    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[0]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.374 r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer[0]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------





