# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do DownSampler_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Processor-Design {F:/Work/FPGA/Processor-Design/DRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Apr 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Processor-Design" F:/Work/FPGA/Processor-Design/DRAM.v 
# -- Compiling module DRAM
# -- Compiling module testRAM
# 
# Top level modules:
# 	testRAM
# End time: 13:42:27 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.testRAM -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.testRAM -Lf altera_mf_ver 
# Start time: 13:42:48 on Apr 23,2017
# Loading work.testRAM
# Loading work.DRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/testRAM/address
add wave -position end  sim:/testRAM/clock
add wave -position end  sim:/testRAM/data
add wave -position end  sim:/testRAM/wren
add wave -position end  sim:/testRAM/q
run -all
# ** Note: $finish    : F:/Work/FPGA/Processor-Design/DRAM.v(244)
#    Time: 89 ps  Iteration: 0  Instance: /testRAM
# 1
# Break in Module testRAM at F:/Work/FPGA/Processor-Design/DRAM.v line 244
# End time: 13:44:25 on Apr 23,2017, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
