arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_N10_40nm.xml	stereovision0.v	common	159.89	odin	1.78 GiB		65.32	1868440	-1	-1	5	58.75	-1	-1	75080	-1	-1	1333	157	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	258252	157	197	21024	21221	1	6351	1687	39	39	1521	clb	auto	136.7 MiB	2.92	183607	48717	965335	340609	600791	23935	252.2 MiB	6.37	0.06	8.3236	3.67149	-15448.9	-3.67149	3.67149	3.29	0.0168149	0.0146145	1.94454	1.62852	-1	-1	-1	-1	38	62381	33	2.4642e+07	2.3994e+07	4.29790e+06	2825.71	11.96	6.69956	5.60674	119030	883757	-1	57672	22	29914	63381	2482926	444293	3.4728	3.4728	-15928.1	-3.4728	0	0	5.41627e+06	3561.00	0.18	1.64	0.43	-1	-1	0.18	1.19722	1.06601	
k6_N10_40nm_diff_switch_for_inc_dec_wires.xml	stereovision0.v	common	158.67	odin	1.79 GiB		64.83	1877584	-1	-1	5	58.24	-1	-1	75848	-1	-1	1329	157	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	259152	157	197	21024	21221	1	6395	1683	39	39	1521	clb	auto	137.0 MiB	2.93	182137	48305	952348	332116	600539	19693	253.1 MiB	6.32	0.07	7.71591	3.21097	-14756.9	-3.21097	3.21097	3.24	0.0192976	0.0166812	1.91255	1.59488	-1	-1	-1	-1	38	61719	36	7.37824e+07	7.16265e+07	4.16760e+06	2740.04	11.71	7.21472	6.04706	119030	845795	-1	58052	25	31719	70350	2555452	477654	3.64157	3.64157	-15795.2	-3.64157	0	0	5.22668e+06	3436.35	0.18	1.82	0.42	-1	-1	0.18	1.31991	1.15859	
