INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segments
INFO: [VRFC 10-311] analyzing module clock
