$date
	Tue Feb 13 19:47:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 8 ! cpu_out [7:0] $end
$var wire 8 " ALUResult [7:0] $end
$var reg 1 # CLK $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 # CLK $end
$var wire 1 $ reset $end
$var wire 1 % write_enable $end
$var wire 4 & opcode [3:0] $end
$var wire 24 ' instr [23:0] $end
$var wire 8 ( immediate [7:0] $end
$var wire 8 ) cpu_out [7:0] $end
$var wire 1 * Zero $end
$var wire 4 + WA [3:0] $end
$var wire 1 , RegWrite $end
$var wire 4 - RA2 [3:0] $end
$var wire 4 . RA1 [3:0] $end
$var wire 1 / Branch $end
$var wire 1 0 ALUSrc $end
$var wire 8 1 ALUResult [7:0] $end
$var wire 2 2 ALUControl [1:0] $end
$var reg 1 3 PCSrc $end
$scope module control_unit $end
$var wire 4 4 opcode [3:0] $end
$var reg 2 5 ALUControl [1:0] $end
$var reg 1 0 ALUSrc $end
$var reg 1 / Branch $end
$var reg 1 , RegWrite $end
$upscope $end
$scope module memory $end
$var wire 1 # CLK $end
$var wire 1 3 PCSrc $end
$var wire 8 6 immediate [7:0] $end
$var wire 24 7 instr [23:0] $end
$var wire 1 $ reset $end
$var reg 8 8 PC [7:0] $end
$upscope $end
$scope module register $end
$var wire 2 9 ALUControl [1:0] $end
$var wire 1 0 ALUSrc $end
$var wire 1 # CLK $end
$var wire 4 : RA1 [3:0] $end
$var wire 4 ; RA2 [3:0] $end
$var wire 4 < WA [3:0] $end
$var wire 8 = cpu_out [7:0] $end
$var wire 8 > immediate [7:0] $end
$var wire 1 % write_enable $end
$var reg 8 ? ALUResult [7:0] $end
$var reg 8 @ RD1 [7:0] $end
$var reg 8 A RD2 [7:0] $end
$var reg 8 B SrcB [7:0] $end
$var reg 1 * Zero $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 C i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
03
bx 2
bx 1
x0
x/
bx .
bx -
x,
bx +
0*
bx )
bx (
bx '
bx &
x%
1$
0#
bx "
bx !
$end
#20000
0/
b10 2
b10 5
b10 9
10
1%
1,
b1 (
b1 6
b1 >
b0 -
b0 ;
b0 .
b0 :
b1 +
b1 <
b110 &
b110 4
b11000010000000000000001 '
b11000010000000000000001 7
b0 8
1#
#40000
0$
#60000
0#
#80000
b100000 (
b100000 6
b100000 >
b10 +
b10 <
b11000100000000000100000 '
b11000100000000000100000 7
b1 8
1#
#100000
0#
b1 C
#120000
b0 (
b0 6
b0 >
b1111 +
b1111 <
b11011110000000000000000 '
b11011110000000000000000 7
b10 8
1#
#140000
0#
b10 C
#160000
1/
b11 2
b11 5
b11 9
00
0%
0,
b111 (
b111 6
b111 >
b10 -
b10 ;
b1 .
b1 :
b0 +
b0 <
b111 &
b111 4
b11100000001001000000111 '
b11100000001001000000111 7
b11 8
1#
#180000
0#
b11 C
#200000
0/
b10 2
b10 5
b10 9
1%
1,
b0 (
b0 6
b0 >
b1 -
b1 ;
b1 +
b1 <
b10 &
b10 4
b1000010001000100000000 '
b1000010001000100000000 7
b100 8
1#
#220000
0#
b100 C
#240000
10
b1 (
b1 6
b1 >
b0 -
b0 ;
b1111 .
b1111 :
b1111 +
b1111 <
b110 &
b110 4
b11011111111000000000001 '
b11011111111000000000001 7
b101 8
1#
#260000
0#
b101 C
#280000
1/
b11 2
b11 5
b11 9
00
0%
0,
b11 (
b11 6
b11 >
b0 .
b0 :
b0 +
b0 <
b111 &
b111 4
b11100000000000000000011 '
b11100000000000000000011 7
b110 8
1#
#300000
0#
b110 C
#320000
b111 (
b111 6
b111 >
b11100000000000000000111 '
b11100000000000000000111 7
b111 8
1#
#340000
0#
b111 C
#360000
bx (
bx 6
bx >
bx -
bx ;
bx .
bx :
bx +
bx <
bx &
bx 4
bx '
bx 7
b1000 8
1#
#380000
b1000 C
