<stg><name>compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc210:0 %indvar_flatten34_load = load i12 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc210:1 %icmp_ln255 = icmp_eq  i12 %indvar_flatten34_load, i12 4032

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc210:2 %add_ln255 = add i12 %indvar_flatten34_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc210:3 %br_ln255 = br i1 %icmp_ln255, void %fpga_resource_limit_hint.for.inc210.10_begin, void %for.inc230.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_255_18_VITIS_LOOP_256_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4032, i64 4032, i64 4032

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:4 %icmp_ln256 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:5 %select_ln132 = select i1 %icmp_ln256, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:6 %add_ln255_1 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln255_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:7 %select_ln132_1 = select i1 %icmp_ln256, i6 %add_ln255_1, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln132_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:8 %specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln261"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:10 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:11 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:12 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:13 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln132, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:14 %add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln132_1, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:15 %zext_ln262 = zext i11 %add_ln5

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:16 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:17 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:18 %trunc_ln262 = trunc i7 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.10_begin:19 %br_ln262 = br i1 %trunc_ln262, void %arrayidx209821.case.0, void %arrayidx209821.case.1

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="trunc_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx209821.case.0:0 %store_ln262 = store i16 0, i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="trunc_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx209821.case.0:1 %br_ln262 = br void %fpga_resource_limit_hint.for.inc210.12_end

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="trunc_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx209821.case.1:0 %store_ln262 = store i16 0, i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
<literal name="trunc_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx209821.case.1:1 %br_ln262 = br void %fpga_resource_limit_hint.for.inc210.12_end

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:0 %specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln262"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:1 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:2 %specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln262"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:3 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:4 %specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln262"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:5 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:6 %add_ln256 = add i7 %select_ln132, i7 1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:7 %store_ln256 = store i12 %add_ln255, i12 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:8 %store_ln256 = store i6 %select_ln132_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:9 %store_ln256 = store i7 %add_ln256, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc210.12_end:10 %br_ln256 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.inc230.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="reg_file_3_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="reg_file_3_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="j" fromId="61" toId="4">
</dataflow>
<dataflow id="63" from="StgValue_61" to="i" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_61" to="indvar_flatten34" fromId="61" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="reg_file_3_1" to="specmemcore_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="75" from="reg_file_3_0" to="specmemcore_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="indvar_flatten34" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="i" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="j" to="store_ln0" fromId="4" toId="11">
</dataflow>
<dataflow id="88" from="indvar_flatten34" to="indvar_flatten34_load" fromId="6" toId="13">
</dataflow>
<dataflow id="89" from="indvar_flatten34_load" to="icmp_ln255" fromId="13" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln255" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="indvar_flatten34_load" to="add_ln255" fromId="13" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="add_ln255" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="icmp_ln255" to="br_ln255" fromId="14" toId="16">
</dataflow>
<dataflow id="96" from="j" to="j_load" fromId="4" toId="17">
</dataflow>
<dataflow id="97" from="i" to="i_load" fromId="5" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="101" from="VITIS_LOOP_255_18_VITIS_LOOP_256_19_str" to="specloopname_ln0" fromId="100" toId="19">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_104" to="empty" fromId="104" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_104" to="empty" fromId="104" toId="20">
</dataflow>
<dataflow id="108" from="j_load" to="icmp_ln256" fromId="17" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln256" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="icmp_ln256" to="select_ln132" fromId="21" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_85" to="select_ln132" fromId="85" toId="22">
</dataflow>
<dataflow id="113" from="j_load" to="select_ln132" fromId="17" toId="22">
</dataflow>
<dataflow id="114" from="i_load" to="add_ln255_1" fromId="18" toId="23">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln255_1" fromId="115" toId="23">
</dataflow>
<dataflow id="117" from="icmp_ln256" to="select_ln132_1" fromId="21" toId="24">
</dataflow>
<dataflow id="118" from="add_ln255_1" to="select_ln132_1" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="i_load" to="select_ln132_1" fromId="18" toId="24">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="specpipeline_ln261" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_61" to="specpipeline_ln261" fromId="61" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specpipeline_ln261" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specpipeline_ln261" fromId="123" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_123" to="specpipeline_ln261" fromId="123" toId="25">
</dataflow>
<dataflow id="128" from="empty_28" to="specpipeline_ln261" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="98" toId="26">
</dataflow>
<dataflow id="131" from="empty_65" to="specloopname_ln132" fromId="130" toId="26">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="empty_16" to="rbegin" fromId="134" toId="27">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="132" toId="28">
</dataflow>
<dataflow id="138" from="empty_5" to="rbegin5" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="132" toId="29">
</dataflow>
<dataflow id="141" from="empty_41" to="rbegin6" fromId="140" toId="29">
</dataflow>
<dataflow id="143" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="142" toId="30">
</dataflow>
<dataflow id="144" from="select_ln132" to="lshr_ln" fromId="22" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_61" to="lshr_ln" fromId="61" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_146" to="lshr_ln" fromId="146" toId="30">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln5" fromId="148" toId="31">
</dataflow>
<dataflow id="150" from="select_ln132_1" to="add_ln5" fromId="24" toId="31">
</dataflow>
<dataflow id="151" from="lshr_ln" to="add_ln5" fromId="30" toId="31">
</dataflow>
<dataflow id="152" from="add_ln5" to="zext_ln262" fromId="31" toId="32">
</dataflow>
<dataflow id="153" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="60" toId="33">
</dataflow>
<dataflow id="155" from="StgValue_154" to="reg_file_3_0_addr" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="zext_ln262" to="reg_file_3_0_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="157" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="59" toId="34">
</dataflow>
<dataflow id="158" from="StgValue_154" to="reg_file_3_1_addr" fromId="154" toId="34">
</dataflow>
<dataflow id="159" from="zext_ln262" to="reg_file_3_1_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="160" from="select_ln132" to="trunc_ln262" fromId="22" toId="35">
</dataflow>
<dataflow id="161" from="trunc_ln262" to="br_ln262" fromId="35" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln262" fromId="162" toId="37">
</dataflow>
<dataflow id="164" from="reg_file_3_0_addr" to="store_ln262" fromId="33" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_162" to="store_ln262" fromId="162" toId="39">
</dataflow>
<dataflow id="166" from="reg_file_3_1_addr" to="store_ln262" fromId="34" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln262" fromId="167" toId="41">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specresourcelimit_ln262" fromId="169" toId="41">
</dataflow>
<dataflow id="172" from="empty_32" to="specresourcelimit_ln262" fromId="171" toId="41">
</dataflow>
<dataflow id="173" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="41">
</dataflow>
<dataflow id="174" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="41">
</dataflow>
<dataflow id="175" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="41">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecRegionEnd" to="rend58" fromId="176" toId="42">
</dataflow>
<dataflow id="178" from="empty_41" to="rend58" fromId="140" toId="42">
</dataflow>
<dataflow id="179" from="rbegin6" to="rend58" fromId="29" toId="42">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln262" fromId="167" toId="43">
</dataflow>
<dataflow id="181" from="StgValue_169" to="specresourcelimit_ln262" fromId="169" toId="43">
</dataflow>
<dataflow id="183" from="empty_19" to="specresourcelimit_ln262" fromId="182" toId="43">
</dataflow>
<dataflow id="184" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="43">
</dataflow>
<dataflow id="185" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="43">
</dataflow>
<dataflow id="186" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="43">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecRegionEnd" to="rend56" fromId="176" toId="44">
</dataflow>
<dataflow id="188" from="empty_5" to="rend56" fromId="137" toId="44">
</dataflow>
<dataflow id="189" from="rbegin5" to="rend56" fromId="28" toId="44">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln262" fromId="167" toId="45">
</dataflow>
<dataflow id="191" from="StgValue_169" to="specresourcelimit_ln262" fromId="169" toId="45">
</dataflow>
<dataflow id="193" from="empty_20" to="specresourcelimit_ln262" fromId="192" toId="45">
</dataflow>
<dataflow id="194" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="45">
</dataflow>
<dataflow id="195" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="45">
</dataflow>
<dataflow id="196" from="empty_28" to="specresourcelimit_ln262" fromId="127" toId="45">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecRegionEnd" to="rend54" fromId="176" toId="46">
</dataflow>
<dataflow id="198" from="empty_16" to="rend54" fromId="134" toId="46">
</dataflow>
<dataflow id="199" from="rbegin" to="rend54" fromId="27" toId="46">
</dataflow>
<dataflow id="200" from="select_ln132" to="add_ln256" fromId="22" toId="47">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln256" fromId="201" toId="47">
</dataflow>
<dataflow id="203" from="add_ln255" to="store_ln256" fromId="15" toId="48">
</dataflow>
<dataflow id="204" from="indvar_flatten34" to="store_ln256" fromId="6" toId="48">
</dataflow>
<dataflow id="205" from="select_ln132_1" to="store_ln256" fromId="24" toId="49">
</dataflow>
<dataflow id="206" from="i" to="store_ln256" fromId="5" toId="49">
</dataflow>
<dataflow id="207" from="add_ln256" to="store_ln256" fromId="47" toId="50">
</dataflow>
<dataflow id="208" from="j" to="store_ln256" fromId="4" toId="50">
</dataflow>
<dataflow id="209" from="icmp_ln255" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="210" from="trunc_ln262" to="StgValue_2" fromId="35" toId="2">
</dataflow>
</dataflows>


</stg>
