# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:4.1-13.10"
attribute \cells_not_processed 1
module \unbased_unsized_shift
  attribute \src "dut.sv:5.19-5.20"
  wire width 64 input 1 \d
  attribute \src "dut.sv:6.19-6.22"
  wire width 64 output 2 \s0c
  attribute \src "dut.sv:6.24-6.27"
  wire width 64 output 3 \s1c
  attribute \src "dut.sv:7.19-7.22"
  wire width 64 output 4 \s0d
  attribute \src "dut.sv:7.24-7.27"
  wire width 64 output 5 \s1d
  attribute \src "dut.sv:11.18-11.25"
  wire width 64 $shl$dut.sv:11$1_Y
  attribute \src "dut.sv:12.18-12.25"
  wire width 64 $shl$dut.sv:12$2_Y
  attribute \src "dut.sv:11.18-11.25"
  cell $shl $shl$dut.sv:11$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \B \d
    connect \Y $shl$dut.sv:11$1_Y
  end
  attribute \src "dut.sv:12.18-12.25"
  cell $shl $shl$dut.sv:12$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 64'1111111111111111111111111111111111111111111111111111111111111111
    connect \B \d
    connect \Y $shl$dut.sv:12$2_Y
  end
  connect \s0c 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \s1c 64'1111111111111111111111111111111111111111111111111111111100000000
  connect \s0d $shl$dut.sv:11$1_Y
  connect \s1d $shl$dut.sv:12$2_Y
end
