

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 14 20:29:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  2.060 us|  2.060 us|  207|  207|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_TDL_fu_64  |fir_Pipeline_TDL  |      132|      132|  1.320 us|  1.320 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC_fu_72  |fir_Pipeline_MAC  |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    4|     761|   1016|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    194|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    4|     769|   1212|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_MAC_fu_72  |fir_Pipeline_MAC  |        0|   4|  604|  356|    0|
    |grp_fir_Pipeline_TDL_fu_64  |fir_Pipeline_TDL  |        0|   0|  157|  660|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |Total                       |                  |        0|   4|  761| 1016|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_shift_reg_U    |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |fir_int_int_shift_reg_1_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                     |        4|  0|   0|    0|   128|   64|     2|         4096|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |fir_int_int_shift_reg_we0  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |fir_int_int_shift_reg_1_address0  |  14|          3|    6|         18|
    |fir_int_int_shift_reg_1_address1  |  14|          3|    6|         18|
    |fir_int_int_shift_reg_1_ce0       |  14|          3|    1|          3|
    |fir_int_int_shift_reg_1_ce1       |  14|          3|    1|          3|
    |fir_int_int_shift_reg_1_we0       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_1_we1       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_address0    |  14|          3|    6|         18|
    |fir_int_int_shift_reg_address1    |  14|          3|    6|         18|
    |fir_int_int_shift_reg_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_d0          |   9|          2|   32|         64|
    |fir_int_int_shift_reg_we0         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_we1         |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 194|         41|   65|        163|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_72_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_64_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  8|   0|    8|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

