C:/Users/noahm/OneDrive/Documents/BA2/DSD-CS173/TPs/TP_5/vhdl/tff_sr-behavior-generic.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/noahm/OneDrive/Documents/BA2/DSD-CS173/TPs/TP_5/vhdl/tff_sr-behavior-generic.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling architecture gate of TFF_SR
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity TFF_SR

} {} {}} C:/Users/noahm/OneDrive/Documents/BA2/DSD-CS173/TPs/TP_5/vhdl/tff_sr-entity.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/noahm/OneDrive/Documents/BA2/DSD-CS173/TPs/TP_5/vhdl/tff_sr-entity.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity TFF_SR

} {} {}}
