,CPU TIME,WALL CLOCK TIME,CONTEXT SWITCHES,TSC,CYCLES,INSTRUCTIONS,REFERENCE CYCLES,L1 CACHE MISSES,L1 CACHE HITS,L2 CACHE MISSES,L2 CACHE HITS,LL CACHE MISSES,LL CACHE ACCESSES,MEM ACCESSES RD,MEM ACCESSES WR,BRANCH MISSES,BRANCHES,ITLB WALKS,DTLB LOAD WALKS,DTLB STORE WALKS,DTLB ACCESSES,CPU UTILIZATION,FREQUENCY,CPI,L1 CACHE MPKI,L1 CACHE MISS RATE,L2 CACHE MPKI,L2 CACHE MISS RATE,LL CACHE MPKI,LL CACHE MISS RATE,MEM BANDWITH RD,MEM BANDWITH WR,MEM BANDWITH,BRANCH MPKI,BRANCH MISS RATE,ITLB MPKI,DTLB MPKI,DTLB WALK RATE
0,641055.7,10001503519.0,124584.0,1854703509286.0,48416815706.0,62807577205.0,46797500912.0,471013778.0,17796903286.0,37564935.0,433483786.0,98455694.0,484550180.0,49862701.0,45424969.0,58059966.0,14755372227.0,3664665.0,4602019.0,1414887.0,26272352772.0,0.025202411724998736,4833972939.536972,0.751975566772775,7.502857670146369,0.025772026568676564,0.5818499575818802,0.07804740958835055,1.5490665965691914,0.2038407831730093,318749210.9444729,289931587.0725128,608680798.0169857,0.9177794695389754,0.0039056665443842307,0.0571362274909325,0.09437934544546078,0.00022586603758057913
