timestamp=1573588402687

[~A]
C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control.v=0*52849*54159
C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control.v_re_control_tb.v=0*86293*88019
C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control_tb.v=0*38510*39374
LastVerilogToplevel=re_control_tb
ModifyID=31
Version=74

[$root]
A/$root=22|||1*133872
BinI32/$root=3*148776
SLP=3*148880
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216467b64d460719ec7eff0b54bd8ec38d9

[re_control]
A/re_control=22|./../src/re_control.v|6|1*134246
BinI32/re_control=3*148948
R=./../src/re_control.v|6
SLP=3*150646
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|ab05d3b5e2058478d8e5fdef44d919e6b2b6c8279593bcaaccd0cb94f7187f1012d24ad5755d40ee618141d5de2e9401

[re_control_tb]
A/re_control_tb=22|./../src/re_control_tb.v|3|1*136723
BinI32/re_control_tb=3*152743
R=./../src/re_control_tb.v|3
SLP=3*154211
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|535b07742a0f95c4bd6411b60f6b3a122789165728213956b758c27223f1e8c370080b90616d259e1b0adc54d1ae6f21

[~MFT]
0=7|0re_control.mgf|88019|62921
1=6|1re_control.mgf|136723|133872
3=12|3re_control.mgf|154211|148776

[~U]
$root=12|0*85606|
re_control=12|0*85788|
re_control_tb=12|0*86091||0x10
