# sv-sim-template

A template for SystemVerilog simulation using a minimal vlconfig
