{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668314559515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668314559516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 20:42:39 2022 " "Processing started: Sat Nov 12 20:42:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668314559516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314559516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyReactionTimer -c MyReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyReactionTimer -c MyReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314559516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668314560674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668314560674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider100.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100 " "Found entity 1: ClockDivider100" {  } { { "ClockDivider100.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/ClockDivider100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668314577673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314577673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668314577681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668314577682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314577682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reaction2.v(13) " "Verilog HDL information at reaction2.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668314577688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction2.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction2.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction2 " "Found entity 1: reaction2" {  } { { "reaction2.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/reaction2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668314577689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314577689 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \")\" myreactiontimer.v(90) " "Verilog HDL syntax error at myreactiontimer.v(90) near text: \"begin\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1668314577814 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "delay myreactiontimer.v(95) " "Verilog HDL Declaration error at myreactiontimer.v(95): identifier \"delay\" is already declared in the present scope" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 95 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668314577815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" myreactiontimer.v(95) " "Verilog HDL syntax error at myreactiontimer.v(95) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1668314577815 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "timing myreactiontimer.v(98) " "Verilog HDL Declaration error at myreactiontimer.v(98): identifier \"timing\" is already declared in the present scope" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 98 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668314577815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" myreactiontimer.v(98) " "Verilog HDL syntax error at myreactiontimer.v(98) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1668314577815 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "display myreactiontimer.v(101) " "Verilog HDL Declaration error at myreactiontimer.v(101): identifier \"display\" is already declared in the present scope" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 101 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668314577816 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" myreactiontimer.v(101) " "Verilog HDL syntax error at myreactiontimer.v(101) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1668314577816 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MyReactionTimer myreactiontimer.v(6) " "Ignored design unit \"MyReactionTimer\" at myreactiontimer.v(6) due to previous errors" {  } { { "myreactiontimer.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/myreactiontimer.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1668314577816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/MyReactionTimer.map.smsg " "Generated suppressed messages file C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/MyReactionTimer/MyReactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314577880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668314578008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 12 20:42:58 2022 " "Processing ended: Sat Nov 12 20:42:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668314578008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668314578008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668314578008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314578008 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668314578759 ""}
