

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_57_6'
================================================================
* Date:           Mon Jul 28 11:40:48 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.566 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       23|  35.000 ns|  0.115 us|    7|   23|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_57_6  |        5|       21|         4|          2|          1|  1 ~ 9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3737|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|      470|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      470|     3824|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1124_1_fu_1127_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_2_fu_1325_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_3_fu_1523_p2     |         +|   0|  0|   19|           8|           8|
    |add_ln1124_fu_1067_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln57_fu_656_p2          |         +|   0|  0|   13|           6|           3|
    |grp_fu_560_p2               |         +|   0|  0|   39|          32|           6|
    |grp_fu_572_p2               |         +|   0|  0|   39|          32|           6|
    |lsb_index_1_fu_829_p2       |         +|   0|  0|   39|          32|           6|
    |lsb_index_2_fu_992_p2       |         +|   0|  0|   39|          32|           6|
    |lsb_index_3_fu_1022_p2      |         +|   0|  0|   39|          32|           6|
    |lsb_index_fu_666_p2         |         +|   0|  0|   39|          32|           6|
    |m_12_fu_1284_p2             |         +|   0|  0|   71|          64|          64|
    |m_17_fu_1482_p2             |         +|   0|  0|   71|          64|          64|
    |m_3_fu_805_p2               |         +|   0|  0|   71|          64|          64|
    |m_7_fu_968_p2               |         +|   0|  0|   71|          64|          64|
    |grp_fu_454_p2               |         -|   0|  0|   39|           1|          32|
    |grp_fu_486_p2               |         -|   0|  0|   39|           6|          32|
    |grp_fu_506_p2               |         -|   0|  0|   39|           1|          32|
    |grp_fu_538_p2               |         -|   0|  0|   39|           6|          32|
    |grp_fu_566_p2               |         -|   0|  0|   39|           5|          32|
    |grp_fu_578_p2               |         -|   0|  0|   39|           5|          32|
    |sub_ln1102_1_fu_851_p2      |         -|   0|  0|   12|           4|           5|
    |sub_ln1102_2_fu_1012_p2     |         -|   0|  0|   12|           4|           5|
    |sub_ln1102_3_fu_1042_p2     |         -|   0|  0|   12|           4|           5|
    |sub_ln1102_fu_688_p2        |         -|   0|  0|   12|           4|           5|
    |sub_ln1119_1_fu_1122_p2     |         -|   0|  0|   19|           5|           8|
    |sub_ln1119_2_fu_1320_p2     |         -|   0|  0|   19|           5|           8|
    |sub_ln1119_3_fu_1518_p2     |         -|   0|  0|   19|           5|           8|
    |sub_ln1119_fu_1062_p2       |         -|   0|  0|   19|           5|           8|
    |a_1_fu_878_p2               |       and|   0|  0|    2|           1|           1|
    |a_2_fu_1197_p2              |       and|   0|  0|    2|           1|           1|
    |a_3_fu_1395_p2              |       and|   0|  0|    2|           1|           1|
    |a_fu_715_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln1104_1_fu_906_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln1104_2_fu_1223_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1104_3_fu_1421_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1104_fu_743_p2        |       and|   0|  0|    2|           1|           1|
    |p_Result_12_fu_1185_p2      |       and|   0|  0|   32|          32|          32|
    |p_Result_18_fu_1383_p2      |       and|   0|  0|   32|          32|          32|
    |p_Result_6_fu_866_p2        |       and|   0|  0|   32|          32|          32|
    |p_Result_s_fu_703_p2        |       and|   0|  0|   32|          32|          32|
    |grp_fu_440_p2               |      icmp|   0|  0|   20|          32|           1|
    |grp_fu_492_p2               |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1101_1_fu_845_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_2_fu_1171_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_3_fu_1369_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1101_fu_682_p2       |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln1102_1_fu_872_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1102_2_fu_1191_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1102_3_fu_1389_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1102_fu_709_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_1_fu_930_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_2_fu_1247_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_3_fu_1445_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1113_fu_767_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln57_1_fu_614_p2       |      icmp|   0|  0|   10|           6|           6|
    |icmp_ln57_fu_592_p2         |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln1102_1_fu_860_p2     |      lshr|   0|  0|   92|           2|          32|
    |lshr_ln1102_2_fu_1179_p2    |      lshr|   0|  0|   92|           2|          32|
    |lshr_ln1102_3_fu_1377_p2    |      lshr|   0|  0|   92|           2|          32|
    |lshr_ln1102_fu_697_p2       |      lshr|   0|  0|   92|           2|          32|
    |lshr_ln1113_1_fu_940_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_2_fu_1256_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_3_fu_1454_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln1113_fu_777_p2       |      lshr|   0|  0|  182|          64|          64|
    |or_ln1104_2_fu_749_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln1104_5_fu_1229_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1104_6_fu_1427_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1104_fu_912_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln57_1_fu_636_p2         |        or|   0|  0|    6|           6|           2|
    |or_ln57_2_fu_646_p2         |        or|   0|  0|    6|           6|           2|
    |or_ln57_fu_603_p2           |        or|   0|  0|    6|           6|           1|
    |grp_fu_460_p3               |    select|   0|  0|   32|           1|          32|
    |grp_fu_512_p3               |    select|   0|  0|   32|           1|          32|
    |m_11_fu_1272_p3             |    select|   0|  0|   63|           1|          64|
    |m_16_fu_1470_p3             |    select|   0|  0|   63|           1|          64|
    |m_2_fu_793_p3               |    select|   0|  0|   63|           1|          64|
    |m_6_fu_956_p3               |    select|   0|  0|   63|           1|          64|
    |select_ln1098_1_fu_1115_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_2_fu_1312_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_3_fu_1510_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln1098_fu_1055_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln59_1_fu_1156_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln59_2_fu_1354_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln59_3_fu_1552_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln59_fu_1096_p3      |    select|   0|  0|   32|           1|           1|
    |shl_ln1114_1_fu_950_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_2_fu_1266_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_3_fu_1464_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln1114_fu_787_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_1_fu_892_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_2_fu_1210_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_3_fu_1408_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1104_fu_729_p2        |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 3737|        1699|        1744|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    6|         12|
    |int_state_V_address0              |  14|          3|    6|         18|
    |int_state_V_address1              |  14|          3|    6|         18|
    |j_fu_164                          |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         19|   28|         69|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln1090_1_reg_1619              |   1|   0|    1|          0|
    |icmp_ln1090_2_reg_1669              |   1|   0|    1|          0|
    |icmp_ln1090_3_reg_1701              |   1|   0|    1|          0|
    |icmp_ln1090_reg_1599                |   1|   0|    1|          0|
    |icmp_ln57_1_reg_1590                |   1|   0|    1|          0|
    |icmp_ln57_1_reg_1590_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln57_reg_1581                  |   1|   0|    1|          0|
    |icmp_ln57_reg_1581_pp0_iter1_reg    |   1|   0|    1|          0|
    |j_1_reg_1574                        |   6|   0|    6|          0|
    |j_1_reg_1574_pp0_iter1_reg          |   6|   0|    6|          0|
    |j_fu_164                            |   6|   0|    6|          0|
    |lsb_index_2_reg_1679                |  32|   0|   32|          0|
    |lsb_index_3_reg_1711                |  32|   0|   32|          0|
    |m_20_reg_1659                       |  63|   0|   63|          0|
    |m_23_reg_1649                       |  63|   0|   63|          0|
    |p_Result_22_reg_1624                |   1|   0|    1|          0|
    |p_Result_25_reg_1674                |   1|   0|    1|          0|
    |p_Result_28_reg_1706                |   1|   0|    1|          0|
    |p_Result_2_reg_1654                 |   1|   0|    1|          0|
    |p_Result_31_reg_1604                |   1|   0|    1|          0|
    |p_Result_8_reg_1664                 |   1|   0|    1|          0|
    |reg_544                             |  32|   0|   32|          0|
    |reg_548                             |  32|   0|   32|          0|
    |reg_552                             |  32|   0|   32|          0|
    |reg_556                             |  32|   0|   32|          0|
    |sub_ln1102_2_reg_1691               |   5|   0|    5|          0|
    |sub_ln1102_3_reg_1723               |   5|   0|    5|          0|
    |tmp_12_reg_1718                     |  31|   0|   31|          0|
    |tmp_8_reg_1686                      |  31|   0|   31|          0|
    |trunc_ln1098_1_reg_1634             |   8|   0|    8|          0|
    |trunc_ln1098_2_reg_1696             |   8|   0|    8|          0|
    |trunc_ln1098_3_reg_1728             |   8|   0|    8|          0|
    |trunc_ln1098_reg_1614               |   8|   0|    8|          0|
    |trunc_ln1102_1_reg_1629             |   5|   0|    5|          0|
    |trunc_ln1102_reg_1609               |   5|   0|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 470|   0|  470|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_57_6|  return value|
|internal_state_1          |  out|   32|      ap_vld|                 internal_state_1|       pointer|
|internal_state_1_ap_vld   |  out|    1|      ap_vld|                 internal_state_1|       pointer|
|internal_state_2          |  out|   32|      ap_vld|                 internal_state_2|       pointer|
|internal_state_2_ap_vld   |  out|    1|      ap_vld|                 internal_state_2|       pointer|
|internal_state_3          |  out|   32|      ap_vld|                 internal_state_3|       pointer|
|internal_state_3_ap_vld   |  out|    1|      ap_vld|                 internal_state_3|       pointer|
|int_state_V_address0      |  out|    6|   ap_memory|                      int_state_V|         array|
|int_state_V_ce0           |  out|    1|   ap_memory|                      int_state_V|         array|
|int_state_V_q0            |   in|   32|   ap_memory|                      int_state_V|         array|
|int_state_V_address1      |  out|    6|   ap_memory|                      int_state_V|         array|
|int_state_V_ce1           |  out|    1|   ap_memory|                      int_state_V|         array|
|int_state_V_q1            |   in|   32|   ap_memory|                      int_state_V|         array|
|internal_state_0          |  out|   32|      ap_vld|                 internal_state_0|       pointer|
|internal_state_0_ap_vld   |  out|    1|      ap_vld|                 internal_state_0|       pointer|
|internal_state_4          |  out|   32|      ap_vld|                 internal_state_4|       pointer|
|internal_state_4_ap_vld   |  out|    1|      ap_vld|                 internal_state_4|       pointer|
|internal_state_8          |  out|   32|      ap_vld|                 internal_state_8|       pointer|
|internal_state_8_ap_vld   |  out|    1|      ap_vld|                 internal_state_8|       pointer|
|internal_state_12         |  out|   32|      ap_vld|                internal_state_12|       pointer|
|internal_state_12_ap_vld  |  out|    1|      ap_vld|                internal_state_12|       pointer|
|internal_state_16         |  out|   32|      ap_vld|                internal_state_16|       pointer|
|internal_state_16_ap_vld  |  out|    1|      ap_vld|                internal_state_16|       pointer|
|internal_state_20         |  out|   32|      ap_vld|                internal_state_20|       pointer|
|internal_state_20_ap_vld  |  out|    1|      ap_vld|                internal_state_20|       pointer|
|internal_state_24         |  out|   32|      ap_vld|                internal_state_24|       pointer|
|internal_state_24_ap_vld  |  out|    1|      ap_vld|                internal_state_24|       pointer|
|internal_state_28         |  out|   32|      ap_vld|                internal_state_28|       pointer|
|internal_state_28_ap_vld  |  out|    1|      ap_vld|                internal_state_28|       pointer|
|internal_state_32         |  out|   32|      ap_vld|                internal_state_32|       pointer|
|internal_state_32_ap_vld  |  out|    1|      ap_vld|                internal_state_32|       pointer|
|internal_state_5          |  out|   32|      ap_vld|                 internal_state_5|       pointer|
|internal_state_5_ap_vld   |  out|    1|      ap_vld|                 internal_state_5|       pointer|
|internal_state_6          |  out|   32|      ap_vld|                 internal_state_6|       pointer|
|internal_state_6_ap_vld   |  out|    1|      ap_vld|                 internal_state_6|       pointer|
|internal_state_7          |  out|   32|      ap_vld|                 internal_state_7|       pointer|
|internal_state_7_ap_vld   |  out|    1|      ap_vld|                 internal_state_7|       pointer|
|internal_state_9          |  out|   32|      ap_vld|                 internal_state_9|       pointer|
|internal_state_9_ap_vld   |  out|    1|      ap_vld|                 internal_state_9|       pointer|
|internal_state_10         |  out|   32|      ap_vld|                internal_state_10|       pointer|
|internal_state_10_ap_vld  |  out|    1|      ap_vld|                internal_state_10|       pointer|
|internal_state_11         |  out|   32|      ap_vld|                internal_state_11|       pointer|
|internal_state_11_ap_vld  |  out|    1|      ap_vld|                internal_state_11|       pointer|
|internal_state_13         |  out|   32|      ap_vld|                internal_state_13|       pointer|
|internal_state_13_ap_vld  |  out|    1|      ap_vld|                internal_state_13|       pointer|
|internal_state_14         |  out|   32|      ap_vld|                internal_state_14|       pointer|
|internal_state_14_ap_vld  |  out|    1|      ap_vld|                internal_state_14|       pointer|
|internal_state_15         |  out|   32|      ap_vld|                internal_state_15|       pointer|
|internal_state_15_ap_vld  |  out|    1|      ap_vld|                internal_state_15|       pointer|
|internal_state_17         |  out|   32|      ap_vld|                internal_state_17|       pointer|
|internal_state_17_ap_vld  |  out|    1|      ap_vld|                internal_state_17|       pointer|
|internal_state_18         |  out|   32|      ap_vld|                internal_state_18|       pointer|
|internal_state_18_ap_vld  |  out|    1|      ap_vld|                internal_state_18|       pointer|
|internal_state_19         |  out|   32|      ap_vld|                internal_state_19|       pointer|
|internal_state_19_ap_vld  |  out|    1|      ap_vld|                internal_state_19|       pointer|
|internal_state_21         |  out|   32|      ap_vld|                internal_state_21|       pointer|
|internal_state_21_ap_vld  |  out|    1|      ap_vld|                internal_state_21|       pointer|
|internal_state_22         |  out|   32|      ap_vld|                internal_state_22|       pointer|
|internal_state_22_ap_vld  |  out|    1|      ap_vld|                internal_state_22|       pointer|
|internal_state_23         |  out|   32|      ap_vld|                internal_state_23|       pointer|
|internal_state_23_ap_vld  |  out|    1|      ap_vld|                internal_state_23|       pointer|
|internal_state_25         |  out|   32|      ap_vld|                internal_state_25|       pointer|
|internal_state_25_ap_vld  |  out|    1|      ap_vld|                internal_state_25|       pointer|
|internal_state_26         |  out|   32|      ap_vld|                internal_state_26|       pointer|
|internal_state_26_ap_vld  |  out|    1|      ap_vld|                internal_state_26|       pointer|
|internal_state_27         |  out|   32|      ap_vld|                internal_state_27|       pointer|
|internal_state_27_ap_vld  |  out|    1|      ap_vld|                internal_state_27|       pointer|
|internal_state_29         |  out|   32|      ap_vld|                internal_state_29|       pointer|
|internal_state_29_ap_vld  |  out|    1|      ap_vld|                internal_state_29|       pointer|
|internal_state_30         |  out|   32|      ap_vld|                internal_state_30|       pointer|
|internal_state_30_ap_vld  |  out|    1|      ap_vld|                internal_state_30|       pointer|
|internal_state_31         |  out|   32|      ap_vld|                internal_state_31|       pointer|
|internal_state_31_ap_vld  |  out|    1|      ap_vld|                internal_state_31|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

