Project Information                                  d:\uni memory\project.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/01/2025 16:52:30

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

project   EPM7064SLC44-5   8        4        0      36      0           56 %

User Pins:                 8        4        0  



Project Information                                  d:\uni memory\project.rpt

** FILE HIERARCHY **



|bc:1|
|bc:1|srlatch1:17|
|bc:15|
|bc:15|srlatch1:17|
|bc:5|
|bc:5|srlatch1:17|
|bc:10|
|bc:10|srlatch1:17|
|bc:18|
|bc:18|srlatch1:17|
|bc:6|
|bc:6|srlatch1:17|
|bc:14|
|bc:14|srlatch1:17|
|bc:9|
|bc:9|srlatch1:17|
|bc:16|
|bc:16|srlatch1:17|
|bc:11|
|bc:11|srlatch1:17|
|bc:12|
|bc:12|srlatch1:17|
|bc:13|
|bc:13|srlatch1:17|
|bc:17|
|bc:17|srlatch1:17|
|bc:8|
|bc:8|srlatch1:17|
|bc:7|
|bc:7|srlatch1:17|
|bc:4|
|bc:4|srlatch1:17|
|decoder24:43|


Device-Specific Information:                         d:\uni memory\project.rpt
project

***** Logic for device 'project' compiled without errors.




Device: EPM7064SLC44-5

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff

                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
                       V  G  G  G  G  G  V  V  
              i  i  i  C  N  N  N  N  N  E  E  
              3  2  0  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | RESERVED 
       B |  8                                38 | #TDO 
      WR |  9                                37 | f3 
     GND | 10                                36 | f0 
       E | 11                                35 | VCC 
       A | 12         EPM7064SLC44-5         34 | RESERVED 
    #TMS | 13                                33 | RESERVED 
RESERVED | 14                                32 | #TCK 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  i  G  V  R  f  R  R  f  
              E  E  E  1  N  C  E  1  E  E  2  
              S  S  S     D  C  S     S  S     
              E  E  E           E     E  E     
              R  R  R           R     R  R     
              V  V  V           V     V  V     
              E  E  E           E     E  E     
              D  D  D           D     D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                         d:\uni memory\project.rpt
project

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   8/ 8(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     4/16( 25%)   2/ 8( 25%)   4/16( 25%)  10/36( 27%) 
C:    LC33 - LC48    16/16(100%)   3/ 8( 37%)  14/16( 87%)  21/36( 58%) 
D:    LC49 - LC64    16/16(100%)   3/ 8( 37%)  14/16( 87%)  21/36( 58%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            16/32     ( 50%)
Total logic cells used:                         36/64     ( 56%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   36/64     ( 56%)
Total shareable expanders not available (n/a):  32/64     ( 50%)
Average fan-in:                                  6.66
Total fan-in:                                   240

Total input pins required:                       8
Total fast input logic cells required:           0
Total output pins required:                      4
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     36
Total flipflops required:                        0
Total product terms required:                  176
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                        32/  64   ( 50%)



Device-Specific Information:                         d:\uni memory\project.rpt
project

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  12    (1)  (A)      INPUT               0      0   0    0    0    4   32  A
   8    (5)  (A)      INPUT               0      0   0    0    0    4   32  B
  11    (3)  (A)      INPUT               0      0   0    0    0    4   32  E
   4   (16)  (A)      INPUT               0      0   0    0    0    0    8  i0
  21   (17)  (B)      INPUT               0      0   0    0    0    0    8  i1
   5   (14)  (A)      INPUT               0      0   0    0    0    0    8  i2
   6   (11)  (A)      INPUT               0      0   0    0    0    0    8  i3
   9    (4)  (A)      INPUT               0      0   0    0    0    4   32  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                         d:\uni memory\project.rpt
project

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  36     52    D     OUTPUT      t        0      0   0    4    4    0    0  f0
  25     35    C     OUTPUT      t        0      0   0    4    4    0    0  f1
  28     40    C     OUTPUT      t        0      0   0    4    4    0    0  f2
  37     53    D     OUTPUT      t        0      0   0    4    4    0    0  f3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                         d:\uni memory\project.rpt
project

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     63    D      LCELL    s t        1      0   1    5    1    0    1  |bc:1|srlatch1:17|~1~1~2
   -     61    D      LCELL    s t        1      0   1    5    2    1    2  |bc:1|srlatch1:17|~1~1
   -     43    C      LCELL    s t        1      0   1    5    1    0    1  |bc:4|srlatch1:17|~1~1~2
 (29)    41    C      LCELL    s t        1      0   1    5    2    1    2  |bc:4|srlatch1:17|~1~1
   -     47    C      LCELL    s t        1      0   1    5    1    0    1  |bc:5|srlatch1:17|~1~1~2
 (31)    46    C      LCELL    s t        1      0   1    5    2    1    2  |bc:5|srlatch1:17|~1~1
 (40)    62    D      LCELL    s t        1      0   1    5    1    0    1  |bc:6|srlatch1:17|~1~1~2
   -     60    D      LCELL    s t        1      0   1    5    2    1    2  |bc:6|srlatch1:17|~1~1
   -     58    D      LCELL    s t        1      0   1    5    1    0    1  |bc:7|srlatch1:17|~1~1~2
 (38)    56    D      LCELL    s t        1      0   1    5    2    1    2  |bc:7|srlatch1:17|~1~1
   -     44    C      LCELL    s t        1      0   1    5    1    0    1  |bc:8|srlatch1:17|~1~1~2
   -     39    C      LCELL    s t        1      0   1    5    2    1    2  |bc:8|srlatch1:17|~1~1
   -     34    C      LCELL    s t        1      0   1    5    1    0    1  |bc:9|srlatch1:17|~1~1~2
   -     42    C      LCELL    s t        1      0   1    5    2    1    2  |bc:9|srlatch1:17|~1~1
   -     59    D      LCELL    s t        1      0   1    5    1    0    1  |bc:10|srlatch1:17|~1~1~2
 (33)    49    D      LCELL    s t        1      0   1    5    2    1    2  |bc:10|srlatch1:17|~1~1
   -     50    D      LCELL    s t        1      0   1    5    1    0    1  |bc:11|srlatch1:17|~1~1~2
 (34)    51    D      LCELL    s t        1      0   1    5    2    1    2  |bc:11|srlatch1:17|~1~1
 (24)    33    C      LCELL    s t        1      0   1    5    1    0    1  |bc:12|srlatch1:17|~1~1~2
 (26)    36    C      LCELL    s t        1      0   1    5    2    1    2  |bc:12|srlatch1:17|~1~1
 (27)    37    C      LCELL    s t        1      0   1    5    1    0    1  |bc:13|srlatch1:17|~1~1~2
   -     38    C      LCELL    s t        1      0   1    5    2    1    2  |bc:13|srlatch1:17|~1~1
 (39)    57    D      LCELL    s t        1      0   1    5    1    0    1  |bc:14|srlatch1:17|~1~1~2
   -     55    D      LCELL    s t        1      0   1    5    2    1    2  |bc:14|srlatch1:17|~1~1
 (19)    20    B      LCELL    s t        1      0   1    5    1    0    1  |bc:15|srlatch1:17|~1~1~2
   -     18    B      LCELL    s t        1      0   1    5    2    1    2  |bc:15|srlatch1:17|~1~1
 (17)    24    B      LCELL    s t        1      0   1    5    1    0    1  |bc:16|srlatch1:17|~1~1~2
 (21)    17    B      LCELL    s t        1      0   1    5    2    1    2  |bc:16|srlatch1:17|~1~1
 (32)    48    C      LCELL    s t        1      0   1    5    1    0    1  |bc:17|srlatch1:17|~1~1~2
   -     45    C      LCELL    s t        1      0   1    5    2    1    2  |bc:17|srlatch1:17|~1~1
   -     54    D      LCELL    s t        1      0   1    5    1    0    1  |bc:18|srlatch1:17|~1~1~2
 (41)    64    D      LCELL    s t        1      0   1    5    2    1    2  |bc:18|srlatch1:17|~1~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                         d:\uni memory\project.rpt
project

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                 Logic cells placed in LAB 'B'
        +------- LC20 |bc:15|srlatch1:17|~1~1~2
        | +----- LC18 |bc:15|srlatch1:17|~1~1
        | | +--- LC24 |bc:16|srlatch1:17|~1~1~2
        | | | +- LC17 |bc:16|srlatch1:17|~1~1
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | | A B C D |     Logic cells that feed LAB 'B':
LC20 -> - * - - | - * - - | <-- |bc:15|srlatch1:17|~1~1~2
LC18 -> * * - - | - * - * | <-- |bc:15|srlatch1:17|~1~1
LC24 -> - - - * | - * - - | <-- |bc:16|srlatch1:17|~1~1~2
LC17 -> - - * * | - * * - | <-- |bc:16|srlatch1:17|~1~1

Pin
12   -> * * * * | - * * * | <-- A
8    -> * * * * | - * * * | <-- B
11   -> * * * * | - * * * | <-- E
5    -> - - * * | - * * - | <-- i2
6    -> * * - - | - * - * | <-- i3
9    -> * * * * | - * * * | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                         d:\uni memory\project.rpt
project

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC43 |bc:4|srlatch1:17|~1~1~2
        | +----------------------------- LC41 |bc:4|srlatch1:17|~1~1
        | | +--------------------------- LC47 |bc:5|srlatch1:17|~1~1~2
        | | | +------------------------- LC46 |bc:5|srlatch1:17|~1~1
        | | | | +----------------------- LC44 |bc:8|srlatch1:17|~1~1~2
        | | | | | +--------------------- LC39 |bc:8|srlatch1:17|~1~1
        | | | | | | +------------------- LC34 |bc:9|srlatch1:17|~1~1~2
        | | | | | | | +----------------- LC42 |bc:9|srlatch1:17|~1~1
        | | | | | | | | +--------------- LC33 |bc:12|srlatch1:17|~1~1~2
        | | | | | | | | | +------------- LC36 |bc:12|srlatch1:17|~1~1
        | | | | | | | | | | +----------- LC37 |bc:13|srlatch1:17|~1~1~2
        | | | | | | | | | | | +--------- LC38 |bc:13|srlatch1:17|~1~1
        | | | | | | | | | | | | +------- LC48 |bc:17|srlatch1:17|~1~1~2
        | | | | | | | | | | | | | +----- LC45 |bc:17|srlatch1:17|~1~1
        | | | | | | | | | | | | | | +--- LC35 f1
        | | | | | | | | | | | | | | | +- LC40 f2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC43 -> - * - - - - - - - - - - - - - - | - - * - | <-- |bc:4|srlatch1:17|~1~1~2
LC41 -> * * - - - - - - - - - - - - - * | - - * - | <-- |bc:4|srlatch1:17|~1~1
LC47 -> - - - * - - - - - - - - - - - - | - - * - | <-- |bc:5|srlatch1:17|~1~1~2
LC46 -> - - * * - - - - - - - - - - * - | - - * - | <-- |bc:5|srlatch1:17|~1~1
LC44 -> - - - - - * - - - - - - - - - - | - - * - | <-- |bc:8|srlatch1:17|~1~1~2
LC39 -> - - - - * * - - - - - - - - - * | - - * - | <-- |bc:8|srlatch1:17|~1~1
LC34 -> - - - - - - - * - - - - - - - - | - - * - | <-- |bc:9|srlatch1:17|~1~1~2
LC42 -> - - - - - - * * - - - - - - * - | - - * - | <-- |bc:9|srlatch1:17|~1~1
LC33 -> - - - - - - - - - * - - - - - - | - - * - | <-- |bc:12|srlatch1:17|~1~1~2
LC36 -> - - - - - - - - * * - - - - - * | - - * - | <-- |bc:12|srlatch1:17|~1~1
LC37 -> - - - - - - - - - - - * - - - - | - - * - | <-- |bc:13|srlatch1:17|~1~1~2
LC38 -> - - - - - - - - - - * * - - * - | - - * - | <-- |bc:13|srlatch1:17|~1~1
LC48 -> - - - - - - - - - - - - - * - - | - - * - | <-- |bc:17|srlatch1:17|~1~1~2
LC45 -> - - - - - - - - - - - - * * * - | - - * - | <-- |bc:17|srlatch1:17|~1~1

Pin
12   -> * * * * * * * * * * * * * * * * | - * * * | <-- A
8    -> * * * * * * * * * * * * * * * * | - * * * | <-- B
11   -> * * * * * * * * * * * * * * * * | - * * * | <-- E
21   -> - - * * - - * * - - * * * * - - | - - * - | <-- i1
5    -> * * - - * * - - * * - - - - - - | - * * - | <-- i2
9    -> * * * * * * * * * * * * * * * * | - * * * | <-- WR
LC17 -> - - - - - - - - - - - - - - - * | - * * - | <-- |bc:16|srlatch1:17|~1~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                         d:\uni memory\project.rpt
project

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC63 |bc:1|srlatch1:17|~1~1~2
        | +----------------------------- LC61 |bc:1|srlatch1:17|~1~1
        | | +--------------------------- LC62 |bc:6|srlatch1:17|~1~1~2
        | | | +------------------------- LC60 |bc:6|srlatch1:17|~1~1
        | | | | +----------------------- LC58 |bc:7|srlatch1:17|~1~1~2
        | | | | | +--------------------- LC56 |bc:7|srlatch1:17|~1~1
        | | | | | | +------------------- LC59 |bc:10|srlatch1:17|~1~1~2
        | | | | | | | +----------------- LC49 |bc:10|srlatch1:17|~1~1
        | | | | | | | | +--------------- LC50 |bc:11|srlatch1:17|~1~1~2
        | | | | | | | | | +------------- LC51 |bc:11|srlatch1:17|~1~1
        | | | | | | | | | | +----------- LC57 |bc:14|srlatch1:17|~1~1~2
        | | | | | | | | | | | +--------- LC55 |bc:14|srlatch1:17|~1~1
        | | | | | | | | | | | | +------- LC54 |bc:18|srlatch1:17|~1~1~2
        | | | | | | | | | | | | | +----- LC64 |bc:18|srlatch1:17|~1~1
        | | | | | | | | | | | | | | +--- LC52 f0
        | | | | | | | | | | | | | | | +- LC53 f3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC63 -> - * - - - - - - - - - - - - - - | - - - * | <-- |bc:1|srlatch1:17|~1~1~2
LC61 -> * * - - - - - - - - - - - - - * | - - - * | <-- |bc:1|srlatch1:17|~1~1
LC62 -> - - - * - - - - - - - - - - - - | - - - * | <-- |bc:6|srlatch1:17|~1~1~2
LC60 -> - - * * - - - - - - - - - - * - | - - - * | <-- |bc:6|srlatch1:17|~1~1
LC58 -> - - - - - * - - - - - - - - - - | - - - * | <-- |bc:7|srlatch1:17|~1~1~2
LC56 -> - - - - * * - - - - - - - - - * | - - - * | <-- |bc:7|srlatch1:17|~1~1
LC59 -> - - - - - - - * - - - - - - - - | - - - * | <-- |bc:10|srlatch1:17|~1~1~2
LC49 -> - - - - - - * * - - - - - - * - | - - - * | <-- |bc:10|srlatch1:17|~1~1
LC50 -> - - - - - - - - - * - - - - - - | - - - * | <-- |bc:11|srlatch1:17|~1~1~2
LC51 -> - - - - - - - - * * - - - - - * | - - - * | <-- |bc:11|srlatch1:17|~1~1
LC57 -> - - - - - - - - - - - * - - - - | - - - * | <-- |bc:14|srlatch1:17|~1~1~2
LC55 -> - - - - - - - - - - * * - - * - | - - - * | <-- |bc:14|srlatch1:17|~1~1
LC54 -> - - - - - - - - - - - - - * - - | - - - * | <-- |bc:18|srlatch1:17|~1~1~2
LC64 -> - - - - - - - - - - - - * * * - | - - - * | <-- |bc:18|srlatch1:17|~1~1

Pin
12   -> * * * * * * * * * * * * * * * * | - * * * | <-- A
8    -> * * * * * * * * * * * * * * * * | - * * * | <-- B
11   -> * * * * * * * * * * * * * * * * | - * * * | <-- E
4    -> - - * * - - * * - - * * * * - - | - - - * | <-- i0
6    -> * * - - * * - - * * - - - - - - | - * - * | <-- i3
9    -> * * * * * * * * * * * * * * * * | - * * * | <-- WR
LC18 -> - - - - - - - - - - - - - - - * | - * - * | <-- |bc:15|srlatch1:17|~1~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                         d:\uni memory\project.rpt
project

** EQUATIONS **

A        : INPUT;
B        : INPUT;
E        : INPUT;
i0       : INPUT;
i1       : INPUT;
i2       : INPUT;
i3       : INPUT;
WR       : INPUT;

-- Node name is 'f0' 
-- Equation name is 'f0', location is LC052, type is output.
 f0      = LCELL( _EQ001 $  GND);
  _EQ001 =  A &  B &  E & !_LC064 &  WR
         #  A & !B &  E & !_LC055 &  WR
         # !A &  B &  E & !_LC049 &  WR
         # !A & !B &  E & !_LC060 &  WR;

-- Node name is 'f1' 
-- Equation name is 'f1', location is LC035, type is output.
 f1      = LCELL( _EQ002 $  GND);
  _EQ002 =  A &  B &  E & !_LC045 &  WR
         #  A & !B &  E & !_LC038 &  WR
         # !A &  B &  E & !_LC042 &  WR
         # !A & !B &  E & !_LC046 &  WR;

-- Node name is 'f2' 
-- Equation name is 'f2', location is LC040, type is output.
 f2      = LCELL( _EQ003 $  GND);
  _EQ003 =  A &  B &  E & !_LC017 &  WR
         # !A &  B &  E & !_LC039 &  WR
         #  A & !B &  E & !_LC036 &  WR
         # !A & !B &  E & !_LC041 &  WR;

-- Node name is 'f3' 
-- Equation name is 'f3', location is LC053, type is output.
 f3      = LCELL( _EQ004 $  GND);
  _EQ004 =  A &  B &  E & !_LC018 &  WR
         #  A & !B &  E & !_LC051 &  WR
         # !A &  B &  E & !_LC056 &  WR
         # !A & !B &  E & !_LC061 &  WR;

-- Node name is '|bc:1|srlatch1:17|~1~1~2' 
-- Equation name is '_LC063', type is buried 
-- synthesized logic cell 
_LC063   = LCELL( _EQ005 $  GND);
  _EQ005 = !A & !B &  E & !i3 &  _LC061
         # !A &  E & !i3 &  _LC061 & !WR
         # !B &  E & !i3 &  _LC061 & !WR
         # !A & !B & !i3 &  _LC061 & !WR
         # !E &  _LC061;

-- Node name is '|bc:1|srlatch1:17|~1~1' 
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ006 $  GND);
  _EQ006 = !A & !B &  E & !i3 & !WR
         #  _LC061 &  WR
         #  B &  _LC061
         #  A &  _LC061
         #  _LC063;

-- Node name is '|bc:4|srlatch1:17|~1~1~2' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ007 $  GND);
  _EQ007 = !A & !B &  E & !i2 &  _LC041
         # !A &  E & !i2 &  _LC041 & !WR
         # !B &  E & !i2 &  _LC041 & !WR
         # !A & !B & !i2 &  _LC041 & !WR
         # !E &  _LC041;

-- Node name is '|bc:4|srlatch1:17|~1~1' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ008 $  GND);
  _EQ008 = !A & !B &  E & !i2 & !WR
         #  _LC041 &  WR
         #  B &  _LC041
         #  A &  _LC041
         #  _LC043;

-- Node name is '|bc:5|srlatch1:17|~1~1~2' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ009 $  GND);
  _EQ009 = !A & !B &  E & !i1 &  _LC046
         # !A &  E & !i1 &  _LC046 & !WR
         # !B &  E & !i1 &  _LC046 & !WR
         # !A & !B & !i1 &  _LC046 & !WR
         # !E &  _LC046;

-- Node name is '|bc:5|srlatch1:17|~1~1' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ010 $  GND);
  _EQ010 = !A & !B &  E & !i1 & !WR
         #  _LC046 &  WR
         #  B &  _LC046
         #  A &  _LC046
         #  _LC047;

-- Node name is '|bc:6|srlatch1:17|~1~1~2' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ011 $  GND);
  _EQ011 = !A & !B &  E & !i0 &  _LC060
         # !A &  E & !i0 &  _LC060 & !WR
         # !B &  E & !i0 &  _LC060 & !WR
         # !A & !B & !i0 &  _LC060 & !WR
         # !E &  _LC060;

-- Node name is '|bc:6|srlatch1:17|~1~1' 
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ012 $  GND);
  _EQ012 = !A & !B &  E & !i0 & !WR
         #  _LC060 &  WR
         #  B &  _LC060
         #  A &  _LC060
         #  _LC062;

-- Node name is '|bc:7|srlatch1:17|~1~1~2' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ013 $  GND);
  _EQ013 = !A &  B &  E & !i3 &  _LC056
         #  B &  E & !i3 &  _LC056 & !WR
         # !A &  E & !i3 &  _LC056 & !WR
         # !A &  B & !i3 &  _LC056 & !WR
         # !E &  _LC056;

-- Node name is '|bc:7|srlatch1:17|~1~1' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ014 $  GND);
  _EQ014 = !A &  B &  E & !i3 & !WR
         #  _LC056 &  WR
         #  A &  _LC056
         # !B &  _LC056
         #  _LC058;

-- Node name is '|bc:8|srlatch1:17|~1~1~2' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ015 $  GND);
  _EQ015 = !A &  B &  E & !i2 &  _LC039
         #  B &  E & !i2 &  _LC039 & !WR
         # !A &  E & !i2 &  _LC039 & !WR
         # !A &  B & !i2 &  _LC039 & !WR
         # !E &  _LC039;

-- Node name is '|bc:8|srlatch1:17|~1~1' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ016 $  GND);
  _EQ016 = !A &  B &  E & !i2 & !WR
         #  _LC039 &  WR
         #  A &  _LC039
         # !B &  _LC039
         #  _LC044;

-- Node name is '|bc:9|srlatch1:17|~1~1~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ017 $  GND);
  _EQ017 = !A &  B &  E & !i1 &  _LC042
         #  B &  E & !i1 &  _LC042 & !WR
         # !A &  E & !i1 &  _LC042 & !WR
         # !A &  B & !i1 &  _LC042 & !WR
         # !E &  _LC042;

-- Node name is '|bc:9|srlatch1:17|~1~1' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ018 $  GND);
  _EQ018 = !A &  B &  E & !i1 & !WR
         #  _LC042 &  WR
         #  A &  _LC042
         # !B &  _LC042
         #  _LC034;

-- Node name is '|bc:10|srlatch1:17|~1~1~2' 
-- Equation name is '_LC059', type is buried 
-- synthesized logic cell 
_LC059   = LCELL( _EQ019 $  GND);
  _EQ019 = !A &  B &  E & !i0 &  _LC049
         #  B &  E & !i0 &  _LC049 & !WR
         # !A &  E & !i0 &  _LC049 & !WR
         # !A &  B & !i0 &  _LC049 & !WR
         # !E &  _LC049;

-- Node name is '|bc:10|srlatch1:17|~1~1' 
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ020 $  GND);
  _EQ020 = !A &  B &  E & !i0 & !WR
         #  _LC049 &  WR
         #  A &  _LC049
         # !B &  _LC049
         #  _LC059;

-- Node name is '|bc:11|srlatch1:17|~1~1~2' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ021 $  GND);
  _EQ021 =  A & !B &  E & !i3 &  _LC051
         #  A &  E & !i3 &  _LC051 & !WR
         #  A & !B & !i3 &  _LC051 & !WR
         # !B &  E & !i3 &  _LC051 & !WR
         # !A &  _LC051;

-- Node name is '|bc:11|srlatch1:17|~1~1' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ022 $  GND);
  _EQ022 =  A & !B &  E & !i3 & !WR
         #  _LC051 &  WR
         #  B &  _LC051
         # !E &  _LC051
         #  _LC050;

-- Node name is '|bc:12|srlatch1:17|~1~1~2' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ023 $  GND);
  _EQ023 =  A & !B &  E & !i2 &  _LC036
         #  A &  E & !i2 &  _LC036 & !WR
         #  A & !B & !i2 &  _LC036 & !WR
         # !B &  E & !i2 &  _LC036 & !WR
         # !A &  _LC036;

-- Node name is '|bc:12|srlatch1:17|~1~1' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ024 $  GND);
  _EQ024 =  A & !B &  E & !i2 & !WR
         #  _LC036 &  WR
         #  B &  _LC036
         # !E &  _LC036
         #  _LC033;

-- Node name is '|bc:13|srlatch1:17|~1~1~2' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ025 $  GND);
  _EQ025 =  A & !B &  E & !i1 &  _LC038
         #  A &  E & !i1 &  _LC038 & !WR
         #  A & !B & !i1 &  _LC038 & !WR
         # !B &  E & !i1 &  _LC038 & !WR
         # !A &  _LC038;

-- Node name is '|bc:13|srlatch1:17|~1~1' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ026 $  GND);
  _EQ026 =  A & !B &  E & !i1 & !WR
         #  _LC038 &  WR
         #  B &  _LC038
         # !E &  _LC038
         #  _LC037;

-- Node name is '|bc:14|srlatch1:17|~1~1~2' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ027 $  GND);
  _EQ027 =  A & !B &  E & !i0 &  _LC055
         #  A &  E & !i0 &  _LC055 & !WR
         #  A & !B & !i0 &  _LC055 & !WR
         # !B &  E & !i0 &  _LC055 & !WR
         # !A &  _LC055;

-- Node name is '|bc:14|srlatch1:17|~1~1' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ028 $  GND);
  _EQ028 =  A & !B &  E & !i0 & !WR
         #  _LC055 &  WR
         #  B &  _LC055
         # !E &  _LC055
         #  _LC057;

-- Node name is '|bc:15|srlatch1:17|~1~1~2' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ029 $  GND);
  _EQ029 =  A &  B &  E & !i3 &  _LC018
         #  A &  E & !i3 &  _LC018 & !WR
         #  A &  B & !i3 &  _LC018 & !WR
         #  B &  E & !i3 &  _LC018 & !WR
         # !A &  _LC018;

-- Node name is '|bc:15|srlatch1:17|~1~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ030 $  GND);
  _EQ030 =  A &  B &  E & !i3 & !WR
         #  _LC018 &  WR
         # !B &  _LC018
         # !E &  _LC018
         #  _LC020;

-- Node name is '|bc:16|srlatch1:17|~1~1~2' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ031 $  GND);
  _EQ031 =  A &  B &  E & !i2 &  _LC017
         #  A &  E & !i2 &  _LC017 & !WR
         #  A &  B & !i2 &  _LC017 & !WR
         #  B &  E & !i2 &  _LC017 & !WR
         # !A &  _LC017;

-- Node name is '|bc:16|srlatch1:17|~1~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ032 $  GND);
  _EQ032 =  A &  B &  E & !i2 & !WR
         #  _LC017 &  WR
         # !B &  _LC017
         # !E &  _LC017
         #  _LC024;

-- Node name is '|bc:17|srlatch1:17|~1~1~2' 
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ033 $  GND);
  _EQ033 =  A &  B &  E & !i1 &  _LC045
         #  A &  E & !i1 &  _LC045 & !WR
         #  A &  B & !i1 &  _LC045 & !WR
         #  B &  E & !i1 &  _LC045 & !WR
         # !A &  _LC045;

-- Node name is '|bc:17|srlatch1:17|~1~1' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ034 $  GND);
  _EQ034 =  A &  B &  E & !i1 & !WR
         #  _LC045 &  WR
         # !B &  _LC045
         # !E &  _LC045
         #  _LC048;

-- Node name is '|bc:18|srlatch1:17|~1~1~2' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ035 $  GND);
  _EQ035 =  A &  B &  E & !i0 &  _LC064
         #  A &  E & !i0 &  _LC064 & !WR
         #  A &  B & !i0 &  _LC064 & !WR
         #  B &  E & !i0 &  _LC064 & !WR
         # !A &  _LC064;

-- Node name is '|bc:18|srlatch1:17|~1~1' 
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ036 $  GND);
  _EQ036 =  A &  B &  E & !i0 & !WR
         #  _LC064 &  WR
         # !B &  _LC064
         # !E &  _LC064
         #  _LC054;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                                  d:\uni memory\project.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,300K
