
*** Running vivado
    with args -log MIMO_detector.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIMO_detector.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MIMO_detector.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Study/Digital Communication IC Design/Non/SphereDecoding/xilinx/MIMO_detector/MIMO_detector.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Study/Digital Communication IC Design/Non/SphereDecoding/xilinx/MIMO_detector/MIMO_detector.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MIMO_detector -part xc7a200tfbg676-1 -flatten_hierarchy full -directive AreaOptimized_high -global_retiming on -resource_sharing on -control_set_opt_threshold 1 -no_srlextract
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1456.219 ; gain = 440.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIMO_detector' [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:1]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:415]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:417]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:417]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:427]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:429]
WARNING: [Synth 8-324] index 4 out of range [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:429]
INFO: [Synth 8-6157] synthesizing module 'complex_multiply' [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:1]
INFO: [Synth 8-6155] done synthesizing module 'complex_multiply' (0#1) [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:1]
INFO: [Synth 8-6157] synthesizing module 'accum' [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:76]
INFO: [Synth 8-6155] done synthesizing module 'accum' (0#1) [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:76]
INFO: [Synth 8-6157] synthesizing module 'PED' [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:120]
INFO: [Synth 8-6155] done synthesizing module 'PED' (0#1) [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:120]
INFO: [Synth 8-6155] done synthesizing module 'MIMO_detector' (0#1) [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_valid_r_reg' and it is trimmed from '2' to '1' bits. [D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.930 ; gain = 552.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.930 ; gain = 552.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.930 ; gain = 552.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Study/Digital Communication IC Design/Non/SphereDecoding/xilinx/MIMO_detector/MIMO_detector.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Study/Digital Communication IC Design/Non/SphereDecoding/xilinx/MIMO_detector/MIMO_detector.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1669.590 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'MIMO_detector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   S_RST |                     000000010000 |                             0000
              S_INPUT_R0 |                     001000000000 |                             0001
              S_INPUT_R1 |                     000000001000 |                             0010
              S_INPUT_R2 |                     000000000001 |                             0011
              S_INPUT_R3 |                     000000000010 |                             0100
               S_INPUT_Y |                     000000000100 |                             0101
             S_DFS_VISIT |                     010000000000 |                             0111
    S_DFS_TRANVERSE_DONE |                     000001000000 |                             1011
                S_OUTPUT |                     000000100000 |                             1100
             S_DFS_ENTRY |                     000100000000 |                             0110
           S_DFS_COMPUTE |                     100000000000 |                             1000
           S_DFS_COMPARE |                     000010000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'MIMO_detector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   24 Bit       Adders := 8     
	   2 Input   17 Bit       Adders := 3     
	   4 Input   16 Bit       Adders := 6     
	   5 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 6     
	               32 Bit    Registers := 11    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input  128 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 32    
	   4 Input   17 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 16    
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP real_square, operation Mode is: A*B.
DSP Report: operator real_square is absorbed into DSP real_square.
DSP Report: Generating DSP abs_square, operation Mode is: C+A*B.
DSP Report: operator abs_square is absorbed into DSP abs_square.
DSP Report: operator imag_square is absorbed into DSP abs_square.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
 Sort Area is  abs_square_2 : 0 0 : 2014 2014 : Used 1 time 0
 Sort Area is  real_square_0 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PED         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PED         | C+A*B       | 16     | 16     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `MIMO_detector`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `MIMO_detector' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1669.590 ; gain = 654.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1674.289 ; gain = 658.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1674.289 ; gain = 658.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1674.289 ; gain = 658.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PED         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|PED         | C+A'*B'     | 30     | 18     | 48     | -      | 26     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   146|
|3     |DSP48E1 |     2|
|5     |LUT1    |     1|
|6     |LUT2    |   234|
|7     |LUT3    |   360|
|8     |LUT4    |   378|
|9     |LUT5    |   341|
|10    |LUT6    |   324|
|11    |FDCE    |    95|
|12    |FDPE    |     1|
|13    |FDRE    |  1165|
|14    |FDSE    |    17|
|15    |IBUF    |   132|
|16    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1674.289 ; gain = 658.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1674.289 ; gain = 557.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1674.289 ; gain = 658.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1686.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MIMO_detector' is not ideal for floorplanning, since the cellview 'MIMO_detector' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1692.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: c5053a2d
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1692.645 ; gain = 1122.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1692.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Study/Digital Communication IC Design/Non/SphereDecoding/xilinx/MIMO_detector/MIMO_detector.runs/synth_1_copy_3/MIMO_detector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIMO_detector_utilization_synth.rpt -pb MIMO_detector_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 18:33:17 2024...
