

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 2942 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 7905 clock pin(s) of sequential element(s)
0 instances converted, 7905 sequential instances remain driven by gated/generated clocks

======================================================================== Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                       Drive Element Type                   Fanout     Sample Instance                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                                1653       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[10]   
@K:CKID0006       FTDI_CLK                                              clock definition on port             1279       USB_3_Protocol_0.ft601_fifo_interface_0.CH_FA_DATA[24]   
@K:CKID0007       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf          9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]
@K:CKID0008       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160       clock definition on OSC_RC160MHZ     1          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0         
=================================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    6531       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3                              No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    1101       Clock_Reset_0.Synchronizer_0.Chain[0]                                                No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG2                   264        ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]                 No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

