INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2458] undeclared symbol i_bit, assumed default net type wire [C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/i2c.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/DSD_CEP/DSD_CEP.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
