
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 342.977 ; gain = 133.793
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (27#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
Finished RTL Elaboration : Time (s): cpu = 00:03:26 ; elapsed = 00:03:41 . Memory (MB): peak = 553.781 ; gain = 344.598
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 553.781 ; gain = 344.598
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 684.809 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:04:32 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:54 ; elapsed = 00:05:11 . Memory (MB): peak = 684.809 ; gain = 475.625
Finished Timing Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:05:12 . Memory (MB): peak = 691.977 ; gain = 482.793
Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:05:13 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished IO Insertion : Time (s): cpu = 00:04:58 ; elapsed = 00:05:15 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished Renaming Generated Instances : Time (s): cpu = 00:04:58 ; elapsed = 00:05:15 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:58 ; elapsed = 00:05:16 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished Renaming Generated Ports : Time (s): cpu = 00:04:58 ; elapsed = 00:05:16 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:05:16 . Memory (MB): peak = 699.762 ; gain = 490.578
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:16 . Memory (MB): peak = 699.762 ; gain = 490.578

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    36|
|3     |LUT3     |    12|
|4     |LUT4     |    36|
|5     |LUT5     |    12|
|6     |LUT6     |    12|
|7     |MUXCY    |    33|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   151|
|10    |FDPE     |    27|
|11    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:16 . Memory (MB): peak = 699.762 ; gain = 490.578
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.695 ; gain = 442.656
synth_design: Time (s): cpu = 00:05:04 ; elapsed = 00:05:16 . Memory (MB): peak = 1162.695 ; gain = 902.703
