

================================================================
== Vitis HLS Report for 'tensor_weight_y'
================================================================
* Date:           Fri Dec 13 11:12:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2684931|  2684931|  26.849 ms|  26.849 ms|  2684931|  2684931|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER  |  2684929|  2684929|         8|          6|          1|  447488|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_val_val_V = alloca i64 1" [optical_flow.cpp:263]   --->   Operation 14 'alloca' 'buf_val_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_val_val_V_1 = alloca i64 1" [optical_flow.cpp:263]   --->   Operation 15 'alloca' 'buf_val_val_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_val_V_1, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 24 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_val_V, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 25 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln265 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:265]   --->   Operation 26 'store' 'store_ln265' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln265 = store i9 0, i9 %r" [optical_flow.cpp:265]   --->   Operation 27 'store' 'store_ln265' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln265 = store i11 0, i11 %c" [optical_flow.cpp:265]   --->   Operation 28 'store' 'store_ln265' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.body.i.i" [optical_flow.cpp:265]   --->   Operation 29 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_1 = load i9 %r"   --->   Operation 30 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:265]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.59ns)   --->   "%cmp6_i = icmp_ult  i9 %r_1, i9 436"   --->   Operation 32 'icmp' 'cmp6_i' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_1, i32 1, i32 8"   --->   Operation 33 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.58ns)   --->   "%icmp = icmp_ne  i8 %tmp_14, i8 0"   --->   Operation 34 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns)   --->   "%sel_tmp = and i1 %icmp, i1 %cmp6_i"   --->   Operation 35 'and' 'sel_tmp' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%icmp_ln265 = icmp_eq  i19 %indvar_flatten_load, i19 447488" [optical_flow.cpp:265]   --->   Operation 36 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%add_ln265_1 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:265]   --->   Operation 37 'add' 'add_ln265_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc66.i, void %tensor_weight_y.exit" [optical_flow.cpp:265]   --->   Operation 38 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:267]   --->   Operation 39 'load' 'c_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%add_ln265 = add i9 %r_1, i9 1" [optical_flow.cpp:265]   --->   Operation 40 'add' 'add_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln267 = icmp_eq  i11 %c_load, i11 1024" [optical_flow.cpp:267]   --->   Operation 41 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln265 = select i1 %icmp_ln267, i11 0, i11 %c_load" [optical_flow.cpp:265]   --->   Operation 42 'select' 'select_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_42 = trunc i11 %select_ln265" [optical_flow.cpp:265]   --->   Operation 43 'trunc' 'empty_42' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.59ns)   --->   "%cmp6_i_mid1 = icmp_ult  i9 %add_ln265, i9 436" [optical_flow.cpp:265]   --->   Operation 44 'icmp' 'cmp6_i_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln265_1 = select i1 %icmp_ln267, i1 %cmp6_i_mid1, i1 %cmp6_i" [optical_flow.cpp:265]   --->   Operation 45 'select' 'select_ln265_1' <Predicate = (!icmp_ln265)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln265, i32 1, i32 8" [optical_flow.cpp:265]   --->   Operation 46 'partselect' 'tmp_15' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.58ns)   --->   "%icmp24 = icmp_ne  i8 %tmp_15, i8 0" [optical_flow.cpp:265]   --->   Operation 47 'icmp' 'icmp24' <Predicate = (!icmp_ln265)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.59ns)   --->   "%cmp56_i_mid1 = icmp_eq  i9 %add_ln265, i9 0" [optical_flow.cpp:265]   --->   Operation 48 'icmp' 'cmp56_i_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%cmp56_i3 = icmp_eq  i9 %r_1, i9 0"   --->   Operation 49 'icmp' 'cmp56_i3' <Predicate = (!icmp_ln265)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln265_2 = select i1 %icmp_ln267, i1 %cmp56_i_mid1, i1 %cmp56_i3" [optical_flow.cpp:265]   --->   Operation 50 'select' 'select_ln265_2' <Predicate = (!icmp_ln265)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln265_3)   --->   "%sel_tmp_mid1 = and i1 %icmp24, i1 %cmp6_i_mid1" [optical_flow.cpp:265]   --->   Operation 51 'and' 'sel_tmp_mid1' <Predicate = (!icmp_ln265)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln265_3 = select i1 %icmp_ln267, i1 %sel_tmp_mid1, i1 %sel_tmp" [optical_flow.cpp:265]   --->   Operation 52 'select' 'select_ln265_3' <Predicate = (!icmp_ln265)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.30ns)   --->   "%select_ln265_4 = select i1 %icmp_ln267, i9 %add_ln265, i9 %r_1" [optical_flow.cpp:265]   --->   Operation 53 'select' 'select_ln265_4' <Predicate = (!icmp_ln265)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %empty_42, i3 0" [./xf_video_mem.hpp:911]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln265, i1 0" [./xf_video_mem.hpp:911]   --->   Operation 55 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln911 = zext i12 %tmp_1" [./xf_video_mem.hpp:911]   --->   Operation 56 'zext' 'zext_ln911' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.75ns)   --->   "%sub_ln911 = sub i13 %tmp, i13 %zext_ln911" [./xf_video_mem.hpp:911]   --->   Operation 57 'sub' 'sub_ln911' <Predicate = (!icmp_ln265)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln911_1 = zext i13 %sub_ln911" [./xf_video_mem.hpp:911]   --->   Operation 58 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_1" [./xf_video_mem.hpp:911]   --->   Operation 59 'getelementptr' 'buf_val_val_V_addr' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_1" [./xf_video_mem.hpp:911]   --->   Operation 60 'getelementptr' 'buf_val_val_V_1_addr' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.24ns)   --->   "%tmp_val_V_30 = load i13 %buf_val_val_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 61 'load' 'tmp_val_V_30' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 62 [2/2] (1.24ns)   --->   "%tmp_val_V_36 = load i13 %buf_val_val_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 62 'load' 'tmp_val_V_36' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln275 = br i1 %select_ln265_1, void %for.body18.i_ifconv, void %if.then.i" [optical_flow.cpp:275]   --->   Operation 63 'br' 'br_ln275' <Predicate = (!icmp_ln265)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %select_ln265_2, void %if.then57.i, void %for.inc63.i" [optical_flow.cpp:302]   --->   Operation 64 'br' 'br_ln302' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.73ns)   --->   "%add_ln267 = add i11 %select_ln265, i11 1" [optical_flow.cpp:267]   --->   Operation 65 'add' 'add_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln267 = store i19 %add_ln265_1, i19 %indvar_flatten" [optical_flow.cpp:267]   --->   Operation 66 'store' 'store_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln267 = store i9 %select_ln265_4, i9 %r" [optical_flow.cpp:267]   --->   Operation 67 'store' 'store_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln267 = store i11 %add_ln267, i11 %c" [optical_flow.cpp:267]   --->   Operation 68 'store' 'store_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.body.i.i" [optical_flow.cpp:267]   --->   Operation 69 'br' 'br_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln911 = or i13 %sub_ln911, i13 1" [./xf_video_mem.hpp:911]   --->   Operation 70 'or' 'or_ln911' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln911_2 = zext i13 %or_ln911" [./xf_video_mem.hpp:911]   --->   Operation 71 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr_1 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_2" [./xf_video_mem.hpp:911]   --->   Operation 72 'getelementptr' 'buf_val_val_V_addr_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr_1 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_2" [./xf_video_mem.hpp:911]   --->   Operation 73 'getelementptr' 'buf_val_val_V_1_addr_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (1.24ns)   --->   "%tmp_val_V_30 = load i13 %buf_val_val_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 74 'load' 'tmp_val_V_30' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 75 [2/2] (1.24ns)   --->   "%tmp_val_V_31 = load i13 %buf_val_val_V_addr_1" [./xf_video_mem.hpp:911]   --->   Operation 75 'load' 'tmp_val_V_31' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 76 [1/2] (1.24ns)   --->   "%tmp_val_V_36 = load i13 %buf_val_val_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 76 'load' 'tmp_val_V_36' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 77 [2/2] (1.24ns)   --->   "%tmp_val_V_37 = load i13 %buf_val_val_V_1_addr_1" [./xf_video_mem.hpp:911]   --->   Operation 77 'load' 'tmp_val_V_37' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 78 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_36, i13 %buf_val_val_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 78 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 79 [1/1] (0.98ns)   --->   "%out_product_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %out_product" [optical_flow.cpp:277]   --->   Operation 79 'read' 'out_product_read' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_val_V = trunc i192 %out_product_read" [optical_flow.cpp:277]   --->   Operation 80 'trunc' 'tmp_val_V' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 32, i32 63" [optical_flow.cpp:277]   --->   Operation 81 'partselect' 'tmp_val_V_1' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 64, i32 95" [optical_flow.cpp:277]   --->   Operation 82 'partselect' 'tmp_val_V_2' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 96, i32 127" [optical_flow.cpp:277]   --->   Operation 83 'partselect' 'tmp_val_V_3' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 128, i32 159" [optical_flow.cpp:277]   --->   Operation 84 'partselect' 'tmp_val_V_4' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 160, i32 191" [optical_flow.cpp:277]   --->   Operation 85 'partselect' 'tmp_val_V_5' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln278 = br void %for.body18.i_ifconv" [optical_flow.cpp:278]   --->   Operation 86 'br' 'br_ln278' <Predicate = (!icmp_ln265 & select_ln265_1)> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_val_V_24 = phi i32 %tmp_val_V, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 87 'phi' 'tmp_val_V_24' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_24, i13 %buf_val_val_V_1_addr" [./xf_video_mem.hpp:950]   --->   Operation 88 'store' 'store_ln950' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 229 'ret' 'ret_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 89 [1/1] (0.75ns)   --->   "%add_ln911 = add i13 %sub_ln911, i13 2" [./xf_video_mem.hpp:911]   --->   Operation 89 'add' 'add_ln911' <Predicate = (!icmp_ln265)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln911_3 = zext i13 %add_ln911" [./xf_video_mem.hpp:911]   --->   Operation 90 'zext' 'zext_ln911_3' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr_2 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_3" [./xf_video_mem.hpp:911]   --->   Operation 91 'getelementptr' 'buf_val_val_V_addr_2' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr_2 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_3" [./xf_video_mem.hpp:911]   --->   Operation 92 'getelementptr' 'buf_val_val_V_1_addr_2' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (1.24ns)   --->   "%tmp_val_V_31 = load i13 %buf_val_val_V_addr_1" [./xf_video_mem.hpp:911]   --->   Operation 93 'load' 'tmp_val_V_31' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 94 [2/2] (1.24ns)   --->   "%tmp_val_V_32 = load i13 %buf_val_val_V_addr_2" [./xf_video_mem.hpp:911]   --->   Operation 94 'load' 'tmp_val_V_32' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 95 [1/2] (1.24ns)   --->   "%tmp_val_V_37 = load i13 %buf_val_val_V_1_addr_1" [./xf_video_mem.hpp:911]   --->   Operation 95 'load' 'tmp_val_V_37' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 96 [2/2] (1.24ns)   --->   "%tmp_val_V_38 = load i13 %buf_val_val_V_1_addr_2" [./xf_video_mem.hpp:911]   --->   Operation 96 'load' 'tmp_val_V_38' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 97 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_37, i13 %buf_val_val_V_addr_1" [./xf_video_mem.hpp:911]   --->   Operation 97 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_val_V_25 = phi i32 %tmp_val_V_1, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 98 'phi' 'tmp_val_V_25' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_25, i13 %buf_val_val_V_1_addr_1" [./xf_video_mem.hpp:950]   --->   Operation 99 'store' 'store_ln950' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i32 %tmp_val_V_31"   --->   Operation 100 'sext' 'sext_ln1270_1' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.17ns)   --->   "%r_V_3 = mul i51 %sext_ln1270_1, i51 170026"   --->   Operation 101 'mul' 'r_V_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_3, i32 19, i32 50"   --->   Operation 102 'partselect' 'tmp_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_3, i19 0"   --->   Operation 103 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i32 %tmp_val_V_37"   --->   Operation 104 'sext' 'sext_ln1270_7' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.17ns)   --->   "%r_V_15 = mul i51 %sext_ln1270_7, i51 184182"   --->   Operation 105 'mul' 'r_V_15' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns)   --->   "%ret_V_1 = add i51 %r_V_15, i51 %lhs_1"   --->   Operation 106 'add' 'ret_V_1' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_1, i32 19, i32 50"   --->   Operation 107 'partselect' 'tmp_9' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_9, i19 0"   --->   Operation 108 'bitconcatenate' 'lhs_7' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i32 %tmp_val_V_25"   --->   Operation 109 'sext' 'sext_ln1270_13' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.17ns)   --->   "%r_V_27 = mul i51 %sext_ln1270_13, i51 170026"   --->   Operation 110 'mul' 'r_V_27' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.97ns)   --->   "%ret_V_7 = add i51 %r_V_27, i51 %lhs_7"   --->   Operation 111 'add' 'ret_V_7' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%acc_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_7, i32 19, i32 50"   --->   Operation 112 'partselect' 'acc_val_V_1' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 113 [1/1] (0.75ns)   --->   "%add_ln911_1 = add i13 %sub_ln911, i13 3" [./xf_video_mem.hpp:911]   --->   Operation 113 'add' 'add_ln911_1' <Predicate = (!icmp_ln265)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln911_4 = zext i13 %add_ln911_1" [./xf_video_mem.hpp:911]   --->   Operation 114 'zext' 'zext_ln911_4' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr_3 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_4" [./xf_video_mem.hpp:911]   --->   Operation 115 'getelementptr' 'buf_val_val_V_addr_3' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr_3 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_4" [./xf_video_mem.hpp:911]   --->   Operation 116 'getelementptr' 'buf_val_val_V_1_addr_3' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_4 : Operation 117 [1/2] (1.24ns)   --->   "%tmp_val_V_32 = load i13 %buf_val_val_V_addr_2" [./xf_video_mem.hpp:911]   --->   Operation 117 'load' 'tmp_val_V_32' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 118 [2/2] (1.24ns)   --->   "%tmp_val_V_33 = load i13 %buf_val_val_V_addr_3" [./xf_video_mem.hpp:911]   --->   Operation 118 'load' 'tmp_val_V_33' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 119 [1/2] (1.24ns)   --->   "%tmp_val_V_38 = load i13 %buf_val_val_V_1_addr_2" [./xf_video_mem.hpp:911]   --->   Operation 119 'load' 'tmp_val_V_38' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 120 [2/2] (1.24ns)   --->   "%tmp_val_V_39 = load i13 %buf_val_val_V_1_addr_3" [./xf_video_mem.hpp:911]   --->   Operation 120 'load' 'tmp_val_V_39' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 121 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_38, i13 %buf_val_val_V_addr_2" [./xf_video_mem.hpp:911]   --->   Operation 121 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_val_V_26 = phi i32 %tmp_val_V_2, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 122 'phi' 'tmp_val_V_26' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_26, i13 %buf_val_val_V_1_addr_2" [./xf_video_mem.hpp:950]   --->   Operation 123 'store' 'store_ln950' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i32 %tmp_val_V_32"   --->   Operation 124 'sext' 'sext_ln1270_2' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.17ns)   --->   "%r_V_5 = mul i51 %sext_ln1270_2, i51 170026"   --->   Operation 125 'mul' 'r_V_5' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_5, i32 19, i32 50"   --->   Operation 126 'partselect' 'tmp_4' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_4, i19 0"   --->   Operation 127 'bitconcatenate' 'lhs_2' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i32 %tmp_val_V_38"   --->   Operation 128 'sext' 'sext_ln1270_8' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.17ns)   --->   "%r_V_17 = mul i51 %sext_ln1270_8, i51 184182"   --->   Operation 129 'mul' 'r_V_17' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.97ns)   --->   "%ret_V_2 = add i51 %r_V_17, i51 %lhs_2"   --->   Operation 130 'add' 'ret_V_2' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_2, i32 19, i32 50"   --->   Operation 131 'partselect' 'tmp_s' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0"   --->   Operation 132 'bitconcatenate' 'lhs_8' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i32 %tmp_val_V_26"   --->   Operation 133 'sext' 'sext_ln1270_14' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (3.17ns)   --->   "%r_V_29 = mul i51 %sext_ln1270_14, i51 170026"   --->   Operation 134 'mul' 'r_V_29' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.97ns)   --->   "%ret_V_8 = add i51 %r_V_29, i51 %lhs_8"   --->   Operation 135 'add' 'ret_V_8' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%acc_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_8, i32 19, i32 50"   --->   Operation 136 'partselect' 'acc_val_V_2' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 137 [1/1] (0.75ns)   --->   "%add_ln911_2 = add i13 %sub_ln911, i13 4" [./xf_video_mem.hpp:911]   --->   Operation 137 'add' 'add_ln911_2' <Predicate = (!icmp_ln265)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln911_5 = zext i13 %add_ln911_2" [./xf_video_mem.hpp:911]   --->   Operation 138 'zext' 'zext_ln911_5' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr_4 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_5" [./xf_video_mem.hpp:911]   --->   Operation 139 'getelementptr' 'buf_val_val_V_addr_4' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr_4 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_5" [./xf_video_mem.hpp:911]   --->   Operation 140 'getelementptr' 'buf_val_val_V_1_addr_4' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (1.24ns)   --->   "%tmp_val_V_33 = load i13 %buf_val_val_V_addr_3" [./xf_video_mem.hpp:911]   --->   Operation 141 'load' 'tmp_val_V_33' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 142 [2/2] (1.24ns)   --->   "%tmp_val_V_34 = load i13 %buf_val_val_V_addr_4" [./xf_video_mem.hpp:911]   --->   Operation 142 'load' 'tmp_val_V_34' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 143 [1/2] (1.24ns)   --->   "%tmp_val_V_39 = load i13 %buf_val_val_V_1_addr_3" [./xf_video_mem.hpp:911]   --->   Operation 143 'load' 'tmp_val_V_39' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 144 [2/2] (1.24ns)   --->   "%tmp_val_V_40 = load i13 %buf_val_val_V_1_addr_4" [./xf_video_mem.hpp:911]   --->   Operation 144 'load' 'tmp_val_V_40' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 145 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_39, i13 %buf_val_val_V_addr_3" [./xf_video_mem.hpp:911]   --->   Operation 145 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_val_V_27 = phi i32 %tmp_val_V_3, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 146 'phi' 'tmp_val_V_27' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_27, i13 %buf_val_val_V_1_addr_3" [./xf_video_mem.hpp:950]   --->   Operation 147 'store' 'store_ln950' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i32 %tmp_val_V_33"   --->   Operation 148 'sext' 'sext_ln1270_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (3.17ns)   --->   "%r_V_7 = mul i51 %sext_ln1270_3, i51 170026"   --->   Operation 149 'mul' 'r_V_7' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_7, i32 19, i32 50"   --->   Operation 150 'partselect' 'tmp_5' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_5, i19 0"   --->   Operation 151 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i32 %tmp_val_V_39"   --->   Operation 152 'sext' 'sext_ln1270_9' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.17ns)   --->   "%r_V_19 = mul i51 %sext_ln1270_9, i51 184182"   --->   Operation 153 'mul' 'r_V_19' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns)   --->   "%ret_V_3 = add i51 %r_V_19, i51 %lhs_3"   --->   Operation 154 'add' 'ret_V_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_3, i32 19, i32 50"   --->   Operation 155 'partselect' 'tmp_10' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_10, i19 0"   --->   Operation 156 'bitconcatenate' 'lhs_9' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i32 %tmp_val_V_27"   --->   Operation 157 'sext' 'sext_ln1270_15' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (3.17ns)   --->   "%r_V_31 = mul i51 %sext_ln1270_15, i51 170026"   --->   Operation 158 'mul' 'r_V_31' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.97ns)   --->   "%ret_V_9 = add i51 %r_V_31, i51 %lhs_9"   --->   Operation 159 'add' 'ret_V_9' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%acc_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_9, i32 19, i32 50"   --->   Operation 160 'partselect' 'acc_val_V_3' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.35>
ST_6 : Operation 161 [1/1] (0.75ns)   --->   "%add_ln911_3 = add i13 %sub_ln911, i13 5" [./xf_video_mem.hpp:911]   --->   Operation 161 'add' 'add_ln911_3' <Predicate = (!icmp_ln265)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln911_6 = zext i13 %add_ln911_3" [./xf_video_mem.hpp:911]   --->   Operation 162 'zext' 'zext_ln911_6' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%buf_val_val_V_addr_5 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_6" [./xf_video_mem.hpp:911]   --->   Operation 163 'getelementptr' 'buf_val_val_V_addr_5' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%buf_val_val_V_1_addr_5 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_6" [./xf_video_mem.hpp:911]   --->   Operation 164 'getelementptr' 'buf_val_val_V_1_addr_5' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 165 [1/2] (1.24ns)   --->   "%tmp_val_V_34 = load i13 %buf_val_val_V_addr_4" [./xf_video_mem.hpp:911]   --->   Operation 165 'load' 'tmp_val_V_34' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 166 [2/2] (1.24ns)   --->   "%tmp_val_V_35 = load i13 %buf_val_val_V_addr_5" [./xf_video_mem.hpp:911]   --->   Operation 166 'load' 'tmp_val_V_35' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 167 [1/2] (1.24ns)   --->   "%tmp_val_V_40 = load i13 %buf_val_val_V_1_addr_4" [./xf_video_mem.hpp:911]   --->   Operation 167 'load' 'tmp_val_V_40' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 168 [2/2] (1.24ns)   --->   "%tmp_val_V_41 = load i13 %buf_val_val_V_1_addr_5" [./xf_video_mem.hpp:911]   --->   Operation 168 'load' 'tmp_val_V_41' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 169 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_40, i13 %buf_val_val_V_addr_4" [./xf_video_mem.hpp:911]   --->   Operation 169 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_val_V_28 = phi i32 %tmp_val_V_4, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 170 'phi' 'tmp_val_V_28' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_28, i13 %buf_val_val_V_1_addr_4" [./xf_video_mem.hpp:950]   --->   Operation 171 'store' 'store_ln950' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i32 %tmp_val_V_34"   --->   Operation 172 'sext' 'sext_ln1270_4' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (3.17ns)   --->   "%r_V_9 = mul i51 %sext_ln1270_4, i51 170026"   --->   Operation 173 'mul' 'r_V_9' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_9, i32 19, i32 50"   --->   Operation 174 'partselect' 'tmp_6' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_6, i19 0"   --->   Operation 175 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i32 %tmp_val_V_40"   --->   Operation 176 'sext' 'sext_ln1270_10' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (3.17ns)   --->   "%r_V_21 = mul i51 %sext_ln1270_10, i51 184182"   --->   Operation 177 'mul' 'r_V_21' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.97ns)   --->   "%ret_V_4 = add i51 %r_V_21, i51 %lhs_4"   --->   Operation 178 'add' 'ret_V_4' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_4, i32 19, i32 50"   --->   Operation 179 'partselect' 'tmp_11' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_11, i19 0"   --->   Operation 180 'bitconcatenate' 'lhs_11' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i32 %tmp_val_V_28"   --->   Operation 181 'sext' 'sext_ln1270_16' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (3.17ns)   --->   "%r_V_33 = mul i51 %sext_ln1270_16, i51 170026"   --->   Operation 182 'mul' 'r_V_33' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.97ns)   --->   "%ret_V_10 = add i51 %r_V_33, i51 %lhs_11"   --->   Operation 183 'add' 'ret_V_10' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%acc_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_10, i32 19, i32 50"   --->   Operation 184 'partselect' 'acc_val_V_4' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.35>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER_str"   --->   Operation 185 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 447488, i64 447488, i64 447488"   --->   Operation 186 'speclooptripcount' 'empty' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:269]   --->   Operation 187 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln801 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./xf_video_mem.hpp:801]   --->   Operation 188 'specloopname' 'specloopname_ln801' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_7 : Operation 189 [1/2] (1.24ns)   --->   "%tmp_val_V_35 = load i13 %buf_val_val_V_addr_5" [./xf_video_mem.hpp:911]   --->   Operation 189 'load' 'tmp_val_V_35' <Predicate = (!icmp_ln265 & select_ln265_3)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_7 : Operation 190 [1/2] (1.24ns)   --->   "%tmp_val_V_41 = load i13 %buf_val_val_V_1_addr_5" [./xf_video_mem.hpp:911]   --->   Operation 190 'load' 'tmp_val_V_41' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_7 : Operation 191 [1/1] (1.24ns)   --->   "%store_ln911 = store i32 %tmp_val_V_41, i13 %buf_val_val_V_addr_5" [./xf_video_mem.hpp:911]   --->   Operation 191 'store' 'store_ln911' <Predicate = (!icmp_ln265)> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_val_V_29 = phi i32 %tmp_val_V_5, void %if.then.i, i32 0, void %for.inc66.i"   --->   Operation 192 'phi' 'tmp_val_V_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.24ns)   --->   "%store_ln950 = store i32 %tmp_val_V_29, i13 %buf_val_val_V_1_addr_5" [./xf_video_mem.hpp:950]   --->   Operation 193 'store' 'store_ln950' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i32 %tmp_val_V_35"   --->   Operation 194 'sext' 'sext_ln1270_5' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (3.17ns)   --->   "%r_V_11 = mul i51 %sext_ln1270_5, i51 170026"   --->   Operation 195 'mul' 'r_V_11' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_11, i32 19, i32 50"   --->   Operation 196 'partselect' 'tmp_7' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_7, i19 0"   --->   Operation 197 'bitconcatenate' 'lhs_5' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i32 %tmp_val_V_41"   --->   Operation 198 'sext' 'sext_ln1270_11' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (3.17ns)   --->   "%r_V_23 = mul i51 %sext_ln1270_11, i51 184182"   --->   Operation 199 'mul' 'r_V_23' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.97ns)   --->   "%ret_V_5 = add i51 %r_V_23, i51 %lhs_5"   --->   Operation 200 'add' 'ret_V_5' <Predicate = (select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_5, i32 19, i32 50"   --->   Operation 201 'partselect' 'tmp_12' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_12, i19 0"   --->   Operation 202 'bitconcatenate' 'lhs_10' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i32 %tmp_val_V_29"   --->   Operation 203 'sext' 'sext_ln1270_17' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (3.17ns)   --->   "%r_V_35 = mul i51 %sext_ln1270_17, i51 170026"   --->   Operation 204 'mul' 'r_V_35' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.97ns)   --->   "%ret_V_11 = add i51 %r_V_35, i51 %lhs_10"   --->   Operation 205 'add' 'ret_V_11' <Predicate = (select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%acc_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_11, i32 19, i32 50"   --->   Operation 206 'partselect' 'acc_val_V_5' <Predicate = (select_ln265_3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.32>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %tmp_val_V_30"   --->   Operation 207 'sext' 'sext_ln1270' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (3.17ns)   --->   "%r_V_1 = mul i51 %sext_ln1270, i51 170026"   --->   Operation 208 'mul' 'r_V_1' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_1, i32 19, i32 50"   --->   Operation 209 'partselect' 'tmp_2' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_2, i19 0"   --->   Operation 210 'bitconcatenate' 'lhs' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i32 %tmp_val_V_36"   --->   Operation 211 'sext' 'sext_ln1270_6' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (3.17ns)   --->   "%r_V_13 = mul i51 %sext_ln1270_6, i51 184182"   --->   Operation 212 'mul' 'r_V_13' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.97ns)   --->   "%ret_V = add i51 %r_V_13, i51 %lhs"   --->   Operation 213 'add' 'ret_V' <Predicate = (select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50"   --->   Operation 214 'partselect' 'tmp_8' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_8, i19 0"   --->   Operation 215 'bitconcatenate' 'lhs_6' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i32 %tmp_val_V_24"   --->   Operation 216 'sext' 'sext_ln1270_12' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (3.17ns)   --->   "%r_V_25 = mul i51 %sext_ln1270_12, i51 170026"   --->   Operation 217 'mul' 'r_V_25' <Predicate = (select_ln265_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.97ns)   --->   "%ret_V_6 = add i51 %r_V_25, i51 %lhs_6"   --->   Operation 218 'add' 'ret_V_6' <Predicate = (select_ln265_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%acc_val_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_6, i32 19, i32 50"   --->   Operation 219 'partselect' 'acc_val_V' <Predicate = (select_ln265_3)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.22ns)   --->   "%acc_val_V_11 = select i1 %select_ln265_3, i32 %acc_val_V_5, i32 0" [optical_flow.cpp:265]   --->   Operation 220 'select' 'acc_val_V_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.22ns)   --->   "%acc_val_V_10 = select i1 %select_ln265_3, i32 %acc_val_V_4, i32 0" [optical_flow.cpp:265]   --->   Operation 221 'select' 'acc_val_V_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.22ns)   --->   "%acc_val_V_9 = select i1 %select_ln265_3, i32 %acc_val_V_3, i32 0" [optical_flow.cpp:265]   --->   Operation 222 'select' 'acc_val_V_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.22ns)   --->   "%acc_val_V_8 = select i1 %select_ln265_3, i32 %acc_val_V_2, i32 0" [optical_flow.cpp:265]   --->   Operation 223 'select' 'acc_val_V_8' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.22ns)   --->   "%acc_val_V_7 = select i1 %select_ln265_3, i32 %acc_val_V_1, i32 0" [optical_flow.cpp:265]   --->   Operation 224 'select' 'acc_val_V_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.22ns)   --->   "%acc_val_V_6 = select i1 %select_ln265_3, i32 %acc_val_V, i32 0" [optical_flow.cpp:265]   --->   Operation 225 'select' 'acc_val_V_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln304_4_i = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %acc_val_V_11, i32 %acc_val_V_10, i32 %acc_val_V_9, i32 %acc_val_V_8, i32 %acc_val_V_7, i32 %acc_val_V_6" [optical_flow.cpp:304]   --->   Operation 226 'bitconcatenate' 'or_ln304_4_i' <Predicate = (!select_ln265_2)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.98ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tensor_y, i192 %or_ln304_4_i" [optical_flow.cpp:304]   --->   Operation 227 'write' 'write_ln304' <Predicate = (!select_ln265_2)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc63.i" [optical_flow.cpp:305]   --->   Operation 228 'br' 'br_ln305' <Predicate = (!select_ln265_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	'alloca' operation ('col') [3]  (0 ns)
	'load' operation ('c_load', optical_flow.cpp:267) on local variable 'col' [33]  (0 ns)
	'icmp' operation ('icmp_ln267', optical_flow.cpp:267) [37]  (0.617 ns)
	'select' operation ('select_ln265', optical_flow.cpp:265) [38]  (0.301 ns)
	'sub' operation ('sub_ln911', ./xf_video_mem.hpp:911) [53]  (0.755 ns)
	'getelementptr' operation ('buf_val_val_V_addr', ./xf_video_mem.hpp:911) [55]  (0 ns)
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [79]  (1.25 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	fifo read operation ('out_product_read', optical_flow.cpp:277) on port 'out_product' (optical_flow.cpp:277) [99]  (0.989 ns)
	multiplexor before 'phi' operation ('tmp.val.V') with incoming values : ('tmp.val.V', optical_flow.cpp:277) [113]  (0.387 ns)
	'phi' operation ('tmp.val.V') with incoming values : ('tmp.val.V', optical_flow.cpp:277) [113]  (0 ns)
	'store' operation ('store_ln950', ./xf_video_mem.hpp:950) of variable 'tmp.val.V' on array 'buf.val.val.V', optical_flow.cpp:263 [114]  (1.25 ns)

 <State 3>: 6.36ns
The critical path consists of the following:
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [80]  (1.25 ns)
	'mul' operation ('r.V') [125]  (3.17 ns)
	'add' operation ('ret.V') [151]  (0.971 ns)
	'add' operation ('ret.V') [180]  (0.971 ns)

 <State 4>: 6.36ns
The critical path consists of the following:
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [81]  (1.25 ns)
	'mul' operation ('r.V') [129]  (3.17 ns)
	'add' operation ('ret.V') [156]  (0.971 ns)
	'add' operation ('ret.V') [184]  (0.971 ns)

 <State 5>: 6.36ns
The critical path consists of the following:
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [82]  (1.25 ns)
	'mul' operation ('r.V') [133]  (3.17 ns)
	'add' operation ('ret.V') [161]  (0.971 ns)
	'add' operation ('ret.V') [188]  (0.971 ns)

 <State 6>: 6.36ns
The critical path consists of the following:
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [83]  (1.25 ns)
	'mul' operation ('r.V') [137]  (3.17 ns)
	'add' operation ('ret.V') [166]  (0.971 ns)
	'add' operation ('ret.V') [192]  (0.971 ns)

 <State 7>: 6.36ns
The critical path consists of the following:
	'load' operation ('tmp.val.V', ./xf_video_mem.hpp:911) on array 'buf.val.val.V', optical_flow.cpp:263 [84]  (1.25 ns)
	'mul' operation ('r.V') [141]  (3.17 ns)
	'add' operation ('ret.V') [171]  (0.971 ns)
	'add' operation ('ret.V') [196]  (0.971 ns)

 <State 8>: 6.33ns
The critical path consists of the following:
	'mul' operation ('r.V') [121]  (3.17 ns)
	'add' operation ('ret.V') [146]  (0.971 ns)
	'add' operation ('ret.V') [176]  (0.971 ns)
	'select' operation ('acc.val.V', optical_flow.cpp:265) [203]  (0.227 ns)
	fifo write operation ('write_ln304', optical_flow.cpp:304) on port 'tensor_y' (optical_flow.cpp:304) [207]  (0.989 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
