Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 21 16:40:37 2023
| Host         : DESKTOP-IQA7PSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file elevator_design_timing_summary_routed.rpt -pb elevator_design_timing_summary_routed.pb -rpx elevator_design_timing_summary_routed.rpx -warn_on_violation
| Design       : elevator_design
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: speed_selector (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2/c1/c1/process_1.var_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2/c1/c2/c2.aux_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: refr_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.150        0.000                      0                 1247        0.186        0.000                      0                 1247        4.500        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.150        0.000                      0                 1247        0.186        0.000                      0                 1247        4.500        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[1,2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.626ns (23.976%)  route 5.156ns (76.024%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.811    10.739    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.326    11.065 r  c2/c2/c0/memory_matrix[1,2]_i_3/O
                         net (fo=3, routed)           0.746    11.811    c2/c2/c0/c3/memory_matrix[1,2]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.124    11.935 r  c2/c2/c0/memory_matrix[1,2]_i_1/O
                         net (fo=1, routed)           0.000    11.935    c3/memory_matrix_reg[1,2]_0
    SLICE_X56Y20         FDRE                                         r  c3/memory_matrix_reg[1,2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.442    14.783    c3/clock_100_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c3/memory_matrix_reg[1,2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y20         FDRE (Setup_fdre_C_D)        0.077    15.085    c3/memory_matrix_reg[1,2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[2,2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.652ns (24.267%)  route 5.156ns (75.733%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.811    10.739    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.326    11.065 r  c2/c2/c0/memory_matrix[1,2]_i_3/O
                         net (fo=3, routed)           0.746    11.811    c2/c2/c0/c3/memory_matrix[1,2]
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.150    11.961 r  c2/c2/c0/memory_matrix[2,2]_i_1/O
                         net (fo=1, routed)           0.000    11.961    c3/memory_matrix_reg[2,2]_0
    SLICE_X56Y20         FDRE                                         r  c3/memory_matrix_reg[2,2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.442    14.783    c3/clock_100_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c3/memory_matrix_reg[2,2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y20         FDRE (Setup_fdre_C_D)        0.118    15.126    c3/memory_matrix_reg[2,2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[1,3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.626ns (24.248%)  route 5.080ns (75.752%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.599    10.527    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326    10.853 r  c2/c2/c0/memory_matrix[1,3]_i_3/O
                         net (fo=3, routed)           0.882    11.735    c2/c2/c0/c3/memory_matrix[1,3]
    SLICE_X58Y20         LUT3 (Prop_lut3_I1_O)        0.124    11.859 r  c2/c2/c0/memory_matrix[1,3]_i_1/O
                         net (fo=1, routed)           0.000    11.859    c3/memory_matrix_reg[1,3]_0
    SLICE_X58Y20         FDRE                                         r  c3/memory_matrix_reg[1,3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.507    14.848    c3/clock_100_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  c3/memory_matrix_reg[1,3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y20         FDRE (Setup_fdre_C_D)        0.029    15.102    c3/memory_matrix_reg[1,3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[2,0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 1.626ns (24.288%)  route 5.069ns (75.712%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.625    10.552    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.326    10.878 r  c2/c2/c0/memory_matrix[1,0]_i_3/O
                         net (fo=3, routed)           0.846    11.724    c2/c2/c0/memory_matrix[1,0]_i_3_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.848 r  c2/c2/c0/memory_matrix[2,0]_i_1/O
                         net (fo=1, routed)           0.000    11.848    c3/memory_matrix_reg[2,0]_0
    SLICE_X61Y21         FDRE                                         r  c3/memory_matrix_reg[2,0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506    14.847    c3/clock_100_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  c3/memory_matrix_reg[2,0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.029    15.101    c3/memory_matrix_reg[2,0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[2,3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.620ns (24.180%)  route 5.080ns (75.820%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.599    10.527    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326    10.853 r  c2/c2/c0/memory_matrix[1,3]_i_3/O
                         net (fo=3, routed)           0.882    11.735    c2/c2/c0/c3/memory_matrix[1,3]
    SLICE_X58Y20         LUT3 (Prop_lut3_I1_O)        0.118    11.853 r  c2/c2/c0/memory_matrix[2,3]_i_1/O
                         net (fo=1, routed)           0.000    11.853    c3/memory_matrix_reg[2,3]_0
    SLICE_X58Y20         FDRE                                         r  c3/memory_matrix_reg[2,3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.507    14.848    c3/clock_100_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  c3/memory_matrix_reg[2,3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y20         FDRE (Setup_fdre_C_D)        0.075    15.148    c3/memory_matrix_reg[2,3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[3,0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.620ns (24.220%)  route 5.069ns (75.780%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.625    10.552    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.326    10.878 r  c2/c2/c0/memory_matrix[1,0]_i_3/O
                         net (fo=3, routed)           0.846    11.724    c2/c2/c0/memory_matrix[1,0]_i_3_n_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.118    11.842 r  c2/c2/c0/memory_matrix[3,0]_i_1/O
                         net (fo=1, routed)           0.000    11.842    c3/memory_matrix_reg[3,0]_0
    SLICE_X61Y21         FDRE                                         r  c3/memory_matrix_reg[3,0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506    14.847    c3/clock_100_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  c3/memory_matrix_reg[3,0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.075    15.147    c3/memory_matrix_reg[3,0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 c3/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/aux_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 4.011ns (59.969%)  route 2.677ns (40.031%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.627     5.148    c3/clock_100_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  c3/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  c3/stop_reg/Q
                         net (fo=5, routed)           0.960     6.564    c5/stop
    SLICE_X63Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  c5/aux[0]_i_11/O
                         net (fo=1, routed)           0.000     6.688    c5/aux[0]_i_11_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.220 r  c5/aux_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/aux_reg[0]_i_9_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/aux_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/aux_reg[0]_i_7_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/aux_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/aux_reg[0]_i_15_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c5/aux_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.562    c5/aux_reg[0]_i_14_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c5/aux_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.676    c5/aux_reg[0]_i_13_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  c5/aux_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.790    c5/aux_reg[0]_i_12_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  c5/aux_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.904    c5/aux_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.143 f  c5/aux_reg[0]_i_8/O[2]
                         net (fo=32, routed)          1.253     9.396    c5/aux[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.302     9.698 f  c5/ok_i_2/O
                         net (fo=3, routed)           0.464    10.163    c5/aux_reg[30]_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.287 r  c5/aux[0]_i_6/O
                         net (fo=1, routed)           0.000    10.287    c5/aux[0]_i_6_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.819 r  c5/aux_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    c5/aux_reg[0]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  c5/aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    c5/aux_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  c5/aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    c5/aux_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.161 r  c5/aux_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    c5/aux_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.275 r  c5/aux_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    c5/aux_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  c5/aux_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.389    c5/aux_reg[20]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  c5/aux_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    c5/aux_reg[24]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.837 r  c5/aux_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.837    c5/aux_reg[28]_i_1_n_6
    SLICE_X62Y23         FDCE                                         r  c5/aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.504    14.845    c5/clock_100_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  c5/aux_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    c5/aux_reg[29]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[3,1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.626ns (24.784%)  route 4.935ns (75.216%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.777    10.704    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.326    11.030 r  c2/c2/c0/memory_matrix[1,1]_i_3/O
                         net (fo=3, routed)           0.560    11.590    c2/c2/c0/c3/memory_matrix[1,1]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    11.714 r  c2/c2/c0/memory_matrix[3,1]_i_1/O
                         net (fo=1, routed)           0.000    11.714    c3/memory_matrix_reg[3,1]_0
    SLICE_X57Y20         FDRE                                         r  c3/memory_matrix_reg[3,1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.442    14.783    c3/clock_100_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  c3/memory_matrix_reg[3,1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    15.039    c3/memory_matrix_reg[3,1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[1,7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.430ns (21.601%)  route 5.190ns (78.399%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 r  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.913     9.813    c1/row_debounce[1].debounce_keys/memory_matrix_reg[3,12]_0
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.937 f  c1/row_debounce[1].debounce_keys/memory_matrix[1,4]_i_4/O
                         net (fo=4, routed)           0.604    10.541    c2/c2/c0/memory_matrix_reg[1,4]_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.665 r  c2/c2/c0/memory_matrix[1,7]_i_3/O
                         net (fo=3, routed)           0.984    11.649    c2/c2/c0/c3/memory_matrix[1,7]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    11.773 r  c2/c2/c0/memory_matrix[1,7]_i_1/O
                         net (fo=1, routed)           0.000    11.773    c3/memory_matrix_reg[1,7]_0
    SLICE_X58Y22         FDRE                                         r  c3/memory_matrix_reg[1,7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.504    14.845    c3/clock_100_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c3/memory_matrix_reg[1,7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.031    15.101    c3/memory_matrix_reg[1,7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 c1/row_debounce[7].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/memory_matrix_reg[1,0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.626ns (24.676%)  route 4.964ns (75.324%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.632     5.153    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  c1/row_debounce[7].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  c1/row_debounce[7].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.265     6.875    c1/row_debounce[7].debounce_keys/result_reg_0[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.152     7.027 f  c1/row_debounce[7].debounce_keys/memory_matrix[1,12]_i_11/O
                         net (fo=3, routed)           0.604     7.630    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6_2
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.956 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13/O
                         net (fo=1, routed)           0.820     8.776    c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_13_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  c1/row_debounce[10].debounce_keys/memory_matrix[1,12]_i_6/O
                         net (fo=4, routed)           0.909     9.809    c1/row_debounce[10].debounce_keys/result_reg_1
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.118     9.927 r  c1/row_debounce[10].debounce_keys/memory_matrix[1,0]_i_5/O
                         net (fo=4, routed)           0.625    10.552    c2/c2/c0/memory_matrix_reg[1,0]_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.326    10.878 r  c2/c2/c0/memory_matrix[1,0]_i_3/O
                         net (fo=3, routed)           0.740    11.619    c2/c2/c0/memory_matrix[1,0]_i_3_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.124    11.743 r  c2/c2/c0/memory_matrix[1,0]_i_1/O
                         net (fo=1, routed)           0.000    11.743    c3/memory_matrix_reg[1,0]_0
    SLICE_X58Y18         FDRE                                         r  c3/memory_matrix_reg[1,0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508    14.849    c3/clock_100_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  c3/memory_matrix_reg[1,0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_D)        0.031    15.105    c3/memory_matrix_reg[1,0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  3.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.978%)  route 0.129ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.447    c1/clock_100_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  c1/keys_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  c1/keys_int_reg[14]/Q
                         net (fo=3, routed)           0.129     1.740    c1/p_1_in40_in
    SLICE_X57Y39         FDRE                                         r  c1/keys_stored_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     1.962    c1/clock_100_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  c1/keys_stored_reg[14]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.070     1.554    c1/keys_stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.567     1.450    c1/clock_100_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  c1/keys_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  c1/keys_int_reg[10]/Q
                         net (fo=3, routed)           0.119     1.733    c1/p_1_in28_in
    SLICE_X57Y39         FDRE                                         r  c1/keys_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     1.962    c1/clock_100_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  c1/keys_stored_reg[10]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.070     1.535    c1/keys_stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 c1/row_debounce[11].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[11].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.475    c1/row_debounce[11].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y39         FDCE                                         r  c1/row_debounce[11].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDCE (Prop_fdce_C_Q)         0.148     1.623 r  c1/row_debounce[11].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.073     1.696    c1/row_debounce[11].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.098     1.794 r  c1/row_debounce[11].debounce_keys/result_i_1__3/O
                         net (fo=1, routed)           0.000     1.794    c1/row_debounce[11].debounce_keys/result_i_1__3_n_0
    SLICE_X60Y39         FDCE                                         r  c1/row_debounce[11].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.862     1.989    c1/row_debounce[11].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y39         FDCE                                         r  c1/row_debounce[11].debounce_keys/result_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y39         FDCE (Hold_fdce_C_D)         0.120     1.595    c1/row_debounce[11].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 c1/row_debounce[13].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[13].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c1/row_debounce[13].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  c1/row_debounce[13].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  c1/row_debounce[13].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.073     1.694    c1/row_debounce[13].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.098     1.792 r  c1/row_debounce[13].debounce_keys/result_i_1__1/O
                         net (fo=1, routed)           0.000     1.792    c1/row_debounce[13].debounce_keys/result_i_1__1_n_0
    SLICE_X60Y34         FDCE                                         r  c1/row_debounce[13].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.858     1.985    c1/row_debounce[13].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  c1/row_debounce[13].debounce_keys/result_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.120     1.593    c1/row_debounce[13].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 c1/row_debounce[4].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[4].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.562     1.445    c1/row_debounce[4].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  c1/row_debounce[4].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  c1/row_debounce[4].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.075     1.668    c1/row_debounce[4].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.098     1.766 r  c1/row_debounce[4].debounce_keys/result_i_1__10/O
                         net (fo=1, routed)           0.000     1.766    c1/row_debounce[4].debounce_keys/result_i_1__10_n_0
    SLICE_X52Y36         FDCE                                         r  c1/row_debounce[4].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.832     1.959    c1/row_debounce[4].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  c1/row_debounce[4].debounce_keys/result_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y36         FDCE (Hold_fdce_C_D)         0.120     1.565    c1/row_debounce[4].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/row_debounce[14].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[14].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.591     1.474    c1/row_debounce[14].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X65Y34         FDCE                                         r  c1/row_debounce[14].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  c1/row_debounce[14].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.070     1.672    c1/row_debounce[14].debounce_keys/p_0_in
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.099     1.771 r  c1/row_debounce[14].debounce_keys/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    c1/row_debounce[14].debounce_keys/result_i_1__0_n_0
    SLICE_X65Y34         FDCE                                         r  c1/row_debounce[14].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.860     1.987    c1/row_debounce[14].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X65Y34         FDCE                                         r  c1/row_debounce[14].debounce_keys/result_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDCE (Hold_fdce_C_D)         0.091     1.565    c1/row_debounce[14].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.567     1.450    c1/clock_100_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  c1/keys_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  c1/keys_int_reg[12]/Q
                         net (fo=3, routed)           0.125     1.739    c1/p_1_in34_in
    SLICE_X56Y39         FDRE                                         r  c1/keys_stored_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     1.962    c1/clock_100_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  c1/keys_stored_reg[12]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.063     1.528    c1/keys_stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 c1/row_debounce[10].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/row_debounce[10].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c1/row_debounce[10].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  c1/row_debounce[10].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  c1/row_debounce[10].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.076     1.677    c1/row_debounce[10].debounce_keys/p_0_in
    SLICE_X58Y34         LUT4 (Prop_lut4_I2_O)        0.099     1.776 r  c1/row_debounce[10].debounce_keys/result_i_1__4/O
                         net (fo=1, routed)           0.000     1.776    c1/row_debounce[10].debounce_keys/result_i_1__4_n_0
    SLICE_X58Y34         FDCE                                         r  c1/row_debounce[10].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.858     1.985    c1/row_debounce[10].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  c1/row_debounce[10].debounce_keys/result_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y34         FDCE (Hold_fdce_C_D)         0.091     1.564    c1/row_debounce[10].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c1/FSM_onehot_columns_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_onehot_columns_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.326%)  route 0.157ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.565     1.448    c1/clock_100_IBUF_BUFG
    SLICE_X55Y40         FDPE                                         r  c1/FSM_onehot_columns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  c1/FSM_onehot_columns_reg[0]/Q
                         net (fo=11, routed)          0.157     1.746    c1/keys_stored_0
    SLICE_X55Y38         FDCE                                         r  c1/FSM_onehot_columns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     1.962    c1/clock_100_IBUF_BUFG
    SLICE_X55Y38         FDCE                                         r  c1/FSM_onehot_columns_reg[1]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X55Y38         FDCE (Hold_fdce_C_D)         0.070     1.533    c1/FSM_onehot_columns_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 c1/keys_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/keys_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.447    c1/clock_100_IBUF_BUFG
    SLICE_X55Y39         FDCE                                         r  c1/keys_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  c1/keys_int_reg[0]/Q
                         net (fo=2, routed)           0.173     1.761    c1/p_1_in
    SLICE_X56Y39         FDRE                                         r  c1/keys_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     1.962    c1/clock_100_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  c1/keys_stored_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.059     1.543    c1/keys_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   refr_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X55Y40   c1/FSM_onehot_columns_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y38   c1/FSM_onehot_columns_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y38   c1/FSM_onehot_columns_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   refr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            openDoors
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 4.209ns (44.085%)  route 5.338ns (55.915%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=86, routed)          0.695     1.151    c2/c2/c0/Q[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.275 f  c2/c2/c0/openDoors_OBUF_inst_i_3/O
                         net (fo=16, routed)          0.804     2.079    c2/c2/c0/c1.aux_reg[1]_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  c2/c2/c0/openDoors_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.839     6.042    openDoors_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.547 r  openDoors_OBUF_inst/O
                         net (fo=0)                   0.000     9.547    openDoors
    U16                                                               r  openDoors (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.111ns (49.220%)  route 4.242ns (50.780%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         2.337     2.793    c2/c2/c0/Q[2]
    SLICE_X65Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.917 r  c2/c2/c0/SSDout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.822    SSDout_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.353 r  SSDout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.353    SSDout[6]
    U7                                                                r  SSDout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 4.100ns (51.483%)  route 3.864ns (48.517%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         2.191     2.647    c2/c2/c0/Q[2]
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.771 r  c2/c2/c0/SSDout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.444    SSDout_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.964 r  SSDout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.964    SSDout[4]
    U5                                                                r  SSDout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.091ns (52.369%)  route 3.721ns (47.631%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=86, routed)          1.916     2.372    c2/c2/c0/Q[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.496 r  c2/c2/c0/SSDout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.301    SSDout_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.811 r  SSDout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.811    SSDout[0]
    W7                                                                r  SSDout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.084ns (52.376%)  route 3.714ns (47.624%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         2.188     2.644    c2/c2/c0/Q[2]
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.768 r  c2/c2/c0/SSDout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.294    SSDout_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.798 r  SSDout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.798    SSDout[5]
    V5                                                                r  SSDout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_down
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 3.977ns (52.347%)  route 3.621ns (47.653%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c4/aux_reg/Q
                         net (fo=10, routed)          3.621     4.077    led_down_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.598 r  led_down_OBUF_inst/O
                         net (fo=0)                   0.000     7.598    led_down
    L1                                                                r  led_down (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_up
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 4.095ns (55.421%)  route 3.294ns (44.579%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  c4/aux_reg/Q
                         net (fo=10, routed)          1.630     2.086    c4/led_down_OBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  c4/led_up_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     3.874    led_up_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.390 r  led_up_OBUF_inst/O
                         net (fo=0)                   0.000     7.390    led_up
    P1                                                                r  led_up (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.109ns (55.979%)  route 3.231ns (44.021%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=107, routed)         1.427     1.883    c2/c2/c0/Q[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.007 r  c2/c2/c0/SSDout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.811    SSDout_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.341 r  SSDout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.341    SSDout[1]
    W6                                                                r  SSDout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.115ns (56.372%)  route 3.185ns (43.628%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=86, routed)          1.512     1.968    c2/c2/c0/Q[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.092 r  c2/c2/c0/SSDout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.765    SSDout_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.300 r  SSDout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.300    SSDout[2]
    U8                                                                r  SSDout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 4.116ns (58.266%)  route 2.948ns (41.734%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=86, routed)          1.422     1.878    c2/c2/c0/Q[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.002 r  c2/c2/c0/SSDout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.528    SSDout_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.063 r  SSDout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.063    SSDout[3]
    V8                                                                r  SSDout[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.184ns (46.797%)  route 0.209ns (53.203%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.209     0.350    c2/c2/c0/Q[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.043     0.393 r  c2/c2/c0/c1.aux[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    c2/c2/c0/c1.aux[1]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.184ns (38.922%)  route 0.289ns (61.078%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.289     0.430    c2/c2/c0/Q[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.043     0.473 r  c2/c2/c0/c1.aux[2]_i_1/O
                         net (fo=1, routed)           0.000     0.473    c2/c2/c0/c1.aux[2]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.613%)  route 0.367ns (66.387%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[1]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[1]/Q
                         net (fo=86, routed)          0.255     0.396    c2/c2/c0/Q[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.441 r  c2/c2/c0/c1.aux[3]_i_2/O
                         net (fo=1, routed)           0.112     0.553    c2/c2/c0/c1.aux[3]_i_2_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/c2/c0/c1.aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.185ns (27.997%)  route 0.476ns (72.003%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.354     0.495    c2/c2/c0/Q[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.044     0.539 r  c2/c2/c0/c1.aux[0]_i_1/O
                         net (fo=1, routed)           0.122     0.661    c2/c2/c0/c1.aux[0]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c4/aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.184ns (27.016%)  route 0.497ns (72.984%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c4/aux_reg/Q
                         net (fo=10, routed)          0.296     0.437    c3/led_down_OBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.480 r  c3/aux_i_1/O
                         net (fo=1, routed)           0.201     0.681    c4/aux_reg_2
    SLICE_X65Y25         FDCE                                         r  c4/aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.422ns (66.258%)  route 0.724ns (33.742%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.444     0.585    c2/c2/c0/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  c2/c2/c0/SSDout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.910    SSDout_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.147 r  SSDout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.147    SSDout[3]
    V8                                                                r  SSDout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.398ns (64.358%)  route 0.774ns (35.642%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.379     0.520    c2/c2/c0/Q[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.565 r  c2/c2/c0/SSDout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.960    SSDout_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.172 r  SSDout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.172    SSDout[0]
    W7                                                                r  SSDout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.422ns (65.287%)  route 0.756ns (34.713%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.428     0.569    c2/c2/c0/Q[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.614 r  c2/c2/c0/SSDout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.942    SSDout_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.178 r  SSDout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.178    SSDout[2]
    U8                                                                r  SSDout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.416ns (64.940%)  route 0.764ns (35.060%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.378     0.519    c2/c2/c0/Q[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.564 r  c2/c2/c0/SSDout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.950    SSDout_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.181 r  SSDout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.181    SSDout[1]
    W6                                                                r  SSDout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSDout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.392ns (60.937%)  route 0.892ns (39.063%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=107, routed)         0.612     0.753    c2/c2/c0/Q[3]
    SLICE_X65Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.798 r  c2/c2/c0/SSDout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.078    SSDout_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.284 r  SSDout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.284    SSDout[5]
    V5                                                                r  SSDout[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/memory_matrix_reg[2,5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            openDoors
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.736ns  (logic 4.595ns (39.150%)  route 7.141ns (60.850%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.620     5.141    c3/clock_100_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  c3/memory_matrix_reg[2,5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.419     5.560 f  c3/memory_matrix_reg[2,5]/Q
                         net (fo=6, routed)           1.036     6.596    c3/memory_matrix_reg[2,5]__0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.299     6.895 f  c3/openDoors_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.797     7.692    c3/openDoors_OBUF_inst_i_11_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.816 r  c3/openDoors_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.444     8.260    c3/openDoors_OBUF_inst_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.384 f  c3/openDoors_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.025     9.409    c2/c2/c0/change_dir_reg_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.533 r  c2/c2/c0/openDoors_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.839    13.373    openDoors_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.877 r  openDoors_OBUF_inst/O
                         net (fo=0)                   0.000    16.877    openDoors
    U16                                                               r  openDoors (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.085ns (45.754%)  route 4.843ns (54.246%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.568     5.089    c1/clock_100_IBUF_BUFG
    SLICE_X55Y38         FDCE                                         r  c1/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  c1/FSM_onehot_columns_reg[1]/Q
                         net (fo=13, routed)          1.075     6.620    c1/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.744 r  c1/pmod_columns_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.769    10.512    pmod_columns_OBUF[4]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.017 r  pmod_columns_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.017    pmod_columns[4]
    J1                                                                r  pmod_columns[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.781ns  (logic 4.088ns (46.557%)  route 4.693ns (53.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.569     5.090    c1/clock_100_IBUF_BUFG
    SLICE_X55Y40         FDCE                                         r  c1/FSM_onehot_columns_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  c1/FSM_onehot_columns_reg[3]/Q
                         net (fo=11, routed)          0.913     6.459    c1/FSM_onehot_columns_reg_n_0_[3]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.583 r  c1/pmod_columns_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.780    10.363    pmod_columns_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    13.871 r  pmod_columns_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.871    pmod_columns[2]
    J2                                                                r  pmod_columns[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.096ns (46.892%)  route 4.639ns (53.108%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.568     5.089    c1/clock_100_IBUF_BUFG
    SLICE_X55Y38         FDCE                                         r  c1/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  c1/FSM_onehot_columns_reg[1]/Q
                         net (fo=13, routed)          1.070     6.615    c1/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  c1/pmod_columns_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.569    10.308    pmod_columns_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.824 r  pmod_columns_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.824    pmod_columns[3]
    L2                                                                r  pmod_columns[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_onehot_columns_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_columns[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.070ns (47.199%)  route 4.553ns (52.801%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.569     5.090    c1/clock_100_IBUF_BUFG
    SLICE_X55Y40         FDCE                                         r  c1/FSM_onehot_columns_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  c1/FSM_onehot_columns_reg[4]/Q
                         net (fo=10, routed)          1.137     6.684    c1/FSM_onehot_columns_reg_n_0_[4]
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  c1/pmod_columns_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.416    10.223    pmod_columns_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.713 r  pmod_columns_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.713    pmod_columns[1]
    G2                                                                r  pmod_columns[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 4.388ns (58.562%)  route 3.105ns (41.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.630     5.151    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          1.163     6.833    c2/c2/c1/anodes_activate[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.152     6.985 r  c2/c2/c1/anode_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.942     8.926    anode_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.645 r  anode_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.645    anode_display[3]
    W4                                                                r  anode_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.371ns (58.756%)  route 3.068ns (41.244%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.630     5.151    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          1.164     6.834    c2/c2/c1/anodes_activate[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.986 r  c2/c2/c1/anode_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.904     8.890    anode_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.591 r  anode_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.591    anode_display[1]
    U4                                                                r  anode_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.145ns (55.994%)  route 3.257ns (44.006%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.630     5.151    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          1.164     6.834    c2/c2/c1/anodes_activate[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.958 r  c2/c2/c1/anode_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.093     9.051    anode_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.554 r  anode_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.554    anode_display[0]
    U2                                                                r  anode_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.165ns (58.843%)  route 2.913ns (41.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.630     5.151    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          1.163     6.833    c2/c2/c1/anodes_activate[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.957 r  c2/c2/c1/anode_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     8.706    anode_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.229 r  anode_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.229    anode_display[2]
    V4                                                                r  anode_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.171ns (59.070%)  route 2.890ns (40.930%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.630     5.151    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  c2/c2/c1/refresh_clock_reg[17]/Q
                         net (fo=12, routed)          1.086     6.755    c2/c2/c0/anodes_activate[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.879 r  c2/c2/c0/SSDout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.683    SSDout_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.213 r  SSDout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.213    SSDout[1]
    W6                                                                r  SSDout[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.213ns (54.178%)  route 0.180ns (45.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.180     1.809    c2/c2/c0/go_up
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.049     1.858 r  c2/c2/c0/c1.aux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    c2/c2/c0/c1.aux[1]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.208ns (40.304%)  route 0.308ns (59.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.308     1.937    c2/c2/c0/go_up
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.044     1.981 r  c2/c2/c0/c1.aux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.981    c2/c2/c0/c1.aux[2]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.931%)  route 0.328ns (61.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.212     1.841    c3/go_down
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.116     2.002    c2/c2/c0/E[0]
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.931%)  route 0.328ns (61.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.212     1.841    c3/go_down
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.116     2.002    c2/c2/c0/E[0]
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.931%)  route 0.328ns (61.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.212     1.841    c3/go_down
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.116     2.002    c2/c2/c0/E[0]
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.931%)  route 0.328ns (61.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_down_reg/Q
                         net (fo=2, routed)           0.212     1.841    c3/go_down
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  c3/c1.aux[3]_i_1/O
                         net (fo=4, routed)           0.116     2.002    c2/c2/c0/E[0]
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/yes_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/c2/c0/c1.aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.209ns (36.514%)  route 0.363ns (63.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c3/yes_up_reg/Q
                         net (fo=5, routed)           0.251     1.880    c2/c2/c0/go_up
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.925 r  c2/c2/c0/c1.aux[3]_i_2/O
                         net (fo=1, routed)           0.112     2.038    c2/c2/c0/c1.aux[3]_i_2_n_0
    SLICE_X62Y24         FDCE                                         r  c2/c2/c0/c1.aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/change_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4/aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.186ns (29.157%)  route 0.452ns (70.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.582     1.465    c3/clock_100_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  c3/change_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c3/change_dir_reg/Q
                         net (fo=2, routed)           0.251     1.857    c3/update_dir
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.902 r  c3/aux_i_1/O
                         net (fo=1, routed)           0.201     2.103    c4/aux_reg_2
    SLICE_X65Y25         FDCE                                         r  c4/aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.415ns (73.561%)  route 0.508ns (26.439%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          0.228     1.865    c2/c2/c0/anodes_activate[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  c2/c2/c0/SSDout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.191    SSDout_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.396 r  SSDout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.396    SSDout[5]
    V5                                                                r  SSDout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/c2/c1/refresh_clock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.430ns (72.030%)  route 0.555ns (27.970%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.590     1.473    c2/c2/c1/clock_100_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  c2/c2/c1/refresh_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  c2/c2/c1/refresh_clock_reg[18]/Q
                         net (fo=12, routed)          0.228     1.865    c2/c2/c0/anodes_activate[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  c2/c2/c0/SSDout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.237    SSDout_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.458 r  SSDout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.458    SSDout[4]
    U5                                                                r  SSDout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.598ns  (logic 1.600ns (15.101%)  route 8.998ns (84.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          1.138    10.598    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.511     4.852    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[0]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.598ns  (logic 1.600ns (15.101%)  route 8.998ns (84.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          1.138    10.598    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.511     4.852    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[1]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.598ns  (logic 1.600ns (15.101%)  route 8.998ns (84.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          1.138    10.598    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.511     4.852    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[2]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.598ns  (logic 1.600ns (15.101%)  route 8.998ns (84.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          1.138    10.598    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.511     4.852    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[3]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.458ns  (logic 1.600ns (15.303%)  route 8.858ns (84.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.998    10.458    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.512     4.853    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[4]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.458ns  (logic 1.600ns (15.303%)  route 8.858ns (84.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.998    10.458    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.512     4.853    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[5]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.458ns  (logic 1.600ns (15.303%)  route 8.858ns (84.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.998    10.458    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.512     4.853    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[6]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.458ns  (logic 1.600ns (15.303%)  route 8.858ns (84.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.998    10.458    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.512     4.853    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[7]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.305ns  (logic 1.600ns (15.531%)  route 8.705ns (84.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.845    10.305    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y36         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.513     4.854    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[12]/C

Slack:                    inf
  Source:                 reset_100
                            (input port)
  Destination:            c1/row_debounce[7].debounce_keys/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.305ns  (logic 1.600ns (15.531%)  route 8.705ns (84.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  reset_100 (IN)
                         net (fo=0)                   0.000     0.000    reset_100
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  reset_100_IBUF_inst/O
                         net (fo=228, routed)         7.860     9.308    c1/row_debounce[7].debounce_keys/reset_100_IBUF
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.152     9.460 r  c1/row_debounce[7].debounce_keys/count[0]_i_2__6/O
                         net (fo=19, routed)          0.845    10.305    c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0
    SLICE_X59Y36         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.513     4.854    c1/row_debounce[7].debounce_keys/clock_100_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  c1/row_debounce[7].debounce_keys/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/change_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.231ns (51.736%)  route 0.216ns (48.264%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.133     0.274    c2/c2/c0/Q[0]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.319 f  c2/c2/c0/change_dir_i_2/O
                         net (fo=1, routed)           0.082     0.402    c2/c2/c0/c3/change_dir2_out
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.447 r  c2/c2/c0/change_dir_i_1/O
                         net (fo=1, routed)           0.000     0.447    c3/change_dir_reg_1
    SLICE_X63Y24         FDRE                                         r  c3/change_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  c3/change_dir_reg/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.094%)  route 0.267ns (58.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.267     0.408    c2/c2/c0/Q[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.453 r  c2/c2/c0/interm_memory_matrix2_0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.453    c3/interm_memory_matrix2_0_reg[12]_0
    SLICE_X65Y24         FDRE                                         r  c3/interm_memory_matrix2_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  c3/interm_memory_matrix2_0_reg[12]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.352%)  route 0.287ns (60.648%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.287     0.428    c2/c2/c0/Q[2]
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.473 r  c2/c2/c0/interm_memory_matrix1_0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.473    c3/interm_memory_matrix1_0_reg[12]_1
    SLICE_X63Y25         FDRE                                         r  c3/interm_memory_matrix1_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  c3/interm_memory_matrix1_0_reg[12]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix2_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.182%)  route 0.301ns (61.818%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=107, routed)         0.301     0.442    c2/c2/c0/Q[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.487 r  c2/c2/c0/interm_memory_matrix2_0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.487    c3/interm_memory_matrix2_0_reg[8]_0
    SLICE_X65Y23         FDRE                                         r  c3/interm_memory_matrix2_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.851     1.978    c3/clock_100_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  c3/interm_memory_matrix2_0_reg[8]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/memory_matrix_reg[3,10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.694%)  route 0.420ns (69.306%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[3]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[3]/Q
                         net (fo=107, routed)         0.420     0.561    c2/c2/c0/Q[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.606 r  c2/c2/c0/memory_matrix[3,10]_i_1/O
                         net (fo=1, routed)           0.000     0.606    c3/memory_matrix_reg[3,10]_0
    SLICE_X61Y26         FDRE                                         r  c3/memory_matrix_reg[3,10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.849     1.976    c3/clock_100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  c3/memory_matrix_reg[3,10]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/interm_memory_matrix1_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.912%)  route 0.436ns (70.088%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.436     0.577    c2/c2/c0/Q[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.622 r  c2/c2/c0/interm_memory_matrix1_0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.622    c3/interm_memory_matrix1_0_reg[8]_1
    SLICE_X64Y22         FDRE                                         r  c3/interm_memory_matrix1_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.853     1.980    c3/clock_100_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  c3/interm_memory_matrix1_0_reg[8]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/memory_matrix_reg[2,12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.232ns (37.026%)  route 0.395ns (62.974%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[2]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[2]/Q
                         net (fo=113, routed)         0.173     0.314    c2/c2/c0/Q[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  c2/c2/c0/memory_matrix[2,12]_i_2/O
                         net (fo=1, routed)           0.221     0.581    c2/c2/c0/memory_matrix[2,12]_i_2_n_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.046     0.627 r  c2/c2/c0/memory_matrix[2,12]_i_1/O
                         net (fo=1, routed)           0.000     0.627    c3/memory_matrix_reg[2,12]_0
    SLICE_X62Y25         FDRE                                         r  c3/memory_matrix_reg[2,12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  c3/memory_matrix_reg[2,12]/C

Slack:                    inf
  Source:                 c2/c2/c0/c1.aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/memory_matrix_reg[1,8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.439%)  route 0.403ns (63.561%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  c2/c2/c0/c1.aux_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/c2/c0/c1.aux_reg[0]/Q
                         net (fo=82, routed)          0.349     0.490    c2/c2/c0/Q[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.535 r  c2/c2/c0/memory_matrix[1,8]_i_2/O
                         net (fo=1, routed)           0.054     0.589    c2/c2/c0/memory_matrix[1,8]_i_2_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.634 r  c2/c2/c0/memory_matrix[1,8]_i_1/O
                         net (fo=1, routed)           0.000     0.634    c3/memory_matrix_reg[1,8]_0
    SLICE_X64Y22         FDRE                                         r  c3/memory_matrix_reg[1,8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.853     1.980    c3/clock_100_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  c3/memory_matrix_reg[1,8]/C

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/yes_up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.231ns (36.045%)  route 0.410ns (63.955%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  c4/aux_reg/Q
                         net (fo=10, routed)          0.296     0.437    c3/led_down_OBUF
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.482 r  c3/yes_up_i_5/O
                         net (fo=1, routed)           0.114     0.596    c3/yes_up_i_5_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.641 r  c3/yes_up_i_1/O
                         net (fo=1, routed)           0.000     0.641    c3/yes_up_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  c3/yes_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_up_reg/C

Slack:                    inf
  Source:                 c4/aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c3/yes_down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.231ns (35.563%)  route 0.419ns (64.437%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  c4/aux_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c4/aux_reg/Q
                         net (fo=10, routed)          0.363     0.504    c4/led_down_OBUF
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.549 r  c4/yes_down_i_3/O
                         net (fo=1, routed)           0.056     0.605    c3/yes_down_reg_1
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.650 r  c3/yes_down_i_1/O
                         net (fo=1, routed)           0.000     0.650    c3/yes_down_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.850     1.977    c3/clock_100_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  c3/yes_down_reg/C





