multiline_comment|/*******************************************************************&n;*&n;*     Author: Xilinx, Inc.&n;*&n;*&n;*     This program is free software; you can redistribute it and/or modify it&n;*     under the terms of the GNU General Public License as published by the&n;*     Free Software Foundation; either version 2 of the License, or (at your&n;*     option) any later version.&n;*&n;*&n;*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION &quot;AS IS&quot; AS A&n;*     COURTESY TO YOU. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS&n;*     ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD,&n;*     XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE&n;*     FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING&n;*     ANY THIRD PARTY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.&n;*     XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO&n;*     THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY&n;*     WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM&n;*     CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND&n;*     FITNESS FOR A PARTICULAR PURPOSE.&n;*&n;*&n;*     Xilinx hardware products are not intended for use in life support&n;*     appliances, devices, or systems. Use in such applications is&n;*     expressly prohibited.&n;*&n;*&n;*     (c) Copyright 2002-2004 Xilinx Inc.&n;*     All rights reserved.&n;*&n;*&n;*     You should have received a copy of the GNU General Public License along&n;*     with this program; if not, write to the Free Software Foundation, Inc.,&n;*     675 Mass Ave, Cambridge, MA 02139, USA.&n;*&n;* Description: Driver parameters&n;*&n;*******************************************************************/
DECL|macro|XPAR_XPCI_NUM_INSTANCES
mdefine_line|#define XPAR_XPCI_NUM_INSTANCES 1
DECL|macro|XPAR_XPCI_CLOCK_HZ
mdefine_line|#define XPAR_XPCI_CLOCK_HZ 33333333
DECL|macro|XPAR_OPB_PCI_REF_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_PCI_REF_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_PCI_REF_0_BASEADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_BASEADDR 0x20000000
DECL|macro|XPAR_OPB_PCI_REF_0_HIGHADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_HIGHADDR 0x3FFFFFFF
DECL|macro|XPAR_OPB_PCI_REF_0_CONFIG_ADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_CONFIG_ADDR 0x3C000000
DECL|macro|XPAR_OPB_PCI_REF_0_CONFIG_DATA
mdefine_line|#define XPAR_OPB_PCI_REF_0_CONFIG_DATA 0x3C000004
DECL|macro|XPAR_OPB_PCI_REF_0_LCONFIG_ADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_LCONFIG_ADDR 0x3E000000
DECL|macro|XPAR_OPB_PCI_REF_0_MEM_BASEADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_MEM_BASEADDR 0x20000000
DECL|macro|XPAR_OPB_PCI_REF_0_MEM_HIGHADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_MEM_HIGHADDR 0x37FFFFFF
DECL|macro|XPAR_OPB_PCI_REF_0_IO_BASEADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_IO_BASEADDR 0x38000000
DECL|macro|XPAR_OPB_PCI_REF_0_IO_HIGHADDR
mdefine_line|#define XPAR_OPB_PCI_REF_0_IO_HIGHADDR 0x3BFFFFFF
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XEMAC_NUM_INSTANCES
mdefine_line|#define XPAR_XEMAC_NUM_INSTANCES 1
DECL|macro|XPAR_OPB_ETHERNET_0_BASEADDR
mdefine_line|#define XPAR_OPB_ETHERNET_0_BASEADDR 0x60000000
DECL|macro|XPAR_OPB_ETHERNET_0_HIGHADDR
mdefine_line|#define XPAR_OPB_ETHERNET_0_HIGHADDR 0x60003FFF
DECL|macro|XPAR_OPB_ETHERNET_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_ETHERNET_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST
mdefine_line|#define XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST 1
DECL|macro|XPAR_OPB_ETHERNET_0_DMA_PRESENT
mdefine_line|#define XPAR_OPB_ETHERNET_0_DMA_PRESENT 1
DECL|macro|XPAR_OPB_ETHERNET_0_MII_EXIST
mdefine_line|#define XPAR_OPB_ETHERNET_0_MII_EXIST 1
multiline_comment|/******************************************************************/
DECL|macro|XPAR_MY_OPB_GPIO_0_DEVICE_ID_0
mdefine_line|#define XPAR_MY_OPB_GPIO_0_DEVICE_ID_0 0
DECL|macro|XPAR_MY_OPB_GPIO_0_BASEADDR_0
mdefine_line|#define XPAR_MY_OPB_GPIO_0_BASEADDR_0 0x90000000
DECL|macro|XPAR_MY_OPB_GPIO_0_HIGHADDR_0
mdefine_line|#define XPAR_MY_OPB_GPIO_0_HIGHADDR_0 (0x90000000+0x7)
DECL|macro|XPAR_MY_OPB_GPIO_0_DEVICE_ID_1
mdefine_line|#define XPAR_MY_OPB_GPIO_0_DEVICE_ID_1 1
DECL|macro|XPAR_MY_OPB_GPIO_0_BASEADDR_1
mdefine_line|#define XPAR_MY_OPB_GPIO_0_BASEADDR_1 (0x90000000+0x8)
DECL|macro|XPAR_MY_OPB_GPIO_0_HIGHADDR_1
mdefine_line|#define XPAR_MY_OPB_GPIO_0_HIGHADDR_1 (0x90000000+0x1F)
DECL|macro|XPAR_XGPIO_NUM_INSTANCES
mdefine_line|#define XPAR_XGPIO_NUM_INSTANCES 2
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XIIC_NUM_INSTANCES
mdefine_line|#define XPAR_XIIC_NUM_INSTANCES 1
DECL|macro|XPAR_OPB_IIC_0_BASEADDR
mdefine_line|#define XPAR_OPB_IIC_0_BASEADDR 0xA8000000
DECL|macro|XPAR_OPB_IIC_0_HIGHADDR
mdefine_line|#define XPAR_OPB_IIC_0_HIGHADDR 0xA80001FF
DECL|macro|XPAR_OPB_IIC_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_IIC_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_IIC_0_TEN_BIT_ADR
mdefine_line|#define XPAR_OPB_IIC_0_TEN_BIT_ADR 0
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XUARTNS550_NUM_INSTANCES
mdefine_line|#define XPAR_XUARTNS550_NUM_INSTANCES 2
DECL|macro|XPAR_XUARTNS550_CLOCK_HZ
mdefine_line|#define XPAR_XUARTNS550_CLOCK_HZ 100000000
DECL|macro|XPAR_OPB_UART16550_0_BASEADDR
mdefine_line|#define XPAR_OPB_UART16550_0_BASEADDR 0xA0000000
DECL|macro|XPAR_OPB_UART16550_0_HIGHADDR
mdefine_line|#define XPAR_OPB_UART16550_0_HIGHADDR 0xA0001FFF
DECL|macro|XPAR_OPB_UART16550_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_UART16550_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_UART16550_1_BASEADDR
mdefine_line|#define XPAR_OPB_UART16550_1_BASEADDR 0xA0010000
DECL|macro|XPAR_OPB_UART16550_1_HIGHADDR
mdefine_line|#define XPAR_OPB_UART16550_1_HIGHADDR 0xA0011FFF
DECL|macro|XPAR_OPB_UART16550_1_DEVICE_ID
mdefine_line|#define XPAR_OPB_UART16550_1_DEVICE_ID 1
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XSPI_NUM_INSTANCES
mdefine_line|#define XPAR_XSPI_NUM_INSTANCES 1
DECL|macro|XPAR_OPB_SPI_0_BASEADDR
mdefine_line|#define XPAR_OPB_SPI_0_BASEADDR 0xA4000000
DECL|macro|XPAR_OPB_SPI_0_HIGHADDR
mdefine_line|#define XPAR_OPB_SPI_0_HIGHADDR 0xA400007F
DECL|macro|XPAR_OPB_SPI_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_SPI_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_SPI_0_FIFO_EXIST
mdefine_line|#define XPAR_OPB_SPI_0_FIFO_EXIST 1
DECL|macro|XPAR_OPB_SPI_0_SPI_SLAVE_ONLY
mdefine_line|#define XPAR_OPB_SPI_0_SPI_SLAVE_ONLY 0
DECL|macro|XPAR_OPB_SPI_0_NUM_SS_BITS
mdefine_line|#define XPAR_OPB_SPI_0_NUM_SS_BITS 1
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XPS2_NUM_INSTANCES
mdefine_line|#define XPAR_XPS2_NUM_INSTANCES 2
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_0
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_0 0
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_0
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_0 0xA9000000
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_0
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_0 (0xA9000000+0x3F)
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_1
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_1 1
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_1
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_1 (0xA9000000+0x1000)
DECL|macro|XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_1
mdefine_line|#define XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_1 (0xA9000000+0x103F)
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XTOUCHSCREEN_NUM_INSTANCES
mdefine_line|#define XPAR_XTOUCHSCREEN_NUM_INSTANCES 1
DECL|macro|XPAR_OPB_TSD_REF_0_BASEADDR
mdefine_line|#define XPAR_OPB_TSD_REF_0_BASEADDR 0xAA000000
DECL|macro|XPAR_OPB_TSD_REF_0_HIGHADDR
mdefine_line|#define XPAR_OPB_TSD_REF_0_HIGHADDR 0xAA000007
DECL|macro|XPAR_OPB_TSD_REF_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_TSD_REF_0_DEVICE_ID 0
multiline_comment|/******************************************************************/
DECL|macro|XPAR_OPB_AC97_CONTROLLER_REF_0_BASEADDR
mdefine_line|#define XPAR_OPB_AC97_CONTROLLER_REF_0_BASEADDR 0xA6000000
DECL|macro|XPAR_OPB_AC97_CONTROLLER_REF_0_HIGHADDR
mdefine_line|#define XPAR_OPB_AC97_CONTROLLER_REF_0_HIGHADDR 0xA60000FF
DECL|macro|XPAR_OPB_PAR_PORT_REF_0_BASEADDR
mdefine_line|#define XPAR_OPB_PAR_PORT_REF_0_BASEADDR 0x90010000
DECL|macro|XPAR_OPB_PAR_PORT_REF_0_HIGHADDR
mdefine_line|#define XPAR_OPB_PAR_PORT_REF_0_HIGHADDR 0x900100FF
DECL|macro|XPAR_PLB_DDR_0_BASEADDR
mdefine_line|#define XPAR_PLB_DDR_0_BASEADDR 0x00000000
DECL|macro|XPAR_PLB_DDR_0_HIGHADDR
mdefine_line|#define XPAR_PLB_DDR_0_HIGHADDR 0x0FFFFFFF
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XINTC_HAS_IPR
mdefine_line|#define XPAR_XINTC_HAS_IPR 1
DECL|macro|XPAR_INTC_MAX_NUM_INTR_INPUTS
mdefine_line|#define XPAR_INTC_MAX_NUM_INTR_INPUTS 18
DECL|macro|XPAR_XINTC_USE_DCR
mdefine_line|#define XPAR_XINTC_USE_DCR 0
DECL|macro|XPAR_XINTC_NUM_INSTANCES
mdefine_line|#define XPAR_XINTC_NUM_INSTANCES 1
DECL|macro|XPAR_DCR_INTC_0_BASEADDR
mdefine_line|#define XPAR_DCR_INTC_0_BASEADDR 0xD0000FC0
DECL|macro|XPAR_DCR_INTC_0_HIGHADDR
mdefine_line|#define XPAR_DCR_INTC_0_HIGHADDR 0xD0000FDF
DECL|macro|XPAR_DCR_INTC_0_DEVICE_ID
mdefine_line|#define XPAR_DCR_INTC_0_DEVICE_ID 0
DECL|macro|XPAR_DCR_INTC_0_KIND_OF_INTR
mdefine_line|#define XPAR_DCR_INTC_0_KIND_OF_INTR 0x00038000
multiline_comment|/******************************************************************/
DECL|macro|XPAR_DCR_INTC_0_MISC_LOGIC_0_PHY_MII_INT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_MISC_LOGIC_0_PHY_MII_INT_INTR 0
DECL|macro|XPAR_DCR_INTC_0_OPB_ETHERNET_0_IP2INTC_IRPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_ETHERNET_0_IP2INTC_IRPT_INTR 1
DECL|macro|XPAR_DCR_INTC_0_MISC_LOGIC_0_IIC_TEMP_CRIT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_MISC_LOGIC_0_IIC_TEMP_CRIT_INTR 2
DECL|macro|XPAR_DCR_INTC_0_MISC_LOGIC_0_IIC_IRQ_INTR
mdefine_line|#define XPAR_DCR_INTC_0_MISC_LOGIC_0_IIC_IRQ_INTR 3
DECL|macro|XPAR_DCR_INTC_0_OPB_IIC_0_IP2INTC_IRPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_IIC_0_IP2INTC_IRPT_INTR 4
DECL|macro|XPAR_DCR_INTC_0_OPB_SYSACE_0_SYSACE_IRQ_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_SYSACE_0_SYSACE_IRQ_INTR 5
DECL|macro|XPAR_DCR_INTC_0_OPB_UART16550_0_IP2INTC_IRPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_UART16550_0_IP2INTC_IRPT_INTR 6
DECL|macro|XPAR_DCR_INTC_0_OPB_UART16550_1_IP2INTC_IRPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_UART16550_1_IP2INTC_IRPT_INTR 7
DECL|macro|XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR1_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR1_INTR 8
DECL|macro|XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR2_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR2_INTR 9
DECL|macro|XPAR_DCR_INTC_0_OPB_SPI_0_IP2INTC_IRPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_SPI_0_IP2INTC_IRPT_INTR 10
DECL|macro|XPAR_DCR_INTC_0_OPB_TSD_REF_0_INTR_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_TSD_REF_0_INTR_INTR 11
DECL|macro|XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_PLAYBACK_INTERRUPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_PLAYBACK_INTERRUPT_INTR 12
DECL|macro|XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_RECORD_INTERRUPT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_RECORD_INTERRUPT_INTR 13
DECL|macro|XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR 14
DECL|macro|XPAR_DCR_INTC_0_PLB2OPB_BRIDGE_0_BUS_ERROR_DET_INTR
mdefine_line|#define XPAR_DCR_INTC_0_PLB2OPB_BRIDGE_0_BUS_ERROR_DET_INTR 15
DECL|macro|XPAR_DCR_INTC_0_PLB_V34_0_BUS_ERROR_DET_INTR
mdefine_line|#define XPAR_DCR_INTC_0_PLB_V34_0_BUS_ERROR_DET_INTR 16
DECL|macro|XPAR_DCR_INTC_0_OPB2PLB_BRIDGE_0_BUS_ERROR_DET_INTR
mdefine_line|#define XPAR_DCR_INTC_0_OPB2PLB_BRIDGE_0_BUS_ERROR_DET_INTR 17
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XTFT_NUM_INSTANCES
mdefine_line|#define XPAR_XTFT_NUM_INSTANCES 1
DECL|macro|XPAR_PLB_TFT_CNTLR_REF_0_DCR_BASEADDR
mdefine_line|#define XPAR_PLB_TFT_CNTLR_REF_0_DCR_BASEADDR 0xD0000200
DECL|macro|XPAR_PLB_TFT_CNTLR_REF_0_DCR_HIGHADDR
mdefine_line|#define XPAR_PLB_TFT_CNTLR_REF_0_DCR_HIGHADDR 0xD0000207
DECL|macro|XPAR_PLB_TFT_CNTLR_REF_0_DEVICE_ID
mdefine_line|#define XPAR_PLB_TFT_CNTLR_REF_0_DEVICE_ID 0
multiline_comment|/******************************************************************/
DECL|macro|XPAR_XSYSACE_MEM_WIDTH
mdefine_line|#define XPAR_XSYSACE_MEM_WIDTH 8
DECL|macro|XPAR_XSYSACE_NUM_INSTANCES
mdefine_line|#define XPAR_XSYSACE_NUM_INSTANCES 1
DECL|macro|XPAR_OPB_SYSACE_0_BASEADDR
mdefine_line|#define XPAR_OPB_SYSACE_0_BASEADDR 0xCF000000
DECL|macro|XPAR_OPB_SYSACE_0_HIGHADDR
mdefine_line|#define XPAR_OPB_SYSACE_0_HIGHADDR 0xCF0001FF
DECL|macro|XPAR_OPB_SYSACE_0_DEVICE_ID
mdefine_line|#define XPAR_OPB_SYSACE_0_DEVICE_ID 0
DECL|macro|XPAR_OPB_SYSACE_0_MEM_WIDTH
mdefine_line|#define XPAR_OPB_SYSACE_0_MEM_WIDTH 8
multiline_comment|/******************************************************************/
DECL|macro|XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 300000000
multiline_comment|/******************************************************************/
multiline_comment|/******************************************************************/
multiline_comment|/* Linux Redefines */
multiline_comment|/******************************************************************/
DECL|macro|XPAR_UARTNS550_0_BASEADDR
mdefine_line|#define XPAR_UARTNS550_0_BASEADDR (XPAR_OPB_UART16550_0_BASEADDR+0x1000)
DECL|macro|XPAR_UARTNS550_0_HIGHADDR
mdefine_line|#define XPAR_UARTNS550_0_HIGHADDR XPAR_OPB_UART16550_0_HIGHADDR
DECL|macro|XPAR_UARTNS550_0_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ
DECL|macro|XPAR_UARTNS550_0_DEVICE_ID
mdefine_line|#define XPAR_UARTNS550_0_DEVICE_ID XPAR_OPB_UART16550_0_DEVICE_ID
DECL|macro|XPAR_UARTNS550_1_BASEADDR
mdefine_line|#define XPAR_UARTNS550_1_BASEADDR (XPAR_OPB_UART16550_1_BASEADDR+0x1000)
DECL|macro|XPAR_UARTNS550_1_HIGHADDR
mdefine_line|#define XPAR_UARTNS550_1_HIGHADDR XPAR_OPB_UART16550_1_HIGHADDR
DECL|macro|XPAR_UARTNS550_1_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_UARTNS550_1_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ
DECL|macro|XPAR_UARTNS550_1_DEVICE_ID
mdefine_line|#define XPAR_UARTNS550_1_DEVICE_ID XPAR_OPB_UART16550_1_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_GPIO_0_BASEADDR
mdefine_line|#define XPAR_GPIO_0_BASEADDR XPAR_MY_OPB_GPIO_0_BASEADDR_0
DECL|macro|XPAR_GPIO_0_HIGHADDR
mdefine_line|#define XPAR_GPIO_0_HIGHADDR XPAR_MY_OPB_GPIO_0_HIGHADDR_0
DECL|macro|XPAR_GPIO_0_DEVICE_ID
mdefine_line|#define XPAR_GPIO_0_DEVICE_ID XPAR_MY_OPB_GPIO_0_DEVICE_ID_0
DECL|macro|XPAR_GPIO_1_BASEADDR
mdefine_line|#define XPAR_GPIO_1_BASEADDR XPAR_MY_OPB_GPIO_0_BASEADDR_1
DECL|macro|XPAR_GPIO_1_HIGHADDR
mdefine_line|#define XPAR_GPIO_1_HIGHADDR XPAR_MY_OPB_GPIO_0_HIGHADDR_1
DECL|macro|XPAR_GPIO_1_DEVICE_ID
mdefine_line|#define XPAR_GPIO_1_DEVICE_ID XPAR_MY_OPB_GPIO_0_DEVICE_ID_1
multiline_comment|/******************************************************************/
DECL|macro|XPAR_IIC_0_BASEADDR
mdefine_line|#define XPAR_IIC_0_BASEADDR XPAR_OPB_IIC_0_BASEADDR
DECL|macro|XPAR_IIC_0_HIGHADDR
mdefine_line|#define XPAR_IIC_0_HIGHADDR XPAR_OPB_IIC_0_HIGHADDR
DECL|macro|XPAR_IIC_0_TEN_BIT_ADR
mdefine_line|#define XPAR_IIC_0_TEN_BIT_ADR XPAR_OPB_IIC_0_TEN_BIT_ADR
DECL|macro|XPAR_IIC_0_DEVICE_ID
mdefine_line|#define XPAR_IIC_0_DEVICE_ID XPAR_OPB_IIC_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_SYSACE_0_BASEADDR
mdefine_line|#define XPAR_SYSACE_0_BASEADDR XPAR_OPB_SYSACE_0_BASEADDR
DECL|macro|XPAR_SYSACE_0_HIGHADDR
mdefine_line|#define XPAR_SYSACE_0_HIGHADDR XPAR_OPB_SYSACE_0_HIGHADDR
DECL|macro|XPAR_SYSACE_0_DEVICE_ID
mdefine_line|#define XPAR_SYSACE_0_DEVICE_ID XPAR_OPB_SYSACE_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_INTC_0_BASEADDR
mdefine_line|#define XPAR_INTC_0_BASEADDR XPAR_DCR_INTC_0_BASEADDR
DECL|macro|XPAR_INTC_0_HIGHADDR
mdefine_line|#define XPAR_INTC_0_HIGHADDR XPAR_DCR_INTC_0_HIGHADDR
DECL|macro|XPAR_INTC_0_KIND_OF_INTR
mdefine_line|#define XPAR_INTC_0_KIND_OF_INTR XPAR_DCR_INTC_0_KIND_OF_INTR
DECL|macro|XPAR_INTC_0_DEVICE_ID
mdefine_line|#define XPAR_INTC_0_DEVICE_ID XPAR_DCR_INTC_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_INTC_0_EMAC_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_EMAC_0_VEC_ID XPAR_DCR_INTC_0_OPB_ETHERNET_0_IP2INTC_IRPT_INTR
DECL|macro|XPAR_INTC_0_IIC_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_DCR_INTC_0_OPB_IIC_0_IP2INTC_IRPT_INTR
DECL|macro|XPAR_INTC_0_SYSACE_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_DCR_INTC_0_OPB_SYSACE_0_SYSACE_IRQ_INTR
DECL|macro|XPAR_INTC_0_UARTNS550_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_DCR_INTC_0_OPB_UART16550_0_IP2INTC_IRPT_INTR
DECL|macro|XPAR_INTC_0_UARTNS550_1_VEC_ID
mdefine_line|#define XPAR_INTC_0_UARTNS550_1_VEC_ID XPAR_DCR_INTC_0_OPB_UART16550_1_IP2INTC_IRPT_INTR
DECL|macro|XPAR_INTC_0_PS2_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_PS2_0_VEC_ID XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR1_INTR
DECL|macro|XPAR_INTC_0_PS2_1_VEC_ID
mdefine_line|#define XPAR_INTC_0_PS2_1_VEC_ID XPAR_DCR_INTC_0_OPB_PS2_DUAL_REF_0_SYS_INTR2_INTR
DECL|macro|XPAR_INTC_0_SPI_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_DCR_INTC_0_OPB_SPI_0_IP2INTC_IRPT_INTR
DECL|macro|XPAR_INTC_0_TOUCHSCREEN_0_VEC_ID
mdefine_line|#define XPAR_INTC_0_TOUCHSCREEN_0_VEC_ID XPAR_DCR_INTC_0_OPB_TSD_REF_0_INTR_INTR
DECL|macro|XPAR_INTC_0_PCI_0_VEC_ID_A
mdefine_line|#define XPAR_INTC_0_PCI_0_VEC_ID_A XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR
DECL|macro|XPAR_INTC_0_PCI_0_VEC_ID_B
mdefine_line|#define XPAR_INTC_0_PCI_0_VEC_ID_B XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR
DECL|macro|XPAR_INTC_0_PCI_0_VEC_ID_C
mdefine_line|#define XPAR_INTC_0_PCI_0_VEC_ID_C XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR
DECL|macro|XPAR_INTC_0_PCI_0_VEC_ID_D
mdefine_line|#define XPAR_INTC_0_PCI_0_VEC_ID_D XPAR_DCR_INTC_0_OPB_PCI_REF_0_INTR_OUT_INTR
multiline_comment|/******************************************************************/
DECL|macro|XPAR_EMAC_0_BASEADDR
mdefine_line|#define XPAR_EMAC_0_BASEADDR XPAR_OPB_ETHERNET_0_BASEADDR
DECL|macro|XPAR_EMAC_0_HIGHADDR
mdefine_line|#define XPAR_EMAC_0_HIGHADDR XPAR_OPB_ETHERNET_0_HIGHADDR
DECL|macro|XPAR_EMAC_0_DMA_PRESENT
mdefine_line|#define XPAR_EMAC_0_DMA_PRESENT XPAR_OPB_ETHERNET_0_DMA_PRESENT
DECL|macro|XPAR_EMAC_0_MII_EXIST
mdefine_line|#define XPAR_EMAC_0_MII_EXIST XPAR_OPB_ETHERNET_0_MII_EXIST
DECL|macro|XPAR_EMAC_0_ERR_COUNT_EXIST
mdefine_line|#define XPAR_EMAC_0_ERR_COUNT_EXIST XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST
DECL|macro|XPAR_EMAC_0_DEVICE_ID
mdefine_line|#define XPAR_EMAC_0_DEVICE_ID XPAR_OPB_ETHERNET_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_SPI_0_BASEADDR
mdefine_line|#define XPAR_SPI_0_BASEADDR XPAR_OPB_SPI_0_BASEADDR
DECL|macro|XPAR_SPI_0_HIGHADDR
mdefine_line|#define XPAR_SPI_0_HIGHADDR XPAR_OPB_SPI_0_HIGHADDR
DECL|macro|XPAR_SPI_0_DEVICE_ID
mdefine_line|#define XPAR_SPI_0_DEVICE_ID XPAR_OPB_SPI_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_TOUCHSCREEN_0_BASEADDR
mdefine_line|#define XPAR_TOUCHSCREEN_0_BASEADDR XPAR_OPB_TSD_REF_0_BASEADDR
DECL|macro|XPAR_TOUCHSCREEN_0_HIGHADDR
mdefine_line|#define XPAR_TOUCHSCREEN_0_HIGHADDR XPAR_OPB_TSD_REF_0_HIGHADDR
DECL|macro|XPAR_TOUCHSCREEN_0_DEVICE_ID
mdefine_line|#define XPAR_TOUCHSCREEN_0_DEVICE_ID XPAR_OPB_TSD_REF_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_TFT_0_BASEADDR
mdefine_line|#define XPAR_TFT_0_BASEADDR XPAR_PLB_TFT_CNTLR_REF_0_DCR_BASEADDR
multiline_comment|/******************************************************************/
DECL|macro|XPAR_PCI_0_BASEADDR
mdefine_line|#define XPAR_PCI_0_BASEADDR XPAR_OPB_PCI_REF_0_BASEADDR
DECL|macro|XPAR_PCI_0_HIGHADDR
mdefine_line|#define XPAR_PCI_0_HIGHADDR XPAR_OPB_PCI_REF_0_HIGHADDR
DECL|macro|XPAR_PCI_0_CONFIG_ADDR
mdefine_line|#define XPAR_PCI_0_CONFIG_ADDR XPAR_OPB_PCI_REF_0_CONFIG_ADDR
DECL|macro|XPAR_PCI_0_CONFIG_DATA
mdefine_line|#define XPAR_PCI_0_CONFIG_DATA XPAR_OPB_PCI_REF_0_CONFIG_DATA
DECL|macro|XPAR_PCI_0_LCONFIG_ADDR
mdefine_line|#define XPAR_PCI_0_LCONFIG_ADDR XPAR_OPB_PCI_REF_0_LCONFIG_ADDR
DECL|macro|XPAR_PCI_0_MEM_BASEADDR
mdefine_line|#define XPAR_PCI_0_MEM_BASEADDR XPAR_OPB_PCI_REF_0_MEM_BASEADDR
DECL|macro|XPAR_PCI_0_MEM_HIGHADDR
mdefine_line|#define XPAR_PCI_0_MEM_HIGHADDR XPAR_OPB_PCI_REF_0_MEM_HIGHADDR
DECL|macro|XPAR_PCI_0_IO_BASEADDR
mdefine_line|#define XPAR_PCI_0_IO_BASEADDR XPAR_OPB_PCI_REF_0_IO_BASEADDR
DECL|macro|XPAR_PCI_0_IO_HIGHADDR
mdefine_line|#define XPAR_PCI_0_IO_HIGHADDR XPAR_OPB_PCI_REF_0_IO_HIGHADDR
DECL|macro|XPAR_PCI_0_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_PCI_0_CLOCK_FREQ_HZ XPAR_XPCI_CLOCK_HZ
DECL|macro|XPAR_PCI_0_DEVICE_ID
mdefine_line|#define XPAR_PCI_0_DEVICE_ID XPAR_OPB_PCI_REF_0_DEVICE_ID
multiline_comment|/******************************************************************/
DECL|macro|XPAR_PS2_0_BASEADDR
mdefine_line|#define XPAR_PS2_0_BASEADDR XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_0
DECL|macro|XPAR_PS2_0_HIGHADDR
mdefine_line|#define XPAR_PS2_0_HIGHADDR XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_0
DECL|macro|XPAR_PS2_0_DEVICE_ID
mdefine_line|#define XPAR_PS2_0_DEVICE_ID XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_0
DECL|macro|XPAR_PS2_1_BASEADDR
mdefine_line|#define XPAR_PS2_1_BASEADDR XPAR_OPB_PS2_DUAL_REF_0_BASEADDR_1
DECL|macro|XPAR_PS2_1_HIGHADDR
mdefine_line|#define XPAR_PS2_1_HIGHADDR XPAR_OPB_PS2_DUAL_REF_0_HIGHADDR_1
DECL|macro|XPAR_PS2_1_DEVICE_ID
mdefine_line|#define XPAR_PS2_1_DEVICE_ID XPAR_OPB_PS2_DUAL_REF_0_DEVICE_ID_1
multiline_comment|/******************************************************************/
DECL|macro|XPAR_PLB_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_PLB_CLOCK_FREQ_HZ 100000000
DECL|macro|XPAR_CORE_CLOCK_FREQ_HZ
mdefine_line|#define XPAR_CORE_CLOCK_FREQ_HZ XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ
DECL|macro|XPAR_DDR_0_SIZE
mdefine_line|#define XPAR_DDR_0_SIZE 0x08000000
multiline_comment|/******************************************************************/
DECL|macro|XPAR_PERSISTENT_0_IIC_0_BASEADDR
mdefine_line|#define XPAR_PERSISTENT_0_IIC_0_BASEADDR 0x00000400
DECL|macro|XPAR_PERSISTENT_0_IIC_0_HIGHADDR
mdefine_line|#define XPAR_PERSISTENT_0_IIC_0_HIGHADDR 0x000007FF
DECL|macro|XPAR_PERSISTENT_0_IIC_0_EEPROMADDR
mdefine_line|#define XPAR_PERSISTENT_0_IIC_0_EEPROMADDR 0xA0
multiline_comment|/******************************************************************/
DECL|macro|XPAR_POWER_0_POWERDOWN_BASEADDR
mdefine_line|#define XPAR_POWER_0_POWERDOWN_BASEADDR 0x90000004
DECL|macro|XPAR_POWER_0_POWERDOWN_HIGHADDR
mdefine_line|#define XPAR_POWER_0_POWERDOWN_HIGHADDR 0x90000007
DECL|macro|XPAR_POWER_0_POWERDOWN_VALUE
mdefine_line|#define XPAR_POWER_0_POWERDOWN_VALUE 0xFF
multiline_comment|/******************************************************************/
eof
