Classic Timing Analyzer report for Prog_cnt
Sun Jun 23 13:58:45 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.311 ns                         ; pc_ctrl[1]     ; pc_reg[6]       ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.477 ns                        ; pc_reg[2]      ; next_pc_out[10] ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.979 ns                        ; from_stack[10] ; next_pc_out[10] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.249 ns                         ; pc_ctrl[0]     ; pc_reg[10]      ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 318.37 MHz ( period = 3.141 ns ) ; pc_reg[2]      ; pc_reg[7]       ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 318.37 MHz ( period = 3.141 ns )               ; pc_reg[2]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.927 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; pc_reg[2]  ; pc_reg[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 326.26 MHz ( period = 3.065 ns )               ; pc_reg[0]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 329.49 MHz ( period = 3.035 ns )               ; pc_reg[0]  ; pc_reg[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; pc_reg[2]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 334.22 MHz ( period = 2.992 ns )               ; pc_reg[1]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; pc_reg[2]  ; pc_reg[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; pc_reg[1]  ; pc_reg[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns )               ; pc_reg[3]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 342.70 MHz ( period = 2.918 ns )               ; pc_reg[0]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; 343.52 MHz ( period = 2.911 ns )               ; pc_reg[3]  ; pc_reg[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; pc_reg[0]  ; pc_reg[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 344.47 MHz ( period = 2.903 ns )               ; pc_reg[2]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 348.31 MHz ( period = 2.871 ns )               ; pc_reg[4]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 351.49 MHz ( period = 2.845 ns )               ; pc_reg[1]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; pc_reg[1]  ; pc_reg[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.617 ns                ;
; N/A   ; 353.73 MHz ( period = 2.827 ns )               ; pc_reg[0]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 356.51 MHz ( period = 2.805 ns )               ; pc_reg[5]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; pc_reg[3]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 360.10 MHz ( period = 2.777 ns )               ; pc_reg[6]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 363.11 MHz ( period = 2.754 ns )               ; pc_reg[1]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 366.43 MHz ( period = 2.729 ns )               ; pc_reg[6]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.512 ns                ;
; N/A   ; 367.11 MHz ( period = 2.724 ns )               ; pc_reg[4]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; 369.14 MHz ( period = 2.709 ns )               ; pc_reg[0]  ; pc_reg[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.493 ns                ;
; N/A   ; 369.96 MHz ( period = 2.703 ns )               ; pc_reg[3]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.492 ns                ;
; N/A   ; 379.36 MHz ( period = 2.636 ns )               ; pc_reg[1]  ; pc_reg[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; 379.79 MHz ( period = 2.633 ns )               ; pc_reg[4]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; 382.41 MHz ( period = 2.615 ns )               ; pc_reg[2]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 389.56 MHz ( period = 2.567 ns )               ; pc_reg[5]  ; pc_reg[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 393.08 MHz ( period = 2.544 ns )               ; pc_reg[2]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.332 ns                ;
; N/A   ; 393.86 MHz ( period = 2.539 ns )               ; pc_reg[0]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.325 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; pc_reg[4]  ; pc_reg[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; 404.37 MHz ( period = 2.473 ns )               ; pc_reg[2]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; pc_reg[3]  ; pc_reg[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; 405.19 MHz ( period = 2.468 ns )               ; pc_reg[2]  ; pc_reg[2]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.254 ns                ;
; N/A   ; 405.19 MHz ( period = 2.468 ns )               ; pc_reg[0]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.254 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns )               ; pc_reg[1]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; pc_reg[3]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; pc_reg[0]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 417.54 MHz ( period = 2.395 ns )               ; pc_reg[1]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[0]  ; pc_reg[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[7]  ; pc_reg[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[4]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[3]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.132 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[5]  ; pc_reg[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[1]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[5]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[4]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[3]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[5]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[4]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[6]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[9]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[8]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[5]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[1]  ; pc_reg[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[6]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[7]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[0]  ; pc_reg[1]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[6]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[7]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[10] ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[7]  ; pc_reg[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[8]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[9]  ; pc_reg[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pc_reg[8]  ; pc_reg[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.601 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+----------------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To         ; To Clock ;
+-------+--------------+------------+----------------+------------+----------+
; N/A   ; None         ; 5.311 ns   ; pc_ctrl[1]     ; pc_reg[6]  ; clk_in   ;
; N/A   ; None         ; 5.244 ns   ; pc_ctrl[1]     ; pc_reg[4]  ; clk_in   ;
; N/A   ; None         ; 5.220 ns   ; new_pc_in[5]   ; pc_reg[5]  ; clk_in   ;
; N/A   ; None         ; 5.149 ns   ; from_stack[6]  ; pc_reg[6]  ; clk_in   ;
; N/A   ; None         ; 5.117 ns   ; from_stack[10] ; pc_reg[10] ; clk_in   ;
; N/A   ; None         ; 5.075 ns   ; from_stack[4]  ; pc_reg[4]  ; clk_in   ;
; N/A   ; None         ; 5.056 ns   ; from_stack[2]  ; pc_reg[2]  ; clk_in   ;
; N/A   ; None         ; 5.051 ns   ; pc_ctrl[1]     ; pc_reg[2]  ; clk_in   ;
; N/A   ; None         ; 5.032 ns   ; pc_ctrl[1]     ; pc_reg[5]  ; clk_in   ;
; N/A   ; None         ; 4.939 ns   ; from_stack[0]  ; pc_reg[0]  ; clk_in   ;
; N/A   ; None         ; 4.899 ns   ; pc_ctrl[1]     ; pc_reg[7]  ; clk_in   ;
; N/A   ; None         ; 4.870 ns   ; from_stack[5]  ; pc_reg[5]  ; clk_in   ;
; N/A   ; None         ; 4.832 ns   ; new_pc_in[7]   ; pc_reg[7]  ; clk_in   ;
; N/A   ; None         ; 4.784 ns   ; from_stack[7]  ; pc_reg[7]  ; clk_in   ;
; N/A   ; None         ; 4.767 ns   ; pc_ctrl[1]     ; pc_reg[0]  ; clk_in   ;
; N/A   ; None         ; 4.758 ns   ; pc_ctrl[1]     ; pc_reg[3]  ; clk_in   ;
; N/A   ; None         ; 4.720 ns   ; pc_ctrl[1]     ; pc_reg[8]  ; clk_in   ;
; N/A   ; None         ; 4.701 ns   ; pc_ctrl[1]     ; pc_reg[10] ; clk_in   ;
; N/A   ; None         ; 4.696 ns   ; pc_ctrl[1]     ; pc_reg[9]  ; clk_in   ;
; N/A   ; None         ; 4.688 ns   ; pc_ctrl[1]     ; pc_reg[1]  ; clk_in   ;
; N/A   ; None         ; 4.526 ns   ; from_stack[3]  ; pc_reg[3]  ; clk_in   ;
; N/A   ; None         ; 4.401 ns   ; new_pc_in[1]   ; pc_reg[1]  ; clk_in   ;
; N/A   ; None         ; 4.382 ns   ; new_pc_in[9]   ; pc_reg[9]  ; clk_in   ;
; N/A   ; None         ; 4.377 ns   ; new_pc_in[3]   ; pc_reg[3]  ; clk_in   ;
; N/A   ; None         ; 4.376 ns   ; from_stack[8]  ; pc_reg[8]  ; clk_in   ;
; N/A   ; None         ; 4.344 ns   ; new_pc_in[8]   ; pc_reg[8]  ; clk_in   ;
; N/A   ; None         ; 4.321 ns   ; new_pc_in[6]   ; pc_reg[6]  ; clk_in   ;
; N/A   ; None         ; 4.242 ns   ; new_pc_in[2]   ; pc_reg[2]  ; clk_in   ;
; N/A   ; None         ; 4.005 ns   ; new_pc_in[4]   ; pc_reg[4]  ; clk_in   ;
; N/A   ; None         ; 3.672 ns   ; new_pc_in[10]  ; pc_reg[10] ; clk_in   ;
; N/A   ; None         ; 3.503 ns   ; from_stack[9]  ; pc_reg[9]  ; clk_in   ;
; N/A   ; None         ; 3.498 ns   ; from_stack[1]  ; pc_reg[1]  ; clk_in   ;
; N/A   ; None         ; 1.887 ns   ; pc_ctrl[0]     ; pc_reg[4]  ; clk_in   ;
; N/A   ; None         ; 1.692 ns   ; pc_ctrl[0]     ; pc_reg[2]  ; clk_in   ;
; N/A   ; None         ; 1.654 ns   ; pc_ctrl[0]     ; pc_reg[6]  ; clk_in   ;
; N/A   ; None         ; 1.562 ns   ; pc_ctrl[0]     ; pc_reg[0]  ; clk_in   ;
; N/A   ; None         ; 1.403 ns   ; pc_ctrl[0]     ; pc_reg[5]  ; clk_in   ;
; N/A   ; None         ; 1.270 ns   ; pc_ctrl[0]     ; pc_reg[7]  ; clk_in   ;
; N/A   ; None         ; 1.127 ns   ; pc_ctrl[0]     ; pc_reg[3]  ; clk_in   ;
; N/A   ; None         ; 1.066 ns   ; pc_ctrl[0]     ; pc_reg[9]  ; clk_in   ;
; N/A   ; None         ; 1.057 ns   ; pc_ctrl[0]     ; pc_reg[1]  ; clk_in   ;
; N/A   ; None         ; 1.055 ns   ; pc_ctrl[0]     ; pc_reg[8]  ; clk_in   ;
; N/A   ; None         ; 1.040 ns   ; pc_ctrl[0]     ; pc_reg[10] ; clk_in   ;
; N/A   ; None         ; 0.137 ns   ; new_pc_in[0]   ; pc_reg[0]  ; clk_in   ;
+-------+--------------+------------+----------------+------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To              ; From Clock ;
+-------+--------------+------------+------------+-----------------+------------+
; N/A   ; None         ; 11.477 ns  ; pc_reg[2]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.401 ns  ; pc_reg[0]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.328 ns  ; pc_reg[1]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.277 ns  ; pc_reg[3]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.207 ns  ; pc_reg[4]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.141 ns  ; pc_reg[5]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 11.065 ns  ; pc_reg[6]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 10.993 ns  ; pc_reg[7]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 10.889 ns  ; pc_reg[10] ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 10.748 ns  ; pc_reg[8]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 10.717 ns  ; pc_reg[9]  ; next_pc_out[10] ; clk_in     ;
; N/A   ; None         ; 10.169 ns  ; pc_reg[2]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 10.093 ns  ; pc_reg[0]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 10.043 ns  ; pc_reg[6]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 10.020 ns  ; pc_reg[1]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 9.969 ns   ; pc_reg[3]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 9.899 ns   ; pc_reg[4]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 9.833 ns   ; pc_reg[5]  ; next_pc_out[6]  ; clk_in     ;
; N/A   ; None         ; 9.360 ns   ; pc_reg[2]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 9.284 ns   ; pc_reg[0]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 9.245 ns   ; pc_reg[2]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 9.211 ns   ; pc_reg[1]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 9.179 ns   ; pc_reg[0]  ; next_pc_out[0]  ; clk_in     ;
; N/A   ; None         ; 9.169 ns   ; pc_reg[0]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 9.160 ns   ; pc_reg[3]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 9.096 ns   ; pc_reg[1]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 9.090 ns   ; pc_reg[4]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 9.045 ns   ; pc_reg[3]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 9.024 ns   ; pc_reg[5]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 8.975 ns   ; pc_reg[4]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.951 ns   ; pc_reg[0]  ; next_pc_out[2]  ; clk_in     ;
; N/A   ; None         ; 8.948 ns   ; pc_reg[6]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 8.909 ns   ; pc_reg[5]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.878 ns   ; pc_reg[1]  ; next_pc_out[2]  ; clk_in     ;
; N/A   ; None         ; 8.860 ns   ; pc_reg[2]  ; next_pc_out[4]  ; clk_in     ;
; N/A   ; None         ; 8.850 ns   ; pc_reg[9]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.833 ns   ; pc_reg[6]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.784 ns   ; pc_reg[0]  ; next_pc_out[4]  ; clk_in     ;
; N/A   ; None         ; 8.761 ns   ; pc_reg[7]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.711 ns   ; pc_reg[1]  ; next_pc_out[4]  ; clk_in     ;
; N/A   ; None         ; 8.710 ns   ; pc_reg[2]  ; next_pc_out[2]  ; clk_in     ;
; N/A   ; None         ; 8.669 ns   ; pc_reg[2]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.666 ns   ; pc_reg[2]  ; next_pc_out[3]  ; clk_in     ;
; N/A   ; None         ; 8.660 ns   ; pc_reg[3]  ; next_pc_out[4]  ; clk_in     ;
; N/A   ; None         ; 8.593 ns   ; pc_reg[0]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.590 ns   ; pc_reg[0]  ; next_pc_out[3]  ; clk_in     ;
; N/A   ; None         ; 8.564 ns   ; pc_reg[7]  ; next_pc_out[7]  ; clk_in     ;
; N/A   ; None         ; 8.520 ns   ; pc_reg[1]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.517 ns   ; pc_reg[1]  ; next_pc_out[3]  ; clk_in     ;
; N/A   ; None         ; 8.516 ns   ; pc_reg[8]  ; next_pc_out[9]  ; clk_in     ;
; N/A   ; None         ; 8.489 ns   ; pc_reg[2]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.469 ns   ; pc_reg[3]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.413 ns   ; pc_reg[0]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.399 ns   ; pc_reg[4]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.357 ns   ; pc_reg[1]  ; next_pc_out[1]  ; clk_in     ;
; N/A   ; None         ; 8.340 ns   ; pc_reg[1]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.340 ns   ; pc_reg[0]  ; next_pc_out[1]  ; clk_in     ;
; N/A   ; None         ; 8.289 ns   ; pc_reg[3]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.278 ns   ; pc_reg[4]  ; next_pc_out[4]  ; clk_in     ;
; N/A   ; None         ; 8.219 ns   ; pc_reg[4]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.158 ns   ; pc_reg[8]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.154 ns   ; pc_reg[3]  ; next_pc_out[3]  ; clk_in     ;
; N/A   ; None         ; 8.153 ns   ; pc_reg[5]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.077 ns   ; pc_reg[6]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 8.018 ns   ; pc_reg[5]  ; next_pc_out[5]  ; clk_in     ;
; N/A   ; None         ; 8.005 ns   ; pc_reg[7]  ; next_pc_out[8]  ; clk_in     ;
; N/A   ; None         ; 7.298 ns   ; pc_reg[1]  ; pc_out[1]       ; clk_in     ;
; N/A   ; None         ; 7.070 ns   ; pc_reg[0]  ; pc_out[0]       ; clk_in     ;
; N/A   ; None         ; 7.014 ns   ; pc_reg[2]  ; pc_out[2]       ; clk_in     ;
; N/A   ; None         ; 6.870 ns   ; pc_reg[7]  ; pc_out[7]       ; clk_in     ;
; N/A   ; None         ; 6.864 ns   ; pc_reg[10] ; pc_out[10]      ; clk_in     ;
; N/A   ; None         ; 6.793 ns   ; pc_reg[9]  ; pc_out[9]       ; clk_in     ;
; N/A   ; None         ; 6.586 ns   ; pc_reg[4]  ; pc_out[4]       ; clk_in     ;
; N/A   ; None         ; 6.376 ns   ; pc_reg[6]  ; pc_out[6]       ; clk_in     ;
; N/A   ; None         ; 6.373 ns   ; pc_reg[8]  ; pc_out[8]       ; clk_in     ;
; N/A   ; None         ; 6.351 ns   ; pc_reg[5]  ; pc_out[5]       ; clk_in     ;
; N/A   ; None         ; 6.336 ns   ; pc_reg[3]  ; pc_out[3]       ; clk_in     ;
+-------+--------------+------------+------------+-----------------+------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+----------------+-----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To              ;
+-------+-------------------+-----------------+----------------+-----------------+
; N/A   ; None              ; 13.979 ns       ; from_stack[10] ; next_pc_out[10] ;
; N/A   ; None              ; 13.563 ns       ; pc_ctrl[1]     ; next_pc_out[10] ;
; N/A   ; None              ; 12.577 ns       ; pc_ctrl[1]     ; next_pc_out[6]  ;
; N/A   ; None              ; 12.534 ns       ; new_pc_in[10]  ; next_pc_out[10] ;
; N/A   ; None              ; 12.415 ns       ; from_stack[6]  ; next_pc_out[6]  ;
; N/A   ; None              ; 11.743 ns       ; from_stack[0]  ; next_pc_out[0]  ;
; N/A   ; None              ; 11.587 ns       ; new_pc_in[6]   ; next_pc_out[6]  ;
; N/A   ; None              ; 11.571 ns       ; pc_ctrl[1]     ; next_pc_out[0]  ;
; N/A   ; None              ; 11.397 ns       ; pc_ctrl[1]     ; next_pc_out[9]  ;
; N/A   ; None              ; 11.298 ns       ; from_stack[2]  ; next_pc_out[2]  ;
; N/A   ; None              ; 11.293 ns       ; pc_ctrl[1]     ; next_pc_out[2]  ;
; N/A   ; None              ; 11.118 ns       ; pc_ctrl[1]     ; next_pc_out[7]  ;
; N/A   ; None              ; 11.083 ns       ; new_pc_in[9]   ; next_pc_out[9]  ;
; N/A   ; None              ; 11.051 ns       ; new_pc_in[7]   ; next_pc_out[7]  ;
; N/A   ; None              ; 11.003 ns       ; from_stack[7]  ; next_pc_out[7]  ;
; N/A   ; None              ; 10.993 ns       ; pc_ctrl[1]     ; next_pc_out[4]  ;
; N/A   ; None              ; 10.909 ns       ; pc_ctrl[1]     ; next_pc_out[1]  ;
; N/A   ; None              ; 10.895 ns       ; new_pc_in[5]   ; next_pc_out[5]  ;
; N/A   ; None              ; 10.824 ns       ; from_stack[4]  ; next_pc_out[4]  ;
; N/A   ; None              ; 10.736 ns       ; pc_ctrl[1]     ; next_pc_out[8]  ;
; N/A   ; None              ; 10.707 ns       ; pc_ctrl[1]     ; next_pc_out[5]  ;
; N/A   ; None              ; 10.622 ns       ; new_pc_in[1]   ; next_pc_out[1]  ;
; N/A   ; None              ; 10.545 ns       ; from_stack[5]  ; next_pc_out[5]  ;
; N/A   ; None              ; 10.484 ns       ; new_pc_in[2]   ; next_pc_out[2]  ;
; N/A   ; None              ; 10.442 ns       ; pc_ctrl[1]     ; next_pc_out[3]  ;
; N/A   ; None              ; 10.392 ns       ; from_stack[8]  ; next_pc_out[8]  ;
; N/A   ; None              ; 10.360 ns       ; new_pc_in[8]   ; next_pc_out[8]  ;
; N/A   ; None              ; 10.210 ns       ; from_stack[3]  ; next_pc_out[3]  ;
; N/A   ; None              ; 10.204 ns       ; from_stack[9]  ; next_pc_out[9]  ;
; N/A   ; None              ; 10.061 ns       ; new_pc_in[3]   ; next_pc_out[3]  ;
; N/A   ; None              ; 9.902 ns        ; pc_ctrl[0]     ; next_pc_out[10] ;
; N/A   ; None              ; 9.754 ns        ; new_pc_in[4]   ; next_pc_out[4]  ;
; N/A   ; None              ; 9.719 ns        ; from_stack[1]  ; next_pc_out[1]  ;
; N/A   ; None              ; 8.920 ns        ; pc_ctrl[0]     ; next_pc_out[6]  ;
; N/A   ; None              ; 8.366 ns        ; pc_ctrl[0]     ; next_pc_out[0]  ;
; N/A   ; None              ; 7.934 ns        ; pc_ctrl[0]     ; next_pc_out[2]  ;
; N/A   ; None              ; 7.767 ns        ; pc_ctrl[0]     ; next_pc_out[9]  ;
; N/A   ; None              ; 7.636 ns        ; pc_ctrl[0]     ; next_pc_out[4]  ;
; N/A   ; None              ; 7.489 ns        ; pc_ctrl[0]     ; next_pc_out[7]  ;
; N/A   ; None              ; 7.278 ns        ; pc_ctrl[0]     ; next_pc_out[1]  ;
; N/A   ; None              ; 7.078 ns        ; pc_ctrl[0]     ; next_pc_out[5]  ;
; N/A   ; None              ; 7.071 ns        ; pc_ctrl[0]     ; next_pc_out[8]  ;
; N/A   ; None              ; 6.941 ns        ; new_pc_in[0]   ; next_pc_out[0]  ;
; N/A   ; None              ; 6.811 ns        ; pc_ctrl[0]     ; next_pc_out[3]  ;
+-------+-------------------+-----------------+----------------+-----------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+----------------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To         ; To Clock ;
+---------------+-------------+-----------+----------------+------------+----------+
; N/A           ; None        ; 0.249 ns  ; pc_ctrl[0]     ; pc_reg[10] ; clk_in   ;
; N/A           ; None        ; 0.247 ns  ; pc_ctrl[0]     ; pc_reg[0]  ; clk_in   ;
; N/A           ; None        ; 0.110 ns  ; pc_ctrl[0]     ; pc_reg[8]  ; clk_in   ;
; N/A           ; None        ; 0.093 ns  ; new_pc_in[0]   ; pc_reg[0]  ; clk_in   ;
; N/A           ; None        ; -0.127 ns ; pc_ctrl[0]     ; pc_reg[6]  ; clk_in   ;
; N/A           ; None        ; -0.501 ns ; pc_ctrl[0]     ; pc_reg[2]  ; clk_in   ;
; N/A           ; None        ; -0.827 ns ; pc_ctrl[0]     ; pc_reg[1]  ; clk_in   ;
; N/A           ; None        ; -0.836 ns ; pc_ctrl[0]     ; pc_reg[9]  ; clk_in   ;
; N/A           ; None        ; -0.897 ns ; pc_ctrl[0]     ; pc_reg[3]  ; clk_in   ;
; N/A           ; None        ; -1.002 ns ; pc_ctrl[0]     ; pc_reg[4]  ; clk_in   ;
; N/A           ; None        ; -1.040 ns ; pc_ctrl[0]     ; pc_reg[7]  ; clk_in   ;
; N/A           ; None        ; -1.173 ns ; pc_ctrl[0]     ; pc_reg[5]  ; clk_in   ;
; N/A           ; None        ; -2.958 ns ; pc_ctrl[1]     ; pc_reg[1]  ; clk_in   ;
; N/A           ; None        ; -3.226 ns ; pc_ctrl[1]     ; pc_reg[9]  ; clk_in   ;
; N/A           ; None        ; -3.268 ns ; from_stack[1]  ; pc_reg[1]  ; clk_in   ;
; N/A           ; None        ; -3.273 ns ; from_stack[9]  ; pc_reg[9]  ; clk_in   ;
; N/A           ; None        ; -3.442 ns ; new_pc_in[10]  ; pc_reg[10] ; clk_in   ;
; N/A           ; None        ; -3.775 ns ; new_pc_in[4]   ; pc_reg[4]  ; clk_in   ;
; N/A           ; None        ; -4.012 ns ; new_pc_in[2]   ; pc_reg[2]  ; clk_in   ;
; N/A           ; None        ; -4.024 ns ; pc_ctrl[1]     ; pc_reg[5]  ; clk_in   ;
; N/A           ; None        ; -4.091 ns ; new_pc_in[6]   ; pc_reg[6]  ; clk_in   ;
; N/A           ; None        ; -4.114 ns ; new_pc_in[8]   ; pc_reg[8]  ; clk_in   ;
; N/A           ; None        ; -4.146 ns ; from_stack[8]  ; pc_reg[8]  ; clk_in   ;
; N/A           ; None        ; -4.147 ns ; new_pc_in[3]   ; pc_reg[3]  ; clk_in   ;
; N/A           ; None        ; -4.152 ns ; new_pc_in[9]   ; pc_reg[9]  ; clk_in   ;
; N/A           ; None        ; -4.157 ns ; pc_ctrl[1]     ; pc_reg[7]  ; clk_in   ;
; N/A           ; None        ; -4.163 ns ; pc_ctrl[1]     ; pc_reg[3]  ; clk_in   ;
; N/A           ; None        ; -4.171 ns ; new_pc_in[1]   ; pc_reg[1]  ; clk_in   ;
; N/A           ; None        ; -4.296 ns ; from_stack[3]  ; pc_reg[3]  ; clk_in   ;
; N/A           ; None        ; -4.471 ns ; pc_ctrl[1]     ; pc_reg[10] ; clk_in   ;
; N/A           ; None        ; -4.490 ns ; pc_ctrl[1]     ; pc_reg[8]  ; clk_in   ;
; N/A           ; None        ; -4.537 ns ; pc_ctrl[1]     ; pc_reg[0]  ; clk_in   ;
; N/A           ; None        ; -4.554 ns ; from_stack[7]  ; pc_reg[7]  ; clk_in   ;
; N/A           ; None        ; -4.602 ns ; new_pc_in[7]   ; pc_reg[7]  ; clk_in   ;
; N/A           ; None        ; -4.640 ns ; from_stack[5]  ; pc_reg[5]  ; clk_in   ;
; N/A           ; None        ; -4.709 ns ; from_stack[0]  ; pc_reg[0]  ; clk_in   ;
; N/A           ; None        ; -4.821 ns ; pc_ctrl[1]     ; pc_reg[2]  ; clk_in   ;
; N/A           ; None        ; -4.826 ns ; from_stack[2]  ; pc_reg[2]  ; clk_in   ;
; N/A           ; None        ; -4.845 ns ; from_stack[4]  ; pc_reg[4]  ; clk_in   ;
; N/A           ; None        ; -4.887 ns ; from_stack[10] ; pc_reg[10] ; clk_in   ;
; N/A           ; None        ; -4.919 ns ; from_stack[6]  ; pc_reg[6]  ; clk_in   ;
; N/A           ; None        ; -4.990 ns ; new_pc_in[5]   ; pc_reg[5]  ; clk_in   ;
; N/A           ; None        ; -5.014 ns ; pc_ctrl[1]     ; pc_reg[4]  ; clk_in   ;
; N/A           ; None        ; -5.081 ns ; pc_ctrl[1]     ; pc_reg[6]  ; clk_in   ;
+---------------+-------------+-----------+----------------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 23 13:58:45 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Prog_cnt -c Prog_cnt --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 318.37 MHz between source register "pc_reg[2]" and destination register "pc_reg[7]" (period= 3.141 ns)
    Info: + Longest register to register delay is 2.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N1; Fanout = 4; REG Node = 'pc_reg[2]'
        Info: 2: + IC(0.510 ns) + CELL(0.504 ns) = 1.014 ns; Loc. = LCCOMB_X20_Y35_N14; Fanout = 2; COMB Node = 'Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.085 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 2; COMB Node = 'Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.156 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 2; COMB Node = 'Add0~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.227 ns; Loc. = LCCOMB_X20_Y35_N20; Fanout = 2; COMB Node = 'Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X20_Y35_N22; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.708 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 1; COMB Node = 'Add0~14'
        Info: 8: + IC(0.438 ns) + CELL(0.150 ns) = 2.296 ns; Loc. = LCCOMB_X19_Y35_N8; Fanout = 2; COMB Node = 'Mux3~1'
        Info: 9: + IC(0.265 ns) + CELL(0.366 ns) = 2.927 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 4; REG Node = 'pc_reg[7]'
        Info: Total cell delay = 1.714 ns ( 58.56 % )
        Info: Total interconnect delay = 1.213 ns ( 41.44 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 4; REG Node = 'pc_reg[7]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N1; Fanout = 4; REG Node = 'pc_reg[2]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pc_reg[6]" (data pin = "pc_ctrl[1]", clock pin = "clk_in") is 5.311 ns
    Info: + Longest pin to register delay is 8.036 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D10; Fanout = 16; PIN Node = 'pc_ctrl[1]'
        Info: 2: + IC(5.227 ns) + CELL(0.420 ns) = 6.487 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 1; COMB Node = 'Mux4~0'
        Info: 3: + IC(0.649 ns) + CELL(0.420 ns) = 7.556 ns; Loc. = LCCOMB_X21_Y35_N10; Fanout = 2; COMB Node = 'Mux4~1'
        Info: 4: + IC(0.247 ns) + CELL(0.149 ns) = 7.952 ns; Loc. = LCCOMB_X21_Y35_N24; Fanout = 1; COMB Node = 'pc_reg[6]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.036 ns; Loc. = LCFF_X21_Y35_N25; Fanout = 4; REG Node = 'pc_reg[6]'
        Info: Total cell delay = 1.913 ns ( 23.81 % )
        Info: Total interconnect delay = 6.123 ns ( 76.19 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X21_Y35_N25; Fanout = 4; REG Node = 'pc_reg[6]'
        Info: Total cell delay = 1.536 ns ( 57.12 % )
        Info: Total interconnect delay = 1.153 ns ( 42.88 % )
Info: tco from clock "clk_in" to destination pin "next_pc_out[10]" through register "pc_reg[2]" is 11.477 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N1; Fanout = 4; REG Node = 'pc_reg[2]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N1; Fanout = 4; REG Node = 'pc_reg[2]'
        Info: 2: + IC(0.510 ns) + CELL(0.504 ns) = 1.014 ns; Loc. = LCCOMB_X20_Y35_N14; Fanout = 2; COMB Node = 'Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.085 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 2; COMB Node = 'Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.156 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 2; COMB Node = 'Add0~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.227 ns; Loc. = LCCOMB_X20_Y35_N20; Fanout = 2; COMB Node = 'Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X20_Y35_N22; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 2; COMB Node = 'Add0~15'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.440 ns; Loc. = LCCOMB_X20_Y35_N26; Fanout = 2; COMB Node = 'Add0~17'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.511 ns; Loc. = LCCOMB_X20_Y35_N28; Fanout = 1; COMB Node = 'Add0~19'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.921 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 1; COMB Node = 'Add0~20'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 2.319 ns; Loc. = LCCOMB_X20_Y35_N0; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 12: + IC(3.443 ns) + CELL(2.779 ns) = 8.541 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'next_pc_out[10]'
        Info: Total cell delay = 4.340 ns ( 50.81 % )
        Info: Total interconnect delay = 4.201 ns ( 49.19 % )
Info: Longest tpd from source pin "from_stack[10]" to destination pin "next_pc_out[10]" is 13.979 ns
    Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 1; PIN Node = 'from_stack[10]'
    Info: 2: + IC(5.587 ns) + CELL(0.438 ns) = 6.895 ns; Loc. = LCCOMB_X19_Y35_N6; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 3: + IC(0.442 ns) + CELL(0.420 ns) = 7.757 ns; Loc. = LCCOMB_X20_Y35_N0; Fanout = 2; COMB Node = 'Mux0~1'
    Info: 4: + IC(3.443 ns) + CELL(2.779 ns) = 13.979 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'next_pc_out[10]'
    Info: Total cell delay = 4.507 ns ( 32.24 % )
    Info: Total interconnect delay = 9.472 ns ( 67.76 % )
Info: th for register "pc_reg[10]" (data pin = "pc_ctrl[0]", clock pin = "clk_in") is 0.249 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N1; Fanout = 3; REG Node = 'pc_reg[10]'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 17; PIN Node = 'pc_ctrl[0]'
        Info: 2: + IC(1.367 ns) + CELL(0.275 ns) = 2.621 ns; Loc. = LCCOMB_X20_Y35_N0; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.705 ns; Loc. = LCFF_X20_Y35_N1; Fanout = 3; REG Node = 'pc_reg[10]'
        Info: Total cell delay = 1.338 ns ( 49.46 % )
        Info: Total interconnect delay = 1.367 ns ( 50.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Sun Jun 23 13:58:45 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


