###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi05.engin.umich.edu)
#  Generated on:      Thu Mar 30 18:28:51 2023
#  Design:            writeback_controller
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D    (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.169
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__7_ v |            |       |   0.106 |    0.013 | 
     | POSTROUTEFE_PHC0_pk_out_1__data__7 | A v -> Y v           | CLKBUFX2TR | 0.062 |   0.169 |    0.075 | 
     | clk_r_REG6_S1                      | D v                  | DFFTRX1TR  | 0.000 |   0.169 |    0.075 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin clk_r_REG9_S1/CK 
Endpoint:   clk_r_REG9_S1/D    (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.169
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__4_ v |            |       |   0.107 |    0.013 | 
     | POSTROUTEFE_PHC2_pk_out_1__data__4 | A v -> Y v           | CLKBUFX2TR | 0.062 |   0.169 |    0.075 | 
     | clk_r_REG9_S1                      | D v                  | DFFTRX1TR  | 0.000 |   0.169 |    0.075 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin clk_r_REG10_S1/CK 
Endpoint:   clk_r_REG10_S1/D   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__3_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.169
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__3_ v |            |       |   0.107 |    0.012 | 
     | POSTROUTEFE_PHC3_pk_out_1__data__3 | A v -> Y v           | CLKBUFX2TR | 0.062 |   0.169 |    0.075 | 
     | clk_r_REG10_S1                     | D v                  | DFFTRX1TR  | 0.000 |   0.169 |    0.075 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin clk_r_REG8_S1/CK 
Endpoint:   clk_r_REG8_S1/D    (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.171
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__5_ v |            |       |   0.107 |    0.010 | 
     | POSTROUTEFE_PHC1_pk_out_1__data__5 | A v -> Y v           | CLKBUFX2TR | 0.064 |   0.171 |    0.074 | 
     | clk_r_REG8_S1                      | D v                  | DFFTRX1TR  | 0.000 |   0.171 |    0.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/D    (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.171
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__6_ v |            |       |   0.107 |    0.010 | 
     | POSTROUTEFE_PHC4_pk_out_1__data__6 | A v -> Y v           | CLKBUFX2TR | 0.064 |   0.171 |    0.074 | 
     | clk_r_REG7_S1                      | D v                  | DFFTRX1TR  | 0.000 |   0.171 |    0.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/D   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.171
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__2_ v |            |       |   0.106 |    0.009 | 
     | POSTROUTEFE_PHC5_pk_out_1__data__2 | A v -> Y v           | CLKBUFX2TR | 0.065 |   0.171 |    0.074 | 
     | clk_r_REG11_S1                     | D v                  | DFFTRX1TR  | 0.000 |   0.171 |    0.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/D   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.175
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__1_ v |            |       |   0.109 |    0.008 | 
     | POSTROUTEFE_PHC7_pk_out_1__data__1 | A v -> Y v           | CLKBUFX2TR | 0.066 |   0.175 |    0.074 | 
     | clk_r_REG12_S1                     | D v                  | DFFTRX1TR  | 0.000 |   0.175 |    0.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin clk_r_REG13_S1/CK 
Endpoint:   clk_r_REG13_S1/D   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.175
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__0_ v |            |       |   0.106 |    0.003 | 
     | POSTROUTEFE_PHC6_pk_out_1__data__0 | A v -> Y v           | CLKBUFX2TR | 0.069 |   0.175 |    0.073 | 
     | clk_r_REG13_S1                     | D v                  | DFFTRX1TR  | 0.000 |   0.175 |    0.073 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin clk_r_REG5_S1_IP/CK 
Endpoint:   clk_r_REG5_S1_IP/D     (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__PE_state__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.195
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_1__PE_state__0_ v |            |       |   0.109 |   -0.010 | 
     | U59              | B v -> Y ^               | NAND3BX1TR | 0.058 |   0.167 |    0.047 | 
     | U42              | A ^ -> Y v               | INVX1TR    | 0.028 |   0.195 |    0.075 | 
     | clk_r_REG5_S1_IP | D v                      | DFFTRX2TR  | 0.000 |   0.195 |    0.075 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin clk_r_REG3_S1_IP/CK 
Endpoint:   clk_r_REG3_S1_IP/D     (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_2__PE_state__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.204
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_2__PE_state__0_ v |            |       |   0.109 |   -0.024 | 
     | U58              | B v -> Y ^               | NAND3BX1TR | 0.059 |   0.168 |    0.035 | 
     | U44              | A ^ -> Y v               | INVX1TR    | 0.037 |   0.204 |    0.072 | 
     | clk_r_REG3_S1_IP | D v                      | DFFTRX1TR  | 0.000 |   0.204 |    0.072 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin clk_r_REG0_S1_IP/CK 
Endpoint:   clk_r_REG0_S1_IP/D     (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_3__PE_state__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.070
  Arrival Time                  0.220
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +---------------------------------------------------------------------------------------+ 
     |     Instance     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                  |                          |            |       |  Time   |   Time   | 
     |------------------+--------------------------+------------+-------+---------+----------| 
     |                  | pk_out_3__PE_state__0_ v |            |       |   0.108 |   -0.042 | 
     | U60              | B v -> Y ^               | NAND3BX1TR | 0.066 |   0.174 |    0.024 | 
     | U41              | A ^ -> Y v               | INVX1TR    | 0.046 |   0.220 |    0.070 | 
     | clk_r_REG0_S1_IP | D v                      | DFFTRX1TR  | 0.000 |   0.220 |    0.070 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin clk_r_REG4_S2_IP/CK 
Endpoint:   clk_r_REG4_S2_IP/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S1_IP/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.241
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG3_S1_IP | CK ^        |           |       |   0.000 |   -0.217 | 
     | clk_r_REG3_S1_IP | CK ^ -> Q ^ | DFFTRX1TR | 0.241 |   0.241 |    0.024 | 
     | clk_r_REG4_S2_IP | D ^         | DFFTRX1TR | 0.000 |   0.241 |    0.024 | 
     +-------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin clk_r_REG2_S3_IP/CK 
Endpoint:   clk_r_REG2_S3_IP/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG1_S2_IP/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.075
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.025
  Arrival Time                  0.246
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG1_S2_IP | CK ^        |           |       |   0.000 |   -0.221 | 
     | clk_r_REG1_S2_IP | CK ^ -> Q ^ | DFFTRX1TR | 0.246 |   0.246 |    0.025 | 
     | clk_r_REG2_S3_IP | D ^         | DFFTRX2TR | 0.000 |   0.246 |    0.025 | 
     +-------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin clk_r_REG1_S2_IP/CK 
Endpoint:   clk_r_REG1_S2_IP/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG0_S1_IP/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.019
  Arrival Time                  0.264
  Slack Time                    0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG0_S1_IP | CK ^        |           |       |   0.000 |   -0.245 | 
     | clk_r_REG0_S1_IP | CK ^ -> Q ^ | DFFTRX1TR | 0.264 |   0.264 |    0.019 | 
     | clk_r_REG1_S2_IP | D ^         | DFFTRX1TR | 0.000 |   0.264 |    0.019 | 
     +-------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin clk_r_REG0_S1_IP/CK 
Endpoint:   clk_r_REG0_S1_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.257
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.129 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.003 | 
     | clk_r_REG0_S1_IP | RN ^       | DFFTRX1TR  | 0.001 |   0.257 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin clk_r_REG1_S2_IP/CK 
Endpoint:   clk_r_REG1_S2_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.258
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.130 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.002 | 
     | clk_r_REG1_S2_IP | RN ^       | DFFTRX1TR  | 0.002 |   0.258 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin clk_r_REG2_S3_IP/CK 
Endpoint:   clk_r_REG2_S3_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.258
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.130 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.002 | 
     | clk_r_REG2_S3_IP | RN ^       | DFFTRX2TR  | 0.002 |   0.258 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin clk_r_REG3_S1_IP/CK 
Endpoint:   clk_r_REG3_S1_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.258
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.130 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.002 | 
     | clk_r_REG3_S1_IP | RN ^       | DFFTRX1TR  | 0.002 |   0.258 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin clk_r_REG4_S2_IP/CK 
Endpoint:   clk_r_REG4_S2_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.131 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.001 | 
     | clk_r_REG4_S2_IP | RN ^       | DFFTRX1TR  | 0.002 |   0.259 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin clk_r_REG5_S1_IP/CK 
Endpoint:   clk_r_REG5_S1_IP/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                  |            |            |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+---------+----------| 
     |                  | reset v    |            |       |   0.124 |   -0.131 | 
     | U39              | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.001 | 
     | clk_r_REG5_S1_IP | RN ^       | DFFTRX2TR  | 0.003 |   0.259 |    0.004 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset v    |            |       |   0.124 |   -0.132 | 
     | U39           | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG6_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset v    |            |       |   0.124 |   -0.132 | 
     | U39           | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG7_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin clk_r_REG8_S1/CK 
Endpoint:   clk_r_REG8_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset v    |            |       |   0.124 |   -0.132 | 
     | U39           | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG8_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin clk_r_REG9_S1/CK 
Endpoint:   clk_r_REG9_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +----------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |               |            |            |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+---------+----------| 
     |               | reset v    |            |       |   0.124 |   -0.132 | 
     | U39           | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG9_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset v    |            |       |   0.124 |   -0.132 | 
     | U39            | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG11_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin clk_r_REG10_S1/CK 
Endpoint:   clk_r_REG10_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.259
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset v    |            |       |   0.124 |   -0.132 | 
     | U39            | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG10_S1 | RN ^       | DFFTRX1TR  | 0.003 |   0.259 |    0.004 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin clk_r_REG13_S1/CK 
Endpoint:   clk_r_REG13_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.260
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset v    |            |       |   0.124 |   -0.132 | 
     | U39            | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG13_S1 | RN ^       | DFFTRX1TR  | 0.004 |   0.260 |    0.004 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.096
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.004
  Arrival Time                  0.260
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +-----------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                |            |            |       |  Time   |   Time   | 
     |----------------+------------+------------+-------+---------+----------| 
     |                | reset v    |            |       |   0.124 |   -0.132 | 
     | U39            | A v -> Y ^ | CLKINVX2TR | 0.132 |   0.256 |    0.000 | 
     | clk_r_REG12_S1 | RN ^       | DFFTRX1TR  | 0.004 |   0.260 |    0.004 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[1]   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.307
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.125
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__1_ v |           |       |   0.125 |   -0.182 | 
     | U30      | A1 v -> Y ^          | AOI22X1TR | 0.085 |   0.210 |   -0.097 | 
     | U56      | A ^ -> Y v           | NAND2X1TR | 0.097 |   0.306 |   -0.000 | 
     |          | DRAM_in3_Data[1] v   |           | 0.000 |   0.307 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[0]   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.335
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__0_ v |           |       |   0.124 |   -0.212 | 
     | U33      | A1 v -> Y ^          | AOI22X1TR | 0.092 |   0.216 |   -0.119 | 
     | U50      | A ^ -> Y v           | NAND2X1TR | 0.119 |   0.335 |   -0.000 | 
     |          | DRAM_in3_Data[0] v   |           | 0.000 |   0.335 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[2]   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.343
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.154
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__2_ ^ |           |       |   0.154 |   -0.189 | 
     | U27      | A1 ^ -> Y v          | AOI22X1TR | 0.046 |   0.200 |   -0.143 | 
     | U55      | A v -> Y ^           | NAND2X1TR | 0.143 |   0.343 |   -0.000 | 
     |          | DRAM_in3_Data[2] ^   |           | 0.000 |   0.343 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[6]   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__6_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.351
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.135
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__6_ ^ |           |       |   0.135 |   -0.216 | 
     | U15      | A1 ^ -> Y v          | AOI22X1TR | 0.071 |   0.206 |   -0.144 | 
     | U53      | A v -> Y ^           | NAND2X2TR | 0.143 |   0.349 |   -0.002 | 
     |          | DRAM_in3_Data[6] ^   |           | 0.002 |   0.351 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[7]   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__7_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.362
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.140
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__7_ ^ |           |       |   0.140 |   -0.222 | 
     | U10      | A1 ^ -> Y v          | AOI22X1TR | 0.072 |   0.213 |   -0.150 | 
     | U49      | A v -> Y ^           | NAND2X2TR | 0.148 |   0.360 |   -0.002 | 
     |          | DRAM_in3_Data[7] ^   |           | 0.002 |   0.362 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[3]   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.377
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__3_ ^ |           |       |   0.151 |   -0.226 | 
     | U24      | A1 ^ -> Y v          | AOI22X1TR | 0.041 |   0.192 |   -0.185 | 
     | U54      | A v -> Y ^           | NAND2X1TR | 0.185 |   0.377 |   -0.000 | 
     |          | DRAM_in3_Data[3] ^   |           | 0.000 |   0.377 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[4]   (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.419
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__4_ v |           |       |   0.123 |   -0.296 | 
     | U21      | A1 v -> Y ^          | AOI22X1TR | 0.131 |   0.255 |   -0.165 | 
     | U52      | A ^ -> Y v           | NAND2X1TR | 0.164 |   0.419 |   -0.001 | 
     |          | DRAM_in3_Data[4] v   |           | 0.001 |   0.419 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_Data[5]   (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__data__5_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.433
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.142
     +--------------------------------------------------------------------------+ 
     | Instance |         Arc          |   Cell    | Delay | Arrival | Required | 
     |          |                      |           |       |  Time   |   Time   | 
     |----------+----------------------+-----------+-------+---------+----------| 
     |          | pk_out_0__data__5_ ^ |           |       |   0.142 |   -0.290 | 
     | U18      | A1 ^ -> Y v          | AOI22X1TR | 0.056 |   0.198 |   -0.234 | 
     | U51      | A v -> Y ^           | NAND2X1TR | 0.233 |   0.431 |   -0.001 | 
     |          | DRAM_in3_Data[5] ^   |           | 0.001 |   0.433 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   DRAM_in3_WEN        (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG2_S3_IP/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.481
  Slack Time                    0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                  |                |           |       |  Time   |   Time   | 
     |------------------+----------------+-----------+-------+---------+----------| 
     | clk_r_REG2_S3_IP | CK ^           |           |       |   0.000 |   -0.481 | 
     | clk_r_REG2_S3_IP | CK ^ -> QN ^   | DFFTRX2TR | 0.355 |   0.355 |   -0.126 | 
     | U57              | B ^ -> Y v     | NAND2X1TR | 0.125 |   0.480 |   -0.001 | 
     |                  | DRAM_in3_WEN v |           | 0.001 |   0.481 |    0.000 | 
     +----------------------------------------------------------------------------+ 

