<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="MergeSort" solutionName="solution1" date="2022-12-09T10:27:50.626+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_7_1' (mergesort.c:5:31) in function 'mergeSort' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="MergeSort" solutionName="solution1" date="2022-12-09T10:27:47.216+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (mergesort.c:11:19) in function 'mergeSort' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="MergeSort" solutionName="solution1" date="2022-12-09T10:27:47.185+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/interrupt -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BRESP -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RRESP -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RDATA -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARADDR -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WSTRB -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WDATA -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWADDR -into $array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_group3_top/AESL_inst_group3/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_group3_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/LENGTH_array_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/LENGTH_array_size -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/LENGTH_output_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_group3_top/control_INTERRUPT -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_BRESP -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_BREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_BVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_RRESP -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_RDATA -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_RREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_RVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_ARREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_ARVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_ARADDR -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_WSTRB -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_WDATA -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_WREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_WVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_AWREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_AWVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_group3_top/control_AWADDR -into $tb_array_r__array_size__output_r__return_group -radix hex&#xD;&#xA;## save_wave_config group3.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;1665000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1725 ns : File &quot;E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="MergeSort" solutionName="solution1" date="2022-12-09T11:16:30.878+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
