{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541748806100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541748806101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 15:33:25 2018 " "Processing started: Fri Nov 09 15:33:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541748806101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541748806101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu16 -c Alu16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu16 -c Alu16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541748806101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1541748806500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu16 " "Found entity 1: Alu16" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541748806556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541748806556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu16 " "Elaborating entity \"Alu16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541748806603 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alu16.v(14) " "Verilog HDL Case Statement warning at Alu16.v(14): incomplete case statement has no default case item" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1541748806607 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S Alu16.v(13) " "Verilog HDL Always Construct warning at Alu16.v(13): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541748806607 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B Alu16.v(13) " "Verilog HDL Always Construct warning at Alu16.v(13): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541748806607 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A Alu16.v(13) " "Verilog HDL Always Construct warning at Alu16.v(13): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541748806607 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(24) " "Verilog HDL assignment warning at Alu16.v(24): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541748806607 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(25) " "Verilog HDL assignment warning at Alu16.v(25): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(26) " "Verilog HDL assignment warning at Alu16.v(26): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C Alu16.v(19) " "Verilog HDL Always Construct warning at Alu16.v(19): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d Alu16.v(19) " "Verilog HDL Always Construct warning at Alu16.v(19): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Alu16.v(19) " "Inferred latch for \"C\" at Alu16.v(19)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] Alu16.v(13) " "Inferred latch for \"A\[0\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] Alu16.v(13) " "Inferred latch for \"A\[1\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] Alu16.v(13) " "Inferred latch for \"A\[2\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] Alu16.v(13) " "Inferred latch for \"A\[3\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] Alu16.v(13) " "Inferred latch for \"A\[4\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806608 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] Alu16.v(13) " "Inferred latch for \"A\[5\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] Alu16.v(13) " "Inferred latch for \"A\[6\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] Alu16.v(13) " "Inferred latch for \"A\[7\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] Alu16.v(13) " "Inferred latch for \"A\[8\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] Alu16.v(13) " "Inferred latch for \"A\[9\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] Alu16.v(13) " "Inferred latch for \"A\[10\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] Alu16.v(13) " "Inferred latch for \"A\[11\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] Alu16.v(13) " "Inferred latch for \"A\[12\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] Alu16.v(13) " "Inferred latch for \"A\[13\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] Alu16.v(13) " "Inferred latch for \"A\[14\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] Alu16.v(13) " "Inferred latch for \"A\[15\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[16\] Alu16.v(13) " "Inferred latch for \"A\[16\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806609 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] Alu16.v(13) " "Inferred latch for \"B\[0\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] Alu16.v(13) " "Inferred latch for \"B\[1\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] Alu16.v(13) " "Inferred latch for \"B\[2\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] Alu16.v(13) " "Inferred latch for \"B\[3\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] Alu16.v(13) " "Inferred latch for \"B\[4\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] Alu16.v(13) " "Inferred latch for \"B\[5\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] Alu16.v(13) " "Inferred latch for \"B\[6\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] Alu16.v(13) " "Inferred latch for \"B\[7\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] Alu16.v(13) " "Inferred latch for \"B\[8\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] Alu16.v(13) " "Inferred latch for \"B\[9\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] Alu16.v(13) " "Inferred latch for \"B\[10\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] Alu16.v(13) " "Inferred latch for \"B\[11\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] Alu16.v(13) " "Inferred latch for \"B\[12\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] Alu16.v(13) " "Inferred latch for \"B\[13\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] Alu16.v(13) " "Inferred latch for \"B\[14\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806610 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] Alu16.v(13) " "Inferred latch for \"B\[15\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[16\] Alu16.v(13) " "Inferred latch for \"B\[16\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Alu16.v(13) " "Inferred latch for \"S\[0\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Alu16.v(13) " "Inferred latch for \"S\[1\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Alu16.v(13) " "Inferred latch for \"S\[2\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Alu16.v(13) " "Inferred latch for \"S\[3\]\" at Alu16.v(13)" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541748806611 "|Alu16"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "A\[16\] A\[15\] " "Duplicate LATCH primitive \"A\[16\]\" merged with LATCH primitive \"A\[15\]\"" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541748806924 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "B\[16\] B\[15\] " "Duplicate LATCH primitive \"B\[16\]\" merged with LATCH primitive \"B\[15\]\"" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541748806924 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1541748806924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\$latch " "Latch C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[3\] " "Ports D and ENA on the latch are fed by the same signal S\[3\]" {  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541748806925 ""}  } { { "Alu16.v" "" { Text "C:/Users/Administrator/Desktop/Project/Alu16/Alu16.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541748806925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541748807492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541748807492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541748807541 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541748807541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541748807541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541748807541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541748807563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 15:33:27 2018 " "Processing ended: Fri Nov 09 15:33:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541748807563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541748807563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541748807563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541748807563 ""}
