(S (NP (NP (NP (JJ Contemporary) (NN field)) (HYPH -) (NP (JJ programmable) (NN gate) (NNS arrays))) (-LRB- -LRB-) (NP (NNS FPGAs)) (-RRB- -RRB-)) (VP (VBP are) (NP (ADJP (JJ predestined) (PP (IN for) (NP (NP (DT the) (NN application)) (PP (IN of) (NP (JJ finite) (NN impulse) (NN response) (PRN (-LRB- -LRB-) (NP (NN FIR)) (-RRB- -RRB-))))))) (NNS filters))) (. .))
(S (NP (NP (NP (PRP$ Their) (ADJP (VBN embedded)) (NML (JJ digital) (NN signal)) (NN processing)) (-LRB- -LRB-) (NP (NNP DSP)) (-RRB- -RRB-)) (SBAR (S (VP (VBZ blocks) (PP (IN for) (S (VP (VB multiply)))))))) (HYPH -) (VP (VBP accumulate) (SBAR (S (NP (NNS operations)) (VP (VBP enable) (NP (JJ efficient) (NML (VBN fixed) (HYPH -) (NN point)) (NNS computations)) (, ,) (PP (IN in) (NP (NP (NNS cases)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NN filter) (NN structure)) (VP (VBZ is) (ADVP (RB accurately)) (VP (VBN mapped) (PP (IN to) (NP (DT the) (JJ dedicated) (NN hardware) (NN architecture))))))))))))) (. .))
(S (NP (DT This) (JJ brief)) (VP (VBZ presents) (NP (NP (DT a) (JJ generic) (JJ systolic) (NN structure)) (PP (IN for) (NP (NML (JJ high) (HYPH -) (NN order)) (NN FIR) (NNS filters)))) (, ,) (S (ADVP (RB efficiently)) (VP (VBG exploiting) (NP (NP (DT the) (NN hardware) (NNS resources)) (PP (IN of) (NP (NP (DT an) (NN FPGA)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN routability) (CC and) (NN timing))))))))))) (. .))
(S (SBAR (IN Although) (S (NP (DT this)) (VP (VBZ seems) (S (VP (TO to) (VP (VB be) (NP (DT an) (ADJP (RB easily) (JJ implementable)) (NN task)))))))) (, ,) (NP (DT the) (NN synthesizing) (NNS tools)) (VP (VBP require) (NP (NP (DT an) (NN adaptation)) (PP (IN of) (NP (NP (DT the) (JJ straightforward) (JJ digital) (NN filter) (NN implementation)) (PP (IN for) (NP (DT an) (JJ optimal) (NN mapping))))))) (. .))
(S (S (VP (VBG Using) (NP (NP (DT the) (NN example)) (PP (IN of) (NP (DT a) (JJ symmetric) (NN FIR) (NN filter)))) (PP (IN with) (NP (CD 90) (NNS taps))))) (, ,) (NP (PRP we)) (VP (VBP demonstrate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (NP (DT the) (VBN proposed) (NN structure)) (PP (IN with) (NP (NP (NNS FPGAs)) (PP (IN from) (NP (NNP Xilinx) (CC and) (NNP Altera))))))))) (. .))
(S (NP (DT The) (NN implementation)) (VP (VP (VBZ utilizes) (NP (NP (QP (JJR less) (IN than) (CD 1)) (NN %)) (PP (IN of) (NP (NN slice) (NN logic))))) (CC and) (VP (VBZ runs) (PP (IN at) (NP (NN clock) (NNS frequencies))) (NP (QP (IN up) (IN to) (CD 526)) (NN MHz)))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NP (DT an) (NN enhancement)) (PP (IN of) (NP (DT the) (NN structure)))) (ADVP (RB ultimately)) (VP (VBZ provides) (NP (NP (DT an) (JJ extended) (JJ dynamic) (NN range)) (PP (IN for) (NP (NP (DT the) (VBN quantized) (NNS coefficients)) (PP (IN without) (NP (NP (DT the) (NNS costs)) (PP (IN of) (NP (JJ additional) (NN slice) (NN logic))))))))) (. .))
