# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do module_8bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/module_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity module_8bits
# -- Compiling architecture arch of module_8bits
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/module_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity module_control
# -- Compiling architecture arch of module_control
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/module_datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity module_datapath
# -- Compiling architecture arch of module_datapath
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/reg_pp_wbits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity reg_pp_Wbits
# -- Compiling architecture arch_1 of reg_pp_Wbits
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/counter_wbits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter_Wbits
# -- Compiling architecture arch_1 of counter_Wbits
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/multiplier_as.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_as
# -- Compiling architecture arch of multiplier_as
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity adder
# -- Compiling architecture arch of adder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/halfadder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity halfadder
# -- Compiling architecture arch of halfadder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture arch of fulladder
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/sub_wbits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sub_Wbits
# -- Compiling architecture arch of sub_Wbits
# vcom -93 -work work {E:/Projeto de Sistemas Digitais/M3/module_8bits/less_than.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity less_than
# -- Compiling architecture arch of less_than
# 
vsim -voptargs=+acc work.module_8bits
# vsim -voptargs=+acc work.module_8bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.module_8bits(arch)
# Loading work.module_control(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.module_datapath(arch)
# Loading ieee.std_logic_signed(body)
# Loading work.reg_pp_wbits(arch_1)
# Loading work.counter_wbits(arch_1)
# Loading work.multiplier_as(arch)
# Loading work.adder(arch)
# Loading work.halfadder(arch)
# Loading work.fulladder(arch)
# Loading work.sub_wbits(arch)
# Loading work.less_than(arch)
add wave -position insertpoint  \
sim:/module_8bits/i_A \
sim:/module_8bits/i_B \
sim:/module_8bits/i_clk \
sim:/module_8bits/i_clrn \
sim:/module_8bits/i_startn \
sim:/module_8bits/o_S \
sim:/module_8bits/o_rdy
force -freeze sim:/module_8bits/i_clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/module_8bits/i_clrn 1 0
force -freeze sim:/module_8bits/i_startn 1 0
force -freeze sim:/module_8bits/i_A 00010010 0
force -freeze sim:/module_8bits/i_B 00001101 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /module_8bits/u_datapath/u_less_than
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /module_8bits/u_datapath/u_less_than
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /module_8bits/u_datapath/u_less_than
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /module_8bits/u_datapath/u_less_than
force -freeze sim:/module_8bits/i_startn 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /module_8bits/u_datapath/u_less_than
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 3  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 13  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 14  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 15  Instance: /module_8bits/u_datapath/u_AsubMultRes
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 16  Instance: /module_8bits/u_datapath/u_AsubMultRes
force -freeze sim:/module_8bits/i_startn 1 0
run
run
run
run
run
run
run
force -freeze sim:/module_8bits/i_A 00010010 0
force -freeze sim:/module_8bits/i_A 00010110 0
force -freeze sim:/module_8bits/i_B 00000011 0
run
force -freeze sim:/module_8bits/i_startn 0 0
run
force -freeze sim:/module_8bits/i_startn 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
