<stg><name>Rgb2ycbcr</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="2">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="11">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="11" to="3">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %ycbcr_data_stream_0_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:1  %empty_110 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_2_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_1_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, [8 x i8]* @str111) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:3  %empty_112 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_0_V, [8 x i8]* @str108, i32 0, i32 0, i32 0, [8 x i8]* @str108) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4  %rgb_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_cols_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="rgb_cols_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:5  %rgb_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_rows_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="rgb_rows_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6  br label %bb27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb27:0  %t_V_2 = phi i12 [ 0, %entry ], [ %i_V, %bb24 ] ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb27:1  %exitcond3 = icmp eq i12 %t_V_2, %rgb_rows_V_read_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb27:2  %i_V = add i12 %t_V_2, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb27:3  br i1 %exitcond3, label %return, label %bb24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb24:0  %t_V = phi i12 [ %j_V, %bb1_ifconv ], [ 0, %bb27 ] ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb24:1  %exitcond = icmp eq i12 %t_V, %rgb_cols_V_read_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb24:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb24:3  br i1 %exitcond, label %bb27, label %bb1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:2  %tmp_11 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_0_V) ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:3  %tmp_12 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_1_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:4  %tmp_13 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_2_V) ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="14" op_0_bw="8">
<![CDATA[
bb1_ifconv:6  %OP2_V_1_cast = zext i8 %tmp_12 to i14          ; <i14> [#uses=2]

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="13" op_0_bw="8">
<![CDATA[
bb1_ifconv:7  %OP2_V_2_cast = zext i8 %tmp_11 to i13          ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1_ifconv:10  %r_V_9 = mul i13 %OP2_V_2_cast, 11              ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:20  %r_V_14 = mul i14 %OP2_V_1_cast, 27             ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1_ifconv:10  %r_V_9 = mul i13 %OP2_V_2_cast, 11              ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:20  %r_V_14 = mul i14 %OP2_V_1_cast, 27             ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="37" st_id="7" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:9  %r_V_8 = mul i14 %OP2_V_1_cast, 21              ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1_ifconv:10  %r_V_9 = mul i13 %OP2_V_2_cast, 11              ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:20  %r_V_14 = mul i14 %OP2_V_1_cast, 27             ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="11" op_0_bw="8">
<![CDATA[
bb1_ifconv:5  %OP2_V_cast1 = zext i8 %tmp_13 to i11           ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_cast1"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:9  %r_V_8 = mul i14 %OP2_V_1_cast, 21              ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="14" op_0_bw="13">
<![CDATA[
bb1_ifconv:11  %rhs_V_cast = zext i13 %r_V_9 to i14            ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:12  %r_V_10 = sub i14 -8192, %rhs_V_cast            ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
bb1_ifconv:17  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_13, i2 0) ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="11" op_0_bw="10">
<![CDATA[
bb1_ifconv:18  %p_shl8_cast = zext i10 %p_shl8 to i11          ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1_ifconv:19  %r_V_13 = add i11 %p_shl8_cast, %OP2_V_cast1    ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="8" op_3_bw="5">
<![CDATA[
bb1_ifconv:21  %r_V_15 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i8.i5(i1 true, i8 %tmp_11, i5 0) ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="15" op_0_bw="14">
<![CDATA[
bb1_ifconv:22  %lhs_V_2_cast = zext i14 %r_V_15 to i15         ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="15" op_0_bw="14">
<![CDATA[
bb1_ifconv:23  %rhs_V_4_cast = zext i14 %r_V_14 to i15         ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1_ifconv:24  %r_V_16 = sub i15 %lhs_V_2_cast, %rhs_V_4_cast  ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:9  %r_V_8 = mul i14 %OP2_V_1_cast, 21              ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:13  %r_V_11 = sub i14 %r_V_10, %r_V_8               ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="15" op_0_bw="11">
<![CDATA[
bb1_ifconv:25  %rhs_V_5_cast = zext i11 %r_V_13 to i15         ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1_ifconv:26  %r_V_17 = sub i15 %r_V_16, %rhs_V_5_cast        ; <i15> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1_ifconv:27  %tmp = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %r_V_17, i32 6, i32 14) ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="9">
<![CDATA[
bb1_ifconv:28  %ret_V_cast = sext i9 %tmp to i10               ; <i10> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
bb1_ifconv:29  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %r_V_17, i32 14) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="15">
<![CDATA[
bb1_ifconv:30  %tmp_5 = trunc i15 %r_V_17 to i6                ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1_ifconv:31  %ret_V = add i10 %ret_V_cast, 1                 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb1_ifconv:32  %tmp_2 = icmp eq i6 %tmp_5, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
bb1_ifconv:8  %r_V = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_13, i5 0) ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="13">
<![CDATA[
bb1_ifconv:14  %rhs_V_2_cast = zext i13 %r_V to i14            ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1_ifconv:15  %r_V_12 = add i14 %r_V_11, %rhs_V_2_cast        ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1_ifconv:16  %out_pixel_val_1 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %r_V_12, i32 6, i32 13) ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="out_pixel_val_1"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
bb1_ifconv:33  %p_2 = select i1 %tmp_2, i10 %ret_V_cast, i10 %ret_V ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
bb1_ifconv:34  %ret_V_1 = select i1 %tmp_4, i10 %p_2, i10 %ret_V_cast ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="10">
<![CDATA[
bb1_ifconv:35  %out_pixel_val_2 = trunc i10 %ret_V_1 to i8     ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="out_pixel_val_2"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:36  %tmp_6 = icmp ugt i8 %out_pixel_val_2, 85       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:37  %tmp_7 = icmp ult i8 %out_pixel_val_2, -113     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:38  %tmp_8 = icmp ugt i8 %out_pixel_val_1, -121     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1_ifconv:39  %tmp_9 = icmp ult i8 %out_pixel_val_1, -66      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb1_ifconv:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str44) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb1_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1_ifconv:40  %tmp2 = and i1 %tmp_6, %tmp_7                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1_ifconv:41  %tmp3 = and i1 %tmp_8, %tmp_9                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1_ifconv:42  %or_cond7 = and i1 %tmp3, %tmp2                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="1">
<![CDATA[
bb1_ifconv:43  %pixel_out_val = sext i1 %or_cond7 to i8        ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1_ifconv:44  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %ycbcr_data_stream_0_V, i8 %pixel_out_val)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb1_ifconv:45  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str44, i32 %tmp_3) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
bb1_ifconv:46  br label %bb24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
