Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Mon Sep 29 15:59:25 2014
| Host         : nova.ece.ucsb.edu running 64-bit CentOS release 6.5 (Final)
| Command      : report_timing_summary -warn_on_violation -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb
| Design       : system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 1886 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.229        0.000                      0                 5871        0.043        0.000                      0                 5871        3.000        0.000                       0                  2210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
clock_rtl                                  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
sys_clk_pin                                {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_system_clk_wiz_1_0                    2.229        0.000                      0                 5577        0.117        0.000                      0                 5577        3.750        0.000                       0                  1888  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                  3.000        0.000                       0                     3  
  clk_out1_system_clk_wiz_1_0_1                  2.230        0.000                      0                 5577        0.117        0.000                      0                 5577        3.750        0.000                       0                  1888  
  clkfbout_system_clk_wiz_1_0_1                                                                                                                                                              7.845        0.000                       0                     3  
system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.354        0.000                      0                  241        0.117        0.000                      0                  241       15.686        0.000                       0                   275  
system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       11.276        0.000                      0                   49        0.263        0.000                      0                   49       16.167        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_1_0_1  clk_out1_system_clk_wiz_1_0          2.229        0.000                      0                 5577        0.043        0.000                      0                 5577  
clk_out1_system_clk_wiz_1_0    clk_out1_system_clk_wiz_1_0_1        2.229        0.000                      0                 5577        0.043        0.000                      0                 5577  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_out1_system_clk_wiz_1_0                clk_out1_system_clk_wiz_1_0                      8.352        0.000                      0                    2        0.366        0.000                      0                    2  
**async_default**                          clk_out1_system_clk_wiz_1_0_1              clk_out1_system_clk_wiz_1_0                      8.352        0.000                      0                    2        0.291        0.000                      0                    2  
**async_default**                          clk_out1_system_clk_wiz_1_0                clk_out1_system_clk_wiz_1_0_1                    8.352        0.000                      0                    2        0.291        0.000                      0                    2  
**async_default**                          clk_out1_system_clk_wiz_1_0_1              clk_out1_system_clk_wiz_1_0_1                    8.353        0.000                      0                    2        0.366        0.000                      0                    2  
**async_default**                          system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       13.939        0.000                      0                    2        0.826        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.935ns (26.767%)  route 5.294ns (73.233%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.605    -0.935    system_i/microblaze_0/U0/Clk
    SLICE_X70Y130                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.478    -0.457 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           1.469     1.012    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Branch_CMP_Op1[1]
    SLICE_X73Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.313 r  system_i/microblaze_0/U0/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].nibble_Zero_reg
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.711 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.711    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/CI
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.825 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.825    system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.096 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6_CARRY4/CO[0]
                         net (fo=46, routed)          1.376     3.473    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr2
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.373     3.846 r  system_i/microblaze_0/U0/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.448     6.294    system_i/microblaze_0_local_memory/lmb_bram/addrb[4]
    RAMB36_X3Y27         RAMB36E1                                     r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.624     8.604    system_i/microblaze_0_local_memory/lmb_bram/clkb
    RAMB36_X3Y27                                                      r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.560     9.163    
                         clock uncertainty           -0.074     9.089    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.523    system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.582    -0.582    system_i/microblaze_0/U0/Clk
    SLICE_X77Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/Q
                         net (fo=2, routed)           0.065    -0.376    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii
    SLICE_X76Y129        LUT3 (Prop_lut3_I0_O)        0.045    -0.331 r  system_i/microblaze_0/U0/ex_read_imm_reg_i_1/O
                         net (fo=17, routed)          0.000    -0.331    system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Read_Imm_Reg
    SLICE_X76Y129        FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.853    -0.820    system_i/microblaze_0/U0/Clk
    SLICE_X76Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/C
                         clock pessimism              0.251    -0.569    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.448    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y26     system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y130    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y130    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y17   system_i/clk_wiz_1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.935ns (26.767%)  route 5.294ns (73.233%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.605    -0.935    system_i/microblaze_0/U0/Clk
    SLICE_X70Y130                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.478    -0.457 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           1.469     1.012    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Branch_CMP_Op1[1]
    SLICE_X73Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.313 r  system_i/microblaze_0/U0/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].nibble_Zero_reg
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.711 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.711    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/CI
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.825 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.825    system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.096 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6_CARRY4/CO[0]
                         net (fo=46, routed)          1.376     3.473    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr2
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.373     3.846 r  system_i/microblaze_0/U0/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.448     6.294    system_i/microblaze_0_local_memory/lmb_bram/addrb[4]
    RAMB36_X3Y27         RAMB36E1                                     r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.624     8.604    system_i/microblaze_0_local_memory/lmb_bram/clkb
    RAMB36_X3Y27                                                      r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.560     9.163    
                         clock uncertainty           -0.074     9.090    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.524    system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.582    -0.582    system_i/microblaze_0/U0/Clk
    SLICE_X77Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/Q
                         net (fo=2, routed)           0.065    -0.376    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii
    SLICE_X76Y129        LUT3 (Prop_lut3_I0_O)        0.045    -0.331 r  system_i/microblaze_0/U0/ex_read_imm_reg_i_1/O
                         net (fo=17, routed)          0.000    -0.331    system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Read_Imm_Reg
    SLICE_X76Y129        FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.853    -0.820    system_i/microblaze_0/U0/Clk
    SLICE_X76Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/C
                         clock pessimism              0.251    -0.569    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.448    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y26     system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y130    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y130    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0_1
  To Clock:  clkfbout_system_clk_wiz_1_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y17   system_i/clk_wiz_1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.081%)  route 2.346ns (76.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 20.137 - 16.667 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         1.716     3.892    system_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X83Y146                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456     4.348 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           1.295     5.643    system_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]
    SLICE_X83Y146        LUT6 (Prop_lut6_I1_O)        0.124     5.767 r  system_i/mdm_1/U0/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.580     6.347    system_i/mdm_1/U0/n_0_SYNC_FDRE_i_2
    SLICE_X83Y145        LUT5 (Prop_lut5_I2_O)        0.124     6.471 r  system_i/mdm_1/U0/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.471     6.942    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X83Y144        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.449    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.540 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         1.597    20.137    system_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X83Y144                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.396    20.533    
                         clock uncertainty           -0.035    20.498    
    SLICE_X83Y144        FDRE (Setup_fdre_C_CE)      -0.202    20.296    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                 13.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         0.602     1.463    system_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X85Y144                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.604 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]__0/Q
                         net (fo=2, routed)           0.065     1.670    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in22_in
    SLICE_X84Y144        LUT5 (Prop_lut5_I2_O)        0.045     1.715 r  system_i/mdm_1/U0/mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     1.715    system_i/mdm_1/U0/n_0_mb_data_overrun_i_1
    SLICE_X84Y144        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         0.873     1.870    system_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X84Y144                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_data_overrun_reg/C
                         clock pessimism             -0.394     1.476    
    SLICE_X84Y144        FDRE (Hold_fdre_C_D)         0.121     1.597    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_data_overrun_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     33.333  31.178  BUFGCTRL_X0Y0  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X74Y151  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X74Y151  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.276ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.124ns  (logic 1.067ns (20.825%)  route 4.057ns (79.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 36.910 - 33.333 ) 
    Source Clock Delay      (SCD):    4.044ns = ( 20.711 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.717    20.711    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X82Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.459    21.170 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=25, routed)          1.631    22.801    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.152    22.953 f  system_i/mdm_1/U0/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.281    23.234    system_i/microblaze_0/U0/Dbg_Reg_En[0]
    SLICE_X79Y145        LUT4 (Prop_lut4_I0_O)        0.332    23.566 r  system_i/microblaze_0/U0/Dbg_TDO_INST_0_i_16/O
                         net (fo=5, routed)           1.278    24.844    system_i/microblaze_0/U0/n_0_Dbg_TDO_INST_0_i_16
    SLICE_X80Y141        LUT5 (Prop_lut5_I0_O)        0.124    24.968 r  system_i/microblaze_0/U0/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.866    25.834    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X78Y129        FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.576    36.910    system_i/microblaze_0/U0/Dbg_Update
    SLICE_X78Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.404    37.314    
                         clock uncertainty           -0.035    37.279    
    SLICE_X78Y129        FDCE (Setup_fdce_C_CE)      -0.169    37.110    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -25.834    
  -------------------------------------------------------------------
                         slack                                 11.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.517    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X79Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.168     1.826    system_i/mdm_1/U0/tx_buffered
    SLICE_X79Y147        LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/mdm_1/U0/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.871    system_i/mdm_1/U0/n_0_Use_UART.tx_buffered_i_1
    SLICE_X79Y147        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.934    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X79Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.417     1.517    
    SLICE_X79Y147        FDRE (Hold_fdre_C_D)         0.091     1.608    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     16.666  16.166  SLICE_X84Y145  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     16.666  16.166  SLICE_X84Y145  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.935ns (26.767%)  route 5.294ns (73.233%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.605    -0.935    system_i/microblaze_0/U0/Clk
    SLICE_X70Y130                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.478    -0.457 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           1.469     1.012    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Branch_CMP_Op1[1]
    SLICE_X73Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.313 r  system_i/microblaze_0/U0/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].nibble_Zero_reg
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.711 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.711    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/CI
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.825 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.825    system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.096 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6_CARRY4/CO[0]
                         net (fo=46, routed)          1.376     3.473    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr2
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.373     3.846 r  system_i/microblaze_0/U0/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.448     6.294    system_i/microblaze_0_local_memory/lmb_bram/addrb[4]
    RAMB36_X3Y27         RAMB36E1                                     r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.624     8.604    system_i/microblaze_0_local_memory/lmb_bram/clkb
    RAMB36_X3Y27                                                      r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.560     9.163    
                         clock uncertainty           -0.074     9.089    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.523    system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.582    -0.582    system_i/microblaze_0/U0/Clk
    SLICE_X77Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/Q
                         net (fo=2, routed)           0.065    -0.376    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii
    SLICE_X76Y129        LUT3 (Prop_lut3_I0_O)        0.045    -0.331 r  system_i/microblaze_0/U0/ex_read_imm_reg_i_1/O
                         net (fo=17, routed)          0.000    -0.331    system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Read_Imm_Reg
    SLICE_X76Y129        FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.853    -0.820    system_i/microblaze_0/U0/Clk
    SLICE_X76Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.374    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.935ns (26.767%)  route 5.294ns (73.233%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.605    -0.935    system_i/microblaze_0/U0/Clk
    SLICE_X70Y130                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.478    -0.457 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/Q
                         net (fo=1, routed)           1.469     1.012    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Branch_CMP_Op1[1]
    SLICE_X73Y126        LUT6 (Prop_lut6_I5_O)        0.301     1.313 r  system_i/microblaze_0/U0/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].nibble_Zero_reg
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.711 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[3].I_Part_Of_Zero_Detect_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.711    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/CI
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.825 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.825    system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.096 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6_CARRY4/CO[0]
                         net (fo=46, routed)          1.376     3.473    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr2
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.373     3.846 r  system_i/microblaze_0/U0/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.448     6.294    system_i/microblaze_0_local_memory/lmb_bram/addrb[4]
    RAMB36_X3Y27         RAMB36E1                                     r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.624     8.604    system_i/microblaze_0_local_memory/lmb_bram/clkb
    RAMB36_X3Y27                                                      r  system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.560     9.163    
                         clock uncertainty           -0.074     9.089    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.523    system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.582    -0.582    system_i/microblaze_0/U0/Clk
    SLICE_X77Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_reg/Q
                         net (fo=2, routed)           0.065    -0.376    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii
    SLICE_X76Y129        LUT3 (Prop_lut3_I0_O)        0.045    -0.331 r  system_i/microblaze_0/U0/ex_read_imm_reg_i_1/O
                         net (fo=17, routed)          0.000    -0.331    system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Read_Imm_Reg
    SLICE_X76Y129        FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.853    -0.820    system_i/microblaze_0/U0/Clk
    SLICE_X76Y129                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.374    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.121%)  route 0.553ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.618    -0.922    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.419    -0.503 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.553     0.050    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y147        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.497     8.476    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X69Y147        FDCE (Recov_fdce_C_CLR)     -0.577     8.401    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  8.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.563    -0.601    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.141    -0.460 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.174    -0.286    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X70Y149        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.835    -0.838    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X70Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.121%)  route 0.553ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.618    -0.922    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.419    -0.503 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.553     0.050    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y147        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.497     8.476    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X69Y147        FDCE (Recov_fdce_C_CLR)     -0.577     8.401    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  8.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.563    -0.601    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.141    -0.460 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.174    -0.286    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X70Y149        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.835    -0.838    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X70Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X70Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.121%)  route 0.553ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.618    -0.922    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.419    -0.503 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.553     0.050    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y147        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.497     8.476    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X69Y147        FDCE (Recov_fdce_C_CLR)     -0.577     8.401    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  8.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.563    -0.601    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.141    -0.460 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.174    -0.286    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X70Y149        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.835    -0.838    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X70Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X70Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.353ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.121%)  route 0.553ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.618    -0.922    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.419    -0.503 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.553     0.050    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X69Y147        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        1.497     8.476    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X69Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.979    
    SLICE_X69Y147        FDCE (Recov_fdce_C_CLR)     -0.577     8.402    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  8.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.563    -0.601    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X68Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDSE (Prop_fdse_C_Q)         0.141    -0.460 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.174    -0.286    system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X70Y149        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1886, routed)        0.835    -0.838    system_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X70Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.939ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.325ns  (logic 0.583ns (25.077%)  route 1.742ns (74.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.925 - 33.333 ) 
    Source Clock Delay      (SCD):    4.044ns = ( 20.711 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.717    20.711    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X82Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.459    21.170 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=25, routed)          1.120    22.290    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X80Y147        LUT2 (Prop_lut2_I1_O)        0.124    22.414 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.621    23.036    system_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2
    SLICE_X80Y147        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.591    36.925    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X80Y147                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.404    37.329    
                         clock uncertainty           -0.035    37.294    
    SLICE_X80Y147        FDCE (Recov_fdce_C_CLR)     -0.319    36.975    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -23.036    
  -------------------------------------------------------------------
                         slack                                 13.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.784ns  (logic 0.191ns (24.376%)  route 0.593ns (75.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 18.606 - 16.667 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 18.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.598    18.185    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X81Y145                                                     r  system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    18.331 r  system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.266    18.596    system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[0]
    SLICE_X81Y146        LUT5 (Prop_lut5_I1_O)        0.045    18.641 f  system_i/mdm_1/U0/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.327    18.968    system_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X82Y148        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.874    18.606    system_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X82Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.228    
    SLICE_X82Y148        FDCE (Remov_fdce_C_CLR)     -0.085    18.143    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.143    
                         arrival time                          18.968    
  -------------------------------------------------------------------
                         slack                                  0.826    





