{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 11:02:34 2018 " "Info: Processing started: Tue Feb 27 11:02:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off everything -c everything " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off everything -c everything" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_pc " "Info: Assuming node \"data_pc\" is an undefined clock" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_pc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv1:42\|fout " "Info: Detected ripple clock \"fdiv1:42\|fout\" as buffer" {  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv1:42\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register info_mux2:88\|servo_cam\[1\] register servo_convert1:82\|angle_pwm 111.86 MHz 8.94 ns Internal " "Info: Clock \"clk\" has Internal fmax of 111.86 MHz between source register \"info_mux2:88\|servo_cam\[1\]\" and destination register \"servo_convert1:82\|angle_pwm\" (period= 8.94 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.364 ns + Longest register register " "Info: + Longest register to register delay is 8.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns info_mux2:88\|servo_cam\[1\] 1 REG LC_X7_Y3_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y3_N9; Fanout = 11; REG Node = 'info_mux2:88\|servo_cam\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { info_mux2:88|servo_cam[1] } "NODE_NAME" } } { "INFO_MUX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/INFO_MUX2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.742 ns) 2.854 ns servo_convert1:82\|LessThan1~12 2 COMB LC_X7_Y2_N2 2 " "Info: 2: + IC(2.112 ns) + CELL(0.742 ns) = 2.854 ns; Loc. = LC_X7_Y2_N2; Fanout = 2; COMB Node = 'servo_convert1:82\|LessThan1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { info_mux2:88|servo_cam[1] servo_convert1:82|LessThan1~12 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.163 ns) 4.429 ns servo_convert1:82\|LessThan1~14 3 COMB LC_X7_Y2_N0 1 " "Info: 3: + IC(1.412 ns) + CELL(0.163 ns) = 4.429 ns; Loc. = LC_X7_Y2_N0; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { servo_convert1:82|LessThan1~12 servo_convert1:82|LessThan1~14 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.415 ns) 5.481 ns servo_convert1:82\|LessThan1~15 4 COMB LC_X7_Y2_N5 1 " "Info: 4: + IC(0.637 ns) + CELL(0.415 ns) = 5.481 ns; Loc. = LC_X7_Y2_N5; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { servo_convert1:82|LessThan1~14 servo_convert1:82|LessThan1~15 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.163 ns) 7.636 ns servo_convert1:82\|LessThan1~16 5 COMB LC_X7_Y2_N8 1 " "Info: 5: + IC(1.992 ns) + CELL(0.163 ns) = 7.636 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { servo_convert1:82|LessThan1~15 servo_convert1:82|LessThan1~16 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.480 ns) 8.364 ns servo_convert1:82\|angle_pwm 6 REG LC_X7_Y2_N9 1 " "Info: 6: + IC(0.248 ns) + CELL(0.480 ns) = 8.364 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; REG Node = 'servo_convert1:82\|angle_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 23.47 % ) " "Info: Total cell delay = 1.963 ns ( 23.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.401 ns ( 76.53 % ) " "Info: Total interconnect delay = 6.401 ns ( 76.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.364 ns" { info_mux2:88|servo_cam[1] servo_convert1:82|LessThan1~12 servo_convert1:82|LessThan1~14 servo_convert1:82|LessThan1~15 servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.364 ns" { info_mux2:88|servo_cam[1] {} servo_convert1:82|LessThan1~12 {} servo_convert1:82|LessThan1~14 {} servo_convert1:82|LessThan1~15 {} servo_convert1:82|LessThan1~16 {} servo_convert1:82|angle_pwm {} } { 0.000ns 2.112ns 1.412ns 0.637ns 1.992ns 0.248ns } { 0.000ns 0.742ns 0.163ns 0.415ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.728 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_64 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.051 ns) 3.115 ns fdiv1:42\|fout 2 REG LC_X2_Y4_N3 76 " "Info: 2: + IC(1.119 ns) + CELL(1.051 ns) = 3.115 ns; Loc. = LC_X2_Y4_N3; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.746 ns) 6.728 ns servo_convert1:82\|angle_pwm 3 REG LC_X7_Y2_N9 1 " "Info: 3: + IC(2.867 ns) + CELL(0.746 ns) = 6.728 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; REG Node = 'servo_convert1:82\|angle_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 40.76 % ) " "Info: Total cell delay = 2.742 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 59.24 % ) " "Info: Total interconnect delay = 3.986 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.728 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_64 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.051 ns) 3.115 ns fdiv1:42\|fout 2 REG LC_X2_Y4_N3 76 " "Info: 2: + IC(1.119 ns) + CELL(1.051 ns) = 3.115 ns; Loc. = LC_X2_Y4_N3; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.746 ns) 6.728 ns info_mux2:88\|servo_cam\[1\] 3 REG LC_X7_Y3_N9 11 " "Info: 3: + IC(2.867 ns) + CELL(0.746 ns) = 6.728 ns; Loc. = LC_X7_Y3_N9; Fanout = 11; REG Node = 'info_mux2:88\|servo_cam\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { fdiv1:42|fout info_mux2:88|servo_cam[1] } "NODE_NAME" } } { "INFO_MUX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/INFO_MUX2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 40.76 % ) " "Info: Total cell delay = 2.742 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 59.24 % ) " "Info: Total interconnect delay = 3.986 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout info_mux2:88|servo_cam[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} info_mux2:88|servo_cam[1] {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout info_mux2:88|servo_cam[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} info_mux2:88|servo_cam[1] {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "INFO_MUX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/INFO_MUX2.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.364 ns" { info_mux2:88|servo_cam[1] servo_convert1:82|LessThan1~12 servo_convert1:82|LessThan1~14 servo_convert1:82|LessThan1~15 servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.364 ns" { info_mux2:88|servo_cam[1] {} servo_convert1:82|LessThan1~12 {} servo_convert1:82|LessThan1~14 {} servo_convert1:82|LessThan1~15 {} servo_convert1:82|LessThan1~16 {} servo_convert1:82|angle_pwm {} } { 0.000ns 2.112ns 1.412ns 0.637ns 1.992ns 0.248ns } { 0.000ns 0.742ns 0.163ns 0.415ns 0.163ns 0.480ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout info_mux2:88|servo_cam[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} info_mux2:88|servo_cam[1] {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_pc " "Info: No valid register-to-register data paths exist for clock \"data_pc\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rx2:71\|start_bit data_pc clk -0.983 ns register " "Info: tsu for register \"rx2:71\|start_bit\" (data pin = \"data_pc\", clock pin = \"clk\") is -0.983 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.474 ns + Longest pin register " "Info: + Longest pin to register delay is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.593 ns) + CELL(0.961 ns) 5.474 ns rx2:71\|start_bit 2 REG LC_X6_Y1_N8 2 " "Info: 2: + IC(3.593 ns) + CELL(0.961 ns) = 5.474 ns; Loc. = LC_X6_Y1_N8; Fanout = 2; REG Node = 'rx2:71\|start_bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { data_pc rx2:71|start_bit } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 34.36 % ) " "Info: Total cell delay = 1.881 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.593 ns ( 65.64 % ) " "Info: Total interconnect delay = 3.593 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { data_pc rx2:71|start_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { data_pc {} data_pc~combout {} rx2:71|start_bit {} } { 0.000ns 0.000ns 3.593ns } { 0.000ns 0.920ns 0.961ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.728 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_64 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.051 ns) 3.115 ns fdiv1:42\|fout 2 REG LC_X2_Y4_N3 76 " "Info: 2: + IC(1.119 ns) + CELL(1.051 ns) = 3.115 ns; Loc. = LC_X2_Y4_N3; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.746 ns) 6.728 ns rx2:71\|start_bit 3 REG LC_X6_Y1_N8 2 " "Info: 3: + IC(2.867 ns) + CELL(0.746 ns) = 6.728 ns; Loc. = LC_X6_Y1_N8; Fanout = 2; REG Node = 'rx2:71\|start_bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { fdiv1:42|fout rx2:71|start_bit } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 40.76 % ) " "Info: Total cell delay = 2.742 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 59.24 % ) " "Info: Total interconnect delay = 3.986 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout rx2:71|start_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|start_bit {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { data_pc rx2:71|start_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { data_pc {} data_pc~combout {} rx2:71|start_bit {} } { 0.000ns 0.000ns 3.593ns } { 0.000ns 0.920ns 0.961ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout rx2:71|start_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|start_bit {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk motor4 dc_pwm1:80\|out_pwm 11.679 ns register " "Info: tco from clock \"clk\" to destination pin \"motor4\" through register \"dc_pwm1:80\|out_pwm\" is 11.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.728 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_64 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.051 ns) 3.115 ns fdiv1:42\|fout 2 REG LC_X2_Y4_N3 76 " "Info: 2: + IC(1.119 ns) + CELL(1.051 ns) = 3.115 ns; Loc. = LC_X2_Y4_N3; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.746 ns) 6.728 ns dc_pwm1:80\|out_pwm 3 REG LC_X3_Y2_N8 2 " "Info: 3: + IC(2.867 ns) + CELL(0.746 ns) = 6.728 ns; Loc. = LC_X3_Y2_N8; Fanout = 2; REG Node = 'dc_pwm1:80\|out_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { fdiv1:42|fout dc_pwm1:80|out_pwm } "NODE_NAME" } } { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 40.76 % ) " "Info: Total cell delay = 2.742 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 59.24 % ) " "Info: Total interconnect delay = 3.986 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout dc_pwm1:80|out_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} dc_pwm1:80|out_pwm {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.646 ns + Longest register pin " "Info: + Longest register to pin delay is 4.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dc_pwm1:80\|out_pwm 1 REG LC_X3_Y2_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N8; Fanout = 2; REG Node = 'dc_pwm1:80\|out_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dc_pwm1:80|out_pwm } "NODE_NAME" } } { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.163 ns) 0.914 ns motor_control2:79\|m4 2 COMB LC_X3_Y2_N9 1 " "Info: 2: + IC(0.751 ns) + CELL(0.163 ns) = 0.914 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = 'motor_control2:79\|m4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { dc_pwm1:80|out_pwm motor_control2:79|m4 } "NODE_NAME" } } { "motor_control2.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(1.883 ns) 4.646 ns motor4 3 PIN PIN_19 0 " "Info: 3: + IC(1.849 ns) + CELL(1.883 ns) = 4.646 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'motor4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.732 ns" { motor_control2:79|m4 motor4 } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 192 1440 1616 208 "motor4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 44.04 % ) " "Info: Total cell delay = 2.046 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 55.96 % ) " "Info: Total interconnect delay = 2.600 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { dc_pwm1:80|out_pwm motor_control2:79|m4 motor4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.646 ns" { dc_pwm1:80|out_pwm {} motor_control2:79|m4 {} motor4 {} } { 0.000ns 0.751ns 1.849ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout dc_pwm1:80|out_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} dc_pwm1:80|out_pwm {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { dc_pwm1:80|out_pwm motor_control2:79|m4 motor4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.646 ns" { dc_pwm1:80|out_pwm {} motor_control2:79|m4 {} motor4 {} } { 0.000ns 0.751ns 1.849ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_pc data 3.928 ns Longest " "Info: Longest tpd from source pin \"data_pc\" to destination pin \"data\" is 3.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(1.883 ns) 3.928 ns data 2 PIN PIN_74 0 " "Info: 2: + IC(1.125 ns) + CELL(1.883 ns) = 3.928 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { data_pc data } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 120 248 424 136 "data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.803 ns ( 71.36 % ) " "Info: Total cell delay = 2.803 ns ( 71.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 28.64 % ) " "Info: Total interconnect delay = 1.125 ns ( 28.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { data_pc data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.928 ns" { data_pc {} data_pc~combout {} data {} } { 0.000ns 0.000ns 1.125ns } { 0.000ns 0.920ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rx2:71\|buf\[3\] data_pc clk 2.980 ns register " "Info: th for register \"rx2:71\|buf\[3\]\" (data pin = \"data_pc\", clock pin = \"clk\") is 2.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.728 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_64 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(1.051 ns) 3.115 ns fdiv1:42\|fout 2 REG LC_X2_Y4_N3 76 " "Info: 2: + IC(1.119 ns) + CELL(1.051 ns) = 3.115 ns; Loc. = LC_X2_Y4_N3; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.746 ns) 6.728 ns rx2:71\|buf\[3\] 3 REG LC_X6_Y2_N2 2 " "Info: 3: + IC(2.867 ns) + CELL(0.746 ns) = 6.728 ns; Loc. = LC_X6_Y2_N2; Fanout = 2; REG Node = 'rx2:71\|buf\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { fdiv1:42|fout rx2:71|buf[3] } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 40.76 % ) " "Info: Total cell delay = 2.742 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 59.24 % ) " "Info: Total interconnect delay = 3.986 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout rx2:71|buf[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|buf[3] {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.927 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.653 ns) 3.927 ns rx2:71\|buf\[3\] 2 REG LC_X6_Y2_N2 2 " "Info: 2: + IC(2.354 ns) + CELL(0.653 ns) = 3.927 ns; Loc. = LC_X6_Y2_N2; Fanout = 2; REG Node = 'rx2:71\|buf\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { data_pc rx2:71|buf[3] } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 40.06 % ) " "Info: Total cell delay = 1.573 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 59.94 % ) " "Info: Total interconnect delay = 2.354 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { data_pc rx2:71|buf[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { data_pc {} data_pc~combout {} rx2:71|buf[3] {} } { 0.000ns 0.000ns 2.354ns } { 0.000ns 0.920ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { clk fdiv1:42|fout rx2:71|buf[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|buf[3] {} } { 0.000ns 0.000ns 1.119ns 2.867ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { data_pc rx2:71|buf[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { data_pc {} data_pc~combout {} rx2:71|buf[3] {} } { 0.000ns 0.000ns 2.354ns } { 0.000ns 0.920ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 11:02:34 2018 " "Info: Processing ended: Tue Feb 27 11:02:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
