#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 16 01:01:22 2017
# Process ID: 2200
# Log file: D:/Users/TEMP.PCLABS/Desktop/Projem/vivado.log
# Journal file: D:/Users/TEMP.PCLABS/Desktop/Projem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:01:40 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 712.680 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 01:10:50 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1
[Sat Dec 16 01:11:15 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:11:55 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:19:03 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 01:19:03 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:23:15 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:24:09 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 01:24:09 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 880.129 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:34:52 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 01:34:52 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A27E58A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A27E58A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:43:18 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
