--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 582 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.074ns.
--------------------------------------------------------------------------------
Slack:                  14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.915ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y45.SR      net (fanout=8)        3.929   M_reset_cond_out
    SLICE_X17Y45.CLK     Tsrck                 0.468   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (0.986ns logic, 3.929ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to finite_machine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y45.SR      net (fanout=8)        3.929   M_reset_cond_out
    SLICE_X17Y45.CLK     Tsrck                 0.438   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.956ns logic, 3.929ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to finite_machine/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y45.SR      net (fanout=8)        3.929   M_reset_cond_out
    SLICE_X17Y45.CLK     Tsrck                 0.413   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.931ns logic, 3.929ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to finite_machine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y45.SR      net (fanout=8)        3.929   M_reset_cond_out
    SLICE_X17Y45.CLK     Tsrck                 0.410   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (0.928ns logic, 3.929ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_16 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.687 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_16 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_16
    SLICE_X17Y31.C1      net (fanout=2)        0.902   M_counter_q[16]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.D3      net (fanout=7)        1.345   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4-In
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.416ns logic, 3.106ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_16 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.687 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_16 to finite_machine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_16
    SLICE_X17Y31.C1      net (fanout=2)        0.902   M_counter_q[16]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.C3      net (fanout=7)        1.312   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd3-In1
                                                       finite_machine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.416ns logic, 3.073ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y33.SR      net (fanout=8)        3.405   M_reset_cond_out
    SLICE_X16Y33.CLK     Tsrck                 0.470   M_counter_q[27]
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (0.988ns logic, 3.405ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_16 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.687 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_16 to finite_machine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_16
    SLICE_X17Y31.C1      net (fanout=2)        0.902   M_counter_q[16]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.A3      net (fanout=7)        1.300   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd1-In1
                                                       finite_machine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.416ns logic, 3.061ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y33.SR      net (fanout=8)        3.405   M_reset_cond_out
    SLICE_X16Y33.CLK     Tsrck                 0.461   M_counter_q[27]
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.979ns logic, 3.405ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y33.SR      net (fanout=8)        3.405   M_reset_cond_out
    SLICE_X16Y33.CLK     Tsrck                 0.450   M_counter_q[27]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (0.968ns logic, 3.405ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y33.SR      net (fanout=8)        3.405   M_reset_cond_out
    SLICE_X16Y33.CLK     Tsrck                 0.428   M_counter_q[27]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (0.946ns logic, 3.405ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=8)        3.314   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.470   M_counter_q[15]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (0.988ns logic, 3.314ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=8)        3.314   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.461   M_counter_q[15]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (0.979ns logic, 3.314ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=8)        3.314   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.450   M_counter_q[15]
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.968ns logic, 3.314ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=8)        3.314   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.428   M_counter_q[15]
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.946ns logic, 3.314ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X17Y31.C2      net (fanout=2)        0.724   M_counter_q[14]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.D3      net (fanout=7)        1.345   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4-In
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.416ns logic, 2.928ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to finite_machine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X17Y31.C2      net (fanout=2)        0.724   M_counter_q[14]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.C3      net (fanout=7)        1.312   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd3-In1
                                                       finite_machine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.416ns logic, 2.895ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.687 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X17Y32.C1      net (fanout=2)        1.007   M_counter_q[3]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.D3      net (fanout=7)        1.345   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4-In
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.416ns logic, 2.894ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to finite_machine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X17Y31.C2      net (fanout=2)        0.724   M_counter_q[14]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.A3      net (fanout=7)        1.300   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd1-In1
                                                       finite_machine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.416ns logic, 2.883ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.689 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y32.SR      net (fanout=8)        3.218   M_reset_cond_out
    SLICE_X16Y32.CLK     Tsrck                 0.470   M_counter_q[23]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.988ns logic, 3.218ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.687 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X17Y32.C2      net (fanout=2)        0.993   M_counter_q[5]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.D3      net (fanout=7)        1.345   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4-In
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.416ns logic, 2.880ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.689 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y32.SR      net (fanout=8)        3.218   M_reset_cond_out
    SLICE_X16Y32.CLK     Tsrck                 0.461   M_counter_q[23]
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.979ns logic, 3.218ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.689 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y32.SR      net (fanout=8)        3.218   M_reset_cond_out
    SLICE_X16Y32.CLK     Tsrck                 0.450   M_counter_q[23]
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.968ns logic, 3.218ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_16 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.687 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_16 to finite_machine/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_16
    SLICE_X17Y31.C1      net (fanout=2)        0.902   M_counter_q[16]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.B6      net (fanout=7)        1.097   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd2-In1
                                                       finite_machine/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.416ns logic, 2.858ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.687 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to finite_machine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X17Y32.C1      net (fanout=2)        1.007   M_counter_q[3]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.C3      net (fanout=7)        1.312   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd3-In1
                                                       finite_machine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.416ns logic, 2.861ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_13 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_13 to finite_machine/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.BQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_13
    SLICE_X17Y31.C5      net (fanout=2)        0.651   M_counter_q[13]
    SLICE_X17Y31.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>4
    SLICE_X17Y32.A5      net (fanout=1)        0.859   finite_machine/timer[27]_GND_4_o_equal_26_o<27>3
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.D3      net (fanout=7)        1.345   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd4-In
                                                       finite_machine/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.416ns logic, 2.855ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.687 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to finite_machine/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X17Y32.C2      net (fanout=2)        0.993   M_counter_q[5]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.C3      net (fanout=7)        1.312   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd3-In1
                                                       finite_machine/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.416ns logic, 2.847ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.687 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to finite_machine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X17Y32.C1      net (fanout=2)        1.007   M_counter_q[3]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.A3      net (fanout=7)        1.300   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd1-In1
                                                       finite_machine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.416ns logic, 2.849ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.689 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y32.SR      net (fanout=8)        3.218   M_reset_cond_out
    SLICE_X16Y32.CLK     Tsrck                 0.428   M_counter_q[23]
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (0.946ns logic, 3.218ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          finite_machine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.687 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to finite_machine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X17Y32.C2      net (fanout=2)        0.993   M_counter_q[5]
    SLICE_X17Y32.C       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7_SW0
    SLICE_X17Y32.A2      net (fanout=1)        0.542   finite_machine/N16
    SLICE_X17Y32.A       Tilo                  0.259   finite_machine/timer[27]_GND_4_o_equal_26_o[27]
                                                       finite_machine/timer[27]_GND_4_o_equal_26_o<27>7
    SLICE_X17Y45.A3      net (fanout=7)        1.300   finite_machine/timer[27]_GND_4_o_equal_26_o
    SLICE_X17Y45.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       finite_machine/M_state_q_FSM_FFd1-In1
                                                       finite_machine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (1.416ns logic, 2.835ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 582 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   5.074ns{1}   (Maximum frequency: 197.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 22:31:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



