# --------------------------------------
# Design Compiler synthesis outputs
# --------------------------------------
# *.ddc
# *.sdf
# *.qor
# *_syn.v
# *_syn.*
# *.sdc

# --------------------------------------
# Verilog simulation artifacts
# --------------------------------------
*.fsdb
*.vcd
*.key
*.log
*.rc
*.conf
*.cmd

# --------------------------------------
# VCS simulation outputs
# --------------------------------------
simv
simv.daidir/
csrc/
ucli.key
vcs_gate.log
vcs_rtl.log
novas.*
nWaveLog/
verdiLog/
verdi_config_file
verdi.cmd*
unknownSignals.*
*.svf

# --------------------------------------
# Verdi session autosaves
# --------------------------------------
*.ses
*.ses.*
*.wave.*

# --------------------------------------
# Common backup/temp files
# --------------------------------------
*.swp
*.tmp
*~
*.bak
*.o
*.so
*.a
*.out

# --------------------------------------
# Object and dependency files
# --------------------------------------
objs/
*.d
*.dmp
*.obj

# --------------------------------------
# Python cache
# --------------------------------------
__pycache__/
*.pyc
*.pyo

# --------------------------------------
# VS Code project files
# --------------------------------------
.vscode/
.vscode/*
.settings/
*.code-workspace

# --------------------------------------
# Sigasi IDE files
# --------------------------------------
.library_mapping.xml
.project

# --------------------------------------
# Optional: Notes, drawings
# --------------------------------------
*.excalidraw
