## 2024.2_v1.2.3
* Remove component declarations for components provided by the unisim library
* Removed ME-ZX5-30-3C-D10 product model

## 2024.1_v1.1.3
* Add OSC IOBUFDS instance to top level VHDL
* Added CFGBVS voltage constraints
* Refactor documentation
* Allow setting of a custom Vivado project directory
* Connected the XADC Wizard interrupt to the PS
* Add gigabit transceivers to pinout file
* Set correct port type for interrupt pins in the block design

## 2022.1_v1.1.2
* Doc: New document number
* Fixed temperature limits
* Doc: Corrected links due to new Xilinx website
* Doc: Adjust base_dir with subfolder "reference_design" in description
* Set SLEW to FAST for PS ethernet MIO pins

## 2020.2_v1.1.1
* Doc: Fix incompatible project name suggestion including a '+'
* Doc: Refer to system instead of application for creating boot image and program flash
* Doc: Updates in troubleshoot section and workarounds
* Doc: Minor optimizations
* Doc: Improve MCT instructions

## 2020.1_v1.1.0
* Corrected bif file in release binaries
* Removed archive containing all binaries (complete*.zip) from release binaries
* Doc: Fixed out of order step-by-step Vivado/Vitis instructions
* Added Petalinux BSP to release binaries
* Versioning now includes Xilinx tool version
* Changed VSEL A voltage to 2.5V from previously 1.8V
* Doc: QSPI flash programming with Enclustra MCT refers to the correct boot mode now

## 2020.1_v1.0.0
* First release
