{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749049966196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749049966212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 22:12:44 2025 " "Processing started: Wed Jun 04 22:12:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749049966212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049966212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_IP -c ADC_IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_IP -c ADC_IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049966212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749049967087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749049967087 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADC_ip_com.qsys " "Elaborating Platform Designer system entity \"ADC_ip_com.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749049977182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:01 Progress: Loading ADC_PLL/ADC_ip_com.qsys " "2025.06.04.22:13:01 Progress: Loading ADC_PLL/ADC_ip_com.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049981480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:02 Progress: Reading input file " "2025.06.04.22:13:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049982542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:02 Progress: Adding altpll_0 \[altpll 17.1\] " "2025.06.04.22:13:02 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049982605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:03 Progress: Parameterizing module altpll_0 " "2025.06.04.22:13:03 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049983995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:03 Progress: Adding clk_0 \[clock_source 17.1\] " "2025.06.04.22:13:03 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049983995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing module clk_0 " "2025.06.04.22:13:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\] " "2025.06.04.22:13:04 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing module clock_bridge_0 " "2025.06.04.22:13:04 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Adding modular_adc_0 \[altera_modular_adc 17.1\] " "2025.06.04.22:13:04 Progress: Adding modular_adc_0 \[altera_modular_adc 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing module modular_adc_0 " "2025.06.04.22:13:04 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Adding reset_controller_0 \[altera_reset_controller 17.1\] " "2025.06.04.22:13:04 Progress: Adding reset_controller_0 \[altera_reset_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing module reset_controller_0 " "2025.06.04.22:13:04 Progress: Parameterizing module reset_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Adding reset_controller_1 \[altera_reset_controller 17.1\] " "2025.06.04.22:13:04 Progress: Adding reset_controller_1 \[altera_reset_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing module reset_controller_1 " "2025.06.04.22:13:04 Progress: Parameterizing module reset_controller_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Building connections " "2025.06.04.22:13:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Parameterizing connections " "2025.06.04.22:13:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:04 Progress: Validating " "2025.06.04.22:13:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049984542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.04.22:13:05 Progress: Done reading input file " "2025.06.04.22:13:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049985980 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ADC_ip_com.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "ADC_ip_com.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049987683 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ADC_ip_com.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "ADC_ip_com.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049987683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_ip_com: Generating ADC_ip_com \"ADC_ip_com\" for QUARTUS_SYNTH " "ADC_ip_com: Generating ADC_ip_com \"ADC_ip_com\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049988496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"ADC_ip_com\" instantiated altpll \"altpll_0\" " "Altpll_0: \"ADC_ip_com\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049994708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"ADC_ip_com\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"ADC_ip_com\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049996080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_0: \"ADC_ip_com\" instantiated altera_reset_controller \"reset_controller_0\" " "Reset_controller_0: \"ADC_ip_com\" instantiated altera_reset_controller \"reset_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049996142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049996220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_ip_com: Done \"ADC_ip_com\" with 5 modules, 13 files " "ADC_ip_com: Done \"ADC_ip_com\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049996236 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADC_ip_com.qsys " "Finished elaborating Platform Designer system entity \"ADC_ip_com.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749049997001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997064 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" ADC_ip_com_inst.v(1) " "Verilog HDL syntax error at ADC_ip_com_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ADC_ip_com/ADC_ip_com_inst.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/ADC_ip_com/ADC_ip_com_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1749049997064 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ADC_ip_com_inst.v(1) " "Verilog HDL error at ADC_ip_com_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "ADC_ip_com/ADC_ip_com_inst.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/ADC_ip_com/ADC_ip_com_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1749049997064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ip_com/adc_ip_com_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file adc_ip_com/adc_ip_com_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC/synthesis/ADC.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/ADC/synthesis/ADC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "RTL/SEG7_LUT.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/RTL/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc_2m.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc_2m.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_2M " "Found entity 1: adc_2M" {  } { { "RTL/adc_2M.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/RTL/adc_2M.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ver2 " "Found entity 1: adc_ver2" {  } { { "RTL/adc_ver2.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/RTL/adc_ver2.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/adc_ip_com.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/adc_ip_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_ip_com " "Found entity 1: ADC_ip_com" {  } { { "db/ip/adc_ip_com/adc_ip_com.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/adc_ip_com.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_ip_com_altpll_0_dffpipe_l2c " "Found entity 1: ADC_ip_com_altpll_0_dffpipe_l2c" {  } { { "db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997126 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_ip_com_altpll_0_stdsync_sv6 " "Found entity 2: ADC_ip_com_altpll_0_stdsync_sv6" {  } { { "db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997126 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_ip_com_altpll_0_altpll_nc92 " "Found entity 3: ADC_ip_com_altpll_0_altpll_nc92" {  } { { "db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997126 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_ip_com_altpll_0 " "Found entity 4: ADC_ip_com_altpll_0" {  } { { "db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_ip_com_modular_adc_0 " "Found entity 1: ADC_ip_com_modular_adc_0" {  } { { "db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc_ip_com/submodules/altera_modular_adc_control.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749049997158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc_ip_com/submodules/altera_reset_controller.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749049997238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/output_files/ADC_IP.map.smsg " "Generated suppressed messages file D:/TaiLieuHocTap/Nam4_ky2/ThucTapChuyenSau/ADC_PLL/ADC_PLL/output_files/ADC_IP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749049997379 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 04 22:13:17 2025 " "Processing ended: Wed Jun 04 22:13:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749049997379 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749049997379 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749049997379 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049997379 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749049998036 ""}
