

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sun Dec  6 00:52:16 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!localFull_load)
	6  / (localFull_load)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	7  / (!localEmpty_load)
	2  / (localEmpty_load)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: result [1/1] 0.00ns
:0  %result = alloca i32, align 4

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !14

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !18

ST_1: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !22

ST_1: stg_12 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !26

ST_1: stg_13 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !30

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !34

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !38

ST_1: stg_16 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !44

ST_1: stg_17 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !48

ST_1: stg_18 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !52

ST_1: stg_19 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:12  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:13  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:14  %localEmpty = alloca i1, align 1

ST_1: stg_23 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_26 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_33 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_35 [1/1] 0.00ns
:27  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: stg_36 [1/1] 1.57ns
:28  store i32 0, i32* %result, align 4

ST_1: stg_37 [1/1] 1.57ns
:29  br label %1


 <State 2>: 2.52ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i32 [ 0, %0 ], [ %j_1, %8 ]

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp slt i32 %j, %iterations_read

ST_2: j_1 [1/1] 2.44ns
:2  %j_1 = add nsw i32 %j, 1

ST_2: stg_41 [1/1] 0.00ns
:3  br i1 %tmp, label %2, label %9

ST_2: stg_42 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j)

ST_2: stg_43 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: result_load [1/1] 0.00ns
:0  %result_load = load i32* %result, align 4

ST_2: stg_45 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_2: stg_46 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_47 [1/1] 0.00ns
:3  ret i32 %result_load


 <State 3>: 1.57ns
ST_3: stg_48 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: localFull_1 [1/1] 0.00ns
:2  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_3: stg_50 [1/1] 1.30ns
:3  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_3: stg_51 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_52 [1/1] 1.57ns
:6  br label %3


 <State 4>: 2.44ns
ST_4: val_assign [1/1] 0.00ns
:0  %val_assign = phi i32 [ 0, %2 ], [ %i, %4 ]

ST_4: localFull_load [1/1] 0.00ns
:1  %localFull_load = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
:2  %i = add nsw i32 %val_assign, 1

ST_4: stg_56 [1/1] 0.00ns
:3  br i1 %localFull_load, label %5, label %4

ST_4: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = trunc i32 %val_assign to i4

ST_4: stg_58 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_4: full_read [1/1] 0.00ns
:2  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_60 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read)

ST_4: stg_61 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 5>: 1.30ns
ST_5: stg_62 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_5: localFull_2 [1/1] 0.00ns
:5  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_5: stg_64 [1/1] 1.30ns
:6  store volatile i1 %localFull_2, i1* %localFull, align 1

ST_5: stg_65 [1/1] 0.00ns
:7  br label %3


 <State 6>: 1.57ns
ST_6: localEmpty_1 [1/1] 0.00ns
:1  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_6: stg_67 [1/1] 1.30ns
:2  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1

ST_6: stg_68 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: stg_69 [1/1] 1.57ns
:4  br label %6


 <State 7>: 5.46ns
ST_7: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i32 [ 0, %5 ], [ %i_1, %7 ]

ST_7: localEmpty_load [1/1] 0.00ns
:1  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_7: i_1 [1/1] 2.44ns
:2  %i_1 = add nsw i32 %op2_assign, 1

ST_7: stg_73 [1/1] 0.00ns
:3  br i1 %localEmpty_load, label %8, label %7

ST_7: result_load_1 [1/1] 0.00ns
:0  %result_load_1 = load i32* %result, align 4

ST_7: priorityIn_V_read [1/1] 0.00ns
:1  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_5 [1/1] 2.52ns
:3  %tmp_5 = icmp eq i32 %tmp_4, %op2_assign

ST_7: result_1 [1/1] 2.44ns
:4  %result_1 = add nsw i32 %result_load_1, 1

ST_7: result_1_s [1/1] 1.37ns
:5  %result_1_s = select i1 %tmp_5, i32 %result_load_1, i32 %result_1

ST_7: localEmpty_2 [1/1] 0.00ns
:6  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_81 [1/1] 1.30ns
:7  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_7: stg_82 [1/1] 1.57ns
:8  store i32 %result_1_s, i32* %result, align 4

ST_7: stg_83 [1/1] 0.00ns
:9  br label %6

ST_7: stg_84 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: stg_85 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x363ff00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3632d60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x362b6f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3633130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x362b9b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3665770; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x364b870; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x33addc0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x33ade40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result            (alloca       ) [ 01111111]
stg_9             (specbitsmap  ) [ 00000000]
stg_10            (specbitsmap  ) [ 00000000]
stg_11            (specbitsmap  ) [ 00000000]
stg_12            (specbitsmap  ) [ 00000000]
stg_13            (specbitsmap  ) [ 00000000]
stg_14            (specbitsmap  ) [ 00000000]
stg_15            (specbitsmap  ) [ 00000000]
stg_16            (specbitsmap  ) [ 00000000]
stg_17            (specbitsmap  ) [ 00000000]
stg_18            (specbitsmap  ) [ 00000000]
stg_19            (spectopmodule) [ 00000000]
iterations_read   (read         ) [ 00111111]
localFull         (alloca       ) [ 00111111]
localEmpty        (alloca       ) [ 00111111]
stg_23            (specwire     ) [ 00000000]
stg_24            (specwire     ) [ 00000000]
stg_25            (specifcore   ) [ 00000000]
stg_26            (specwire     ) [ 00000000]
stg_27            (specwire     ) [ 00000000]
stg_28            (specwire     ) [ 00000000]
stg_29            (specwire     ) [ 00000000]
stg_30            (specwire     ) [ 00000000]
stg_31            (specwire     ) [ 00000000]
stg_32            (specwire     ) [ 00000000]
stg_33            (specwire     ) [ 00000000]
stg_34            (specifcore   ) [ 00000000]
stg_35            (write        ) [ 00000000]
stg_36            (store        ) [ 00000000]
stg_37            (br           ) [ 01111111]
j                 (phi          ) [ 00100000]
tmp               (icmp         ) [ 00111111]
j_1               (add          ) [ 01111111]
stg_41            (br           ) [ 00000000]
stg_42            (write        ) [ 00000000]
stg_43            (write        ) [ 00000000]
result_load       (load         ) [ 00000000]
stg_45            (write        ) [ 00000000]
stg_46            (specifcore   ) [ 00000000]
stg_47            (ret          ) [ 00000000]
stg_48            (specifcore   ) [ 00000000]
localFull_1       (read         ) [ 00000000]
stg_50            (store        ) [ 00000000]
stg_51            (write        ) [ 00000000]
stg_52            (br           ) [ 00111111]
val_assign        (phi          ) [ 00001000]
localFull_load    (load         ) [ 00111111]
i                 (add          ) [ 00111111]
stg_56            (br           ) [ 00000000]
tmp_1             (trunc        ) [ 00000000]
stg_58            (write        ) [ 00000000]
full_read         (read         ) [ 00000000]
stg_60            (write        ) [ 00000000]
stg_61            (write        ) [ 00000000]
stg_62            (specifcore   ) [ 00000000]
localFull_2       (read         ) [ 00000000]
stg_64            (store        ) [ 00000000]
stg_65            (br           ) [ 00111111]
localEmpty_1      (read         ) [ 00000000]
stg_67            (store        ) [ 00000000]
stg_68            (write        ) [ 00000000]
stg_69            (br           ) [ 00111111]
op2_assign        (phi          ) [ 00000001]
localEmpty_load   (load         ) [ 00111111]
i_1               (add          ) [ 00111111]
stg_73            (br           ) [ 00000000]
result_load_1     (load         ) [ 00000000]
priorityIn_V_read (read         ) [ 00000000]
tmp_4             (zext         ) [ 00000000]
tmp_5             (icmp         ) [ 00000000]
result_1          (add          ) [ 00000000]
result_1_s        (select       ) [ 00000000]
localEmpty_2      (read         ) [ 00000000]
stg_81            (store        ) [ 00000000]
stg_82            (store        ) [ 00000000]
stg_83            (br           ) [ 00111111]
stg_84            (write        ) [ 00000000]
stg_85            (br           ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="result_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="localFull_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="localEmpty_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="iterations_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_35/1 stg_43/2 stg_51/3 stg_61/4 stg_68/6 stg_84/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_42_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_45_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_45/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localFull_1/3 full_read/4 localFull_2/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="stg_58_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stg_60_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/6 localEmpty_2/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="priorityIn_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="val_assign_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="val_assign_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="op2_assign_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="op2_assign_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/2 result_load_1/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="2"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/3 stg_64/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="4"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/6 stg_81/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stg_36_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="localFull_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="3"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="localEmpty_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="5"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="result_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="result_1_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="stg_82_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="5"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="result_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="269" class="1005" name="iterations_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="localFull_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2"/>
<pin id="276" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="280" class="1005" name="localEmpty_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="4"/>
<pin id="282" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="111" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="111" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="133" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="150" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="162" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="162" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="231"><net_src comp="173" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="140" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="173" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="181" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="181" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="70" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="272"><net_src comp="82" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="277"><net_src comp="74" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="283"><net_src comp="78" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="292"><net_src comp="204" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="300"><net_src comp="213" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="308"><net_src comp="227" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {4 }
	Port: cmdOut_V | {1 2 3 4 6 7 }
	Port: fullOut | {4 }
	Port: finished | {2 }
	Port: currentIteration | {2 }
  - Chain level:
	State 1
		stg_36 : 1
	State 2
		tmp : 1
		j_1 : 1
		stg_41 : 2
		stg_42 : 1
		stg_47 : 1
	State 3
	State 4
		i : 1
		stg_56 : 1
		tmp_1 : 1
		stg_58 : 2
	State 5
	State 6
	State 7
		i_1 : 1
		stg_73 : 1
		tmp_5 : 1
		result_1 : 1
		result_1_s : 2
		stg_82 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           j_1_fu_204          |    0    |    32   |
|    add   |            i_fu_213           |    0    |    32   |
|          |           i_1_fu_227          |    0    |    32   |
|          |        result_1_fu_243        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |           tmp_fu_199          |    0    |    40   |
|          |          tmp_5_fu_237         |    0    |    40   |
|----------|-------------------------------|---------|---------|
|  select  |       result_1_s_fu_249       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |   iterations_read_read_fu_82  |    0    |    0    |
|   read   |        grp_read_fu_111        |    0    |    0    |
|          |        grp_read_fu_133        |    0    |    0    |
|          | priorityIn_V_read_read_fu_140 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_88        |    0    |    0    |
|          |       stg_42_write_fu_96      |    0    |    0    |
|   write  |      stg_45_write_fu_103      |    0    |    0    |
|          |      stg_58_write_fu_118      |    0    |    0    |
|          |      stg_60_write_fu_125      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_219         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_4_fu_233         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   240   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_305      |   32   |
|       i_reg_297       |   32   |
|iterations_read_reg_269|   32   |
|      j_1_reg_289      |   32   |
|       j_reg_146       |   32   |
|   localEmpty_reg_280  |    1   |
|   localFull_reg_274   |    1   |
|   op2_assign_reg_169  |   32   |
|     result_reg_262    |   32   |
|   val_assign_reg_158  |   32   |
+-----------------------+--------+
|         Total         |   258  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_88 |  p2  |   3  |   2  |    6   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    6   ||  1.4105 |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   240  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   258  |   240  |
+-----------+--------+--------+--------+
