$date
  Tue Apr 03 19:23:38 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # x $end
$var reg 1 $ an $end
$var reg 1 % y $end
$var reg 1 & qa $end
$var reg 1 ' qb $end
$var reg 7 ( display[6:0] $end
$scope module registro $end
$var reg 1 ) clk $end
$var reg 1 * clr $end
$var reg 1 + x $end
$var reg 1 , an $end
$var reg 7 - display[6:0] $end
$var reg 1 . y $end
$var reg 1 / qa $end
$var reg 1 0 qb $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
U%
U&
U'
b0110000 (
0)
1*
1+
0,
b0110000 -
0.
0/
00
#3000000
1!
1)
#4000000
#5000000
0"
0*
#6000000
0!
0)
#9000000
1!
1)
1/
#10000000
#12000000
0!
0)
#15000000
1!
1)
10
#16000000
#18000000
0!
0)
#21000000
1!
1)
#22000000
0#
0+
#24000000
0!
0)
#27000000
1!
1)
0/
#28000000
1#
b0001000 (
1+
b0001000 -
1.
#30000000
0!
0)
#33000000
1!
b0110000 (
1)
b0110000 -
0.
00
#34000000
#36000000
0!
0)
#39000000
1!
1)
1/
#40000000
0#
0+
#42000000
0!
0)
#45000000
1!
1)
0/
#46000000
1#
1+
#48000000
0!
0)
#50000000
#51000000
1!
1)
1/
#54000000
0!
0)
#55000000
1"
1*
0/
