
State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:5:CORNER4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:4:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:3:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:2:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:1:EDGE1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:5:U_NoC_x:0:CORNER3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:4:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:3:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:2:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:5:EDGE4:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:4:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:3:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:2:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:1:INTERIOR:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:1:U_NoC_x:0:EDGE3:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:5:CORNER2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:4:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:3:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:2:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:1:EDGE2:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|user:user_cmp|Ex_Emulator:Emulator|Emu_Mgmt_Model:\U_NoC_y:0:U_NoC_x:0:CORNER1:U_NODEi|procBEO:U_PROC_BEO|proc_fsm:U_CONTROLLER|state
Name state.S_SEND2 state.S_RECV2 state.S_DONE state.S_DECODE state.S_SEND2_FETCH state.S_FETCH state.S_START 
state.S_START 0 0 0 0 0 0 0 
state.S_FETCH 0 0 0 0 0 1 1 
state.S_SEND2_FETCH 0 0 0 0 1 0 1 
state.S_DECODE 0 0 0 1 0 0 1 
state.S_DONE 0 0 1 0 0 0 1 
state.S_RECV2 0 1 0 0 0 0 1 
state.S_SEND2 1 0 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|tx_sm
Name tx_sm.TX_RECEIVE_DESCRIPTOR tx_sm.TX_WAIT tx_sm.TX_READ_DATA tx_sm.TX_DESCRIPTOR_REQ tx_sm.TX_READ_REGS tx_sm.TX_IDLE 
tx_sm.TX_IDLE 0 0 0 0 0 0 
tx_sm.TX_READ_REGS 0 0 0 0 1 1 
tx_sm.TX_DESCRIPTOR_REQ 0 0 0 1 0 1 
tx_sm.TX_READ_DATA 0 0 1 0 0 1 
tx_sm.TX_WAIT 0 1 0 0 0 1 
tx_sm.TX_RECEIVE_DESCRIPTOR 1 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|rx_sm
Name rx_sm.RX_IDLE rx_sm.RX_ERROR_STATE rx_sm.RX_RECEIVE_DATA rx_sm.RX_CHECK_STATUS 
rx_sm.RX_IDLE 0 0 0 0 
rx_sm.RX_CHECK_STATUS 1 0 0 1 
rx_sm.RX_RECEIVE_DATA 1 0 1 0 
rx_sm.RX_ERROR_STATE 1 1 0 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_channel_selector:g_channel_selector_cmp|nc_sm
Name nc_sm.NC_IDLE nc_sm.NC_WAIT nc_sm.NC_SET 
nc_sm.NC_IDLE 0 0 0 
nc_sm.NC_SET 1 0 1 
nc_sm.NC_WAIT 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|l2p_sm
Name l2p_sm.L2P_RECEIVE_DESCRIPTOR l2p_sm.L2P_WRITE_REGS l2p_sm.L2P_SEND_LIRQ l2p_sm.L2P_WRITE_DATA l2p_sm.L2P_DESCRIPTOR_REQ l2p_sm.L2P_READ_REGS l2p_sm.L2P_IDLE 
l2p_sm.L2P_IDLE 0 0 0 0 0 0 0 
l2p_sm.L2P_READ_REGS 0 0 0 0 0 1 1 
l2p_sm.L2P_DESCRIPTOR_REQ 0 0 0 0 1 0 1 
l2p_sm.L2P_WRITE_DATA 0 0 0 1 0 0 1 
l2p_sm.L2P_SEND_LIRQ 0 0 1 0 0 0 1 
l2p_sm.L2P_WRITE_REGS 0 1 0 0 0 0 1 
l2p_sm.L2P_RECEIVE_DESCRIPTOR 1 0 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_channel_selector:g_channel_selector_cmp|nc_sm
Name nc_sm.NC_IDLE nc_sm.NC_WAIT nc_sm.NC_SET 
nc_sm.NC_IDLE 0 0 0 
nc_sm.NC_SET 1 0 1 
nc_sm.NC_WAIT 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_2bus_arbiter:dpr_arbiter|bs_sm
Name bs_sm.BS_IDLE bs_sm.BS_1BUS bs_sm.BS_0BUS 
bs_sm.BS_IDLE 0 0 0 
bs_sm.BS_0BUS 1 0 1 
bs_sm.BS_1BUS 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|rd_sm
Name rd_sm.RSM_END_OF_READ_CMDBUF rd_sm.RSM_READ_TAGBUF rd_sm.RSM_WAIT_RX_HOLD rd_sm.RSM_READ_NW_CMDBUF rd_sm.RSM_READ_FW_CMDBUF rd_sm.RSM_IDLE 
rd_sm.RSM_IDLE 0 0 0 0 0 0 
rd_sm.RSM_READ_FW_CMDBUF 0 0 0 0 1 1 
rd_sm.RSM_READ_NW_CMDBUF 0 0 0 1 0 1 
rd_sm.RSM_WAIT_RX_HOLD 0 0 1 0 0 1 
rd_sm.RSM_READ_TAGBUF 0 1 0 0 0 1 
rd_sm.RSM_END_OF_READ_CMDBUF 1 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|wrrx_sm
Name wrrx_sm.WRRX_WRITE_REGS 
wrrx_sm.00 0 
wrrx_sm.WRRX_WRITE_REGS 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_packetizer:packetaser_cmp|DMATX_SM
Name DMATX_SM.DMA_WR_DATA DMATX_SM.DMA_WR_CMND DMATX_SM.DMA_RD_CMND DMATX_SM.IDLE DMATX_SM.DMA_INT_CMND 
DMATX_SM.IDLE 0 0 0 0 0 
DMATX_SM.DMA_RD_CMND 0 0 1 1 0 
DMATX_SM.DMA_WR_CMND 0 1 0 1 0 
DMATX_SM.DMA_WR_DATA 1 0 0 1 0 
DMATX_SM.DMA_INT_CMND 0 0 0 1 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_2bus_arbiter:packetaser_arbiter|bs_sm
Name bs_sm.BS_IDLE bs_sm.BS_1BUS bs_sm.BS_0BUS 
bs_sm.BS_IDLE 0 0 0 
bs_sm.BS_0BUS 1 0 1 
bs_sm.BS_1BUS 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_p2l_engine:g_p2l_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|regs_sm
Name regs_sm.REGS_IDLE regs_sm.REGS_INC regs_sm.REGS_LOAD 
regs_sm.REGS_IDLE 0 0 0 
regs_sm.REGS_LOAD 1 0 1 
regs_sm.REGS_INC 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_l2p_engine:g_l2p_engine_cmp|g_dpram_rw_controller:g_dpram_rw_controller_cmp|regs_sm
Name regs_sm.REGS_IDLE regs_sm.REGS_INC regs_sm.REGS_LOAD 
regs_sm.REGS_IDLE 0 0 0 
regs_sm.REGS_LOAD 1 0 1 
regs_sm.REGS_INC 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_incoming_packet_manager:g_incoming_packet_manager_cmp|wr_sm
Name wr_sm.WSM_IDLE wr_sm.WSM_WRITE_DATA wr_sm.WSM_2CMD_WORD 
wr_sm.WSM_IDLE 0 0 0 
wr_sm.WSM_2CMD_WORD 1 0 1 
wr_sm.WSM_WRITE_DATA 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|ready_sm
Name ready_sm~8 ready_sm~7 
ready_sm.READY_IDLE 0 0 
ready_sm.WAIT_READY 0 1 
ready_sm.WAIT_EPC 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|il_sm
Name il_sm~8 il_sm~7 
il_sm.IL_IDLE 0 0 
il_sm.ASSERT_INTA 0 1 
il_sm.DEASSERT_INTA 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_i2c_cntr:g_i2c_spd|sm
Name sm.START_AND_ADDRESS sm.REG_ADDR_AND_STOP sm.DATA_AND_STOP sm.NOP 
sm.NOP 0 0 0 0 
sm.DATA_AND_STOP 0 0 1 1 
sm.REG_ADDR_AND_STOP 0 1 0 1 
sm.START_AND_ADDRESS 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_i2c_cntr:g_i2c_spd|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_temp_ctrl:g_temp_ctrl_cmp|state
Name state.SM_START state.SM_WAIT_READY state.SM_WAIT state.SM_IDLE 
state.SM_IDLE 0 0 0 0 
state.SM_WAIT 0 0 1 1 
state.SM_WAIT_READY 0 1 0 1 
state.SM_START 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_temp_ctrl:g_temp_ctrl_cmp|g_i2c_cntr:g_i2c_cntr_cmp|sm
Name sm.START_AND_ADDRESS sm.REG_ADDR_AND_STOP sm.DATA_AND_STOP sm.NOP 
sm.NOP 0 0 0 0 
sm.DATA_AND_STOP 0 0 1 1 
sm.REG_ADDR_AND_STOP 0 1 0 1 
sm.START_AND_ADDRESS 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_temp_ctrl:g_temp_ctrl_cmp|g_i2c_cntr:g_i2c_cntr_cmp|g_i2c_master_top:g_i2c_master_top_cmp|g_i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_fpga_config:fpga_config_cmp|state
Name state.S_IDLE state.S_DATA state.S_LOAD 
state.S_IDLE 0 0 0 
state.S_LOAD 1 0 1 
state.S_DATA 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|host_rdsm
Name host_rdsm.HOST_RDSM_IDLE host_rdsm.HOST_RDSM_WAIT host_rdsm.HOST_RDSM_READ_DATA 
host_rdsm.HOST_RDSM_IDLE 0 0 0 
host_rdsm.HOST_RDSM_READ_DATA 1 0 1 
host_rdsm.HOST_RDSM_WAIT 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|g_descriptor_write:g_descriptor_write_p2l|sm
Name sm.SM_WRITE_DATA3WORD sm.SM_WRITE_DATA2WORD sm.SM_WRITE_DATA1WORD sm.SM_IDLE 
sm.SM_IDLE 0 0 0 0 
sm.SM_WRITE_DATA1WORD 0 0 1 1 
sm.SM_WRITE_DATA2WORD 0 1 0 1 
sm.SM_WRITE_DATA3WORD 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|g_dma_logic:dma_pcie_package_cmp|g_desc_manager_addr_org:g_desc_manager_addr_org_cmp|g_descriptor_write:g_descriptor_write_l2p|sm
Name sm.SM_WRITE_DATA3WORD sm.SM_WRITE_DATA2WORD sm.SM_WRITE_DATA1WORD sm.SM_IDLE 
sm.SM_IDLE 0 0 0 0 
sm.SM_WRITE_DATA1WORD 0 0 1 1 
sm.SM_WRITE_DATA2WORD 0 1 0 1 
sm.SM_WRITE_DATA3WORD 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g2g3_hold_ltssm.hold_state
Name g2g3_hold_ltssm.hold_state.INACT g2g3_hold_ltssm.hold_state.HOLD_AEQ g2g3_hold_ltssm.hold_state.HOLD 
g2g3_hold_ltssm.hold_state.INACT 0 0 0 
g2g3_hold_ltssm.hold_state.HOLD 1 0 1 
g2g3_hold_ltssm.hold_state.HOLD_AEQ 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_soft_reset.altpcie_rs_serdes|serdes_rst_state
Name serdes_rst_state~5 serdes_rst_state~4 
serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT 0 0 
serdes_rst_state.IDLE_ST_CNT 0 1 
serdes_rst_state.STABLE_TX_PLL_ST_CNT 1 0 
serdes_rst_state.WAIT_STATE_ST_CNT 1 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll:user_pll_cmp|user_pll_0002:user_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
Name dps_current_state.PHASE_DONE_LOW_0 dps_current_state.PHASE_DONE_LOW_4 dps_current_state.PHASE_DONE_LOW_3 dps_current_state.PHASE_DONE_LOW_2 dps_current_state.PHASE_DONE_LOW_1 dps_current_state.PHASE_DONE_HIGH 
dps_current_state.PHASE_DONE_HIGH 0 0 0 0 0 0 
dps_current_state.PHASE_DONE_LOW_1 0 0 0 0 1 1 
dps_current_state.PHASE_DONE_LOW_2 0 0 0 1 0 1 
dps_current_state.PHASE_DONE_LOW_3 0 0 1 0 0 1 
dps_current_state.PHASE_DONE_LOW_4 0 1 0 0 0 1 
dps_current_state.PHASE_DONE_LOW_0 1 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
Name current_state.IDLE current_state.LOCKED current_state.WAIT_ON_LOCK 
current_state.IDLE 0 0 0 
current_state.WAIT_ON_LOCK 1 0 1 
current_state.LOCKED 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
Name current_read_state.READ_POST_WAIT current_read_state.READ current_read_state.READ_WAIT current_read_state.READ_IDLE 
current_read_state.READ_IDLE 0 0 0 0 
current_read_state.READ_WAIT 0 0 1 1 
current_read_state.READ 0 1 0 1 
current_read_state.READ_POST_WAIT 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
Name operation_address.CP_CURRENT_REG operation_address.BWCTRL_REG operation_address.DSM_REG operation_address.DPS_REG operation_address.C_COUNTERS_REG operation_address.M_REG operation_address.N_REG operation_address.000000 operation_address.ANY_DPRIO operation_address.VCO_REG 
operation_address.000000 0 0 0 0 0 0 0 0 0 0 
operation_address.N_REG 0 0 0 0 0 0 1 1 0 0 
operation_address.M_REG 0 0 0 0 0 1 0 1 0 0 
operation_address.C_COUNTERS_REG 0 0 0 0 1 0 0 1 0 0 
operation_address.DPS_REG 0 0 0 1 0 0 0 1 0 0 
operation_address.DSM_REG 0 0 1 0 0 0 0 1 0 0 
operation_address.BWCTRL_REG 0 1 0 0 0 0 0 1 0 0 
operation_address.CP_CURRENT_REG 1 0 0 0 0 0 0 1 0 0 
operation_address.VCO_REG 0 0 0 0 0 0 0 1 0 1 
operation_address.ANY_DPRIO 0 0 0 0 0 0 0 1 1 0 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
Name dprio_cur_state.DPRIO_DONE dprio_cur_state.TEN dprio_cur_state.NINE dprio_cur_state.EIGHT dprio_cur_state.SEVEN dprio_cur_state.SIX dprio_cur_state.FIVE dprio_cur_state.FOUR dprio_cur_state.THREE dprio_cur_state.TWO dprio_cur_state.ONE dprio_cur_state.DPRIO_IDLE 
dprio_cur_state.DPRIO_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 
dprio_cur_state.ONE 0 0 0 0 0 0 0 0 0 0 1 1 
dprio_cur_state.TWO 0 0 0 0 0 0 0 0 0 1 0 1 
dprio_cur_state.THREE 0 0 0 0 0 0 0 0 1 0 0 1 
dprio_cur_state.FOUR 0 0 0 0 0 0 0 1 0 0 0 1 
dprio_cur_state.FIVE 0 0 0 0 0 0 1 0 0 0 0 1 
dprio_cur_state.SIX 0 0 0 0 0 1 0 0 0 0 0 1 
dprio_cur_state.SEVEN 0 0 0 0 1 0 0 0 0 0 0 1 
dprio_cur_state.EIGHT 0 0 0 1 0 0 0 0 0 0 0 1 
dprio_cur_state.NINE 0 0 1 0 0 0 0 0 0 0 0 1 
dprio_cur_state.TEN 0 1 0 0 0 0 0 0 0 0 0 1 
dprio_cur_state.DPRIO_DONE 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|user_pll_reconfig:user_pll_reconfig_cmp|altera_pll_reconfig_top:user_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
Name dps_current_state.DPS_CHANGED dps_current_state.DPS_WAIT_DPRIO_WRITING dps_current_state.DPS_WAIT_PHASE_EN dps_current_state.DPS_START dps_current_state.DPS_WAIT_PHASE_DONE dps_current_state.DPS_DONE 
dps_current_state.DPS_DONE 0 0 0 0 0 0 
dps_current_state.DPS_WAIT_PHASE_DONE 0 0 0 0 1 1 
dps_current_state.DPS_START 0 0 0 1 0 1 
dps_current_state.DPS_WAIT_PHASE_EN 0 0 1 0 0 1 
dps_current_state.DPS_WAIT_DPRIO_WRITING 0 1 0 0 0 1 
dps_current_state.DPS_CHANGED 1 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_sv_pcie_lb_rx:g_sv_pcie_lb_rx_cmp|lrx_state
Name lrx_state.S_LRX_DATA 
lrx_state.S_LRX_IDLE 0 
lrx_state.S_LRX_DATA 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_tx:core_tx_if|tx_state
Name tx_state.S_TX_DATA tx_state.S_TX_LOCAL_COMPLETION tx_state.S_TX_LOCAL_CMDWR tx_state.S_TX_LOCAL_CMDRD tx_state.S_TX_CMDPREREAD tx_state.S_TX_INTERNAL_COMPLETION tx_state.S_TX_IDLE 
tx_state.S_TX_IDLE 0 0 0 0 0 0 0 
tx_state.S_TX_INTERNAL_COMPLETION 0 0 0 0 0 1 1 
tx_state.S_TX_CMDPREREAD 0 0 0 0 1 0 1 
tx_state.S_TX_LOCAL_CMDRD 0 0 0 1 0 0 1 
tx_state.S_TX_LOCAL_CMDWR 0 0 1 0 0 0 1 
tx_state.S_TX_LOCAL_COMPLETION 0 1 0 0 0 0 1 
tx_state.S_TX_DATA 1 0 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_sv_pcie_local:pcie_app|g_svpcie_core_rx:core_rx_if|rx_state
Name rx_state.S_RX_SEND_SUSPENDED_RDCMD_FIRST_WORD rx_state.S_RX_DATA rx_state.S_RX_HEADER rx_state.S_RX_IDLE 
rx_state.S_RX_IDLE 0 0 0 0 
rx_state.S_RX_HEADER 0 0 1 1 
rx_state.S_RX_DATA 0 1 0 1 
rx_state.S_RX_SEND_SUSPENDED_RDCMD_FIRST_WORD 1 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|epc_sm
Name epc_sm.EPCSM_EOA epc_sm.EPCSM_RDY epc_sm.EPCSM_WRDATA epc_sm.EPCSM_RDDATA epc_sm.EPCSM_BUSY epc_sm.EPCSM_IDLE 
epc_sm.EPCSM_IDLE 0 0 0 0 0 0 
epc_sm.EPCSM_BUSY 0 0 0 0 1 1 
epc_sm.EPCSM_RDDATA 0 0 0 1 0 1 
epc_sm.EPCSM_WRDATA 0 0 1 0 0 1 
epc_sm.EPCSM_RDY 0 1 0 0 0 1 
epc_sm.EPCSM_EOA 1 0 0 0 0 1 

State Machine - |tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp|g_epc_controller:g_epc_controller_cmp|amsi_controller_sV_EPCQ256:amsi_controller_cmp|amsi_controller_sV_EPCQ256_altasmi_parallel_p113:amsi_controller_sV_EPCQ256_altasmi_parallel_p113_component|scfifo:scfifo8|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
Name state_middle state_full state_empty 
state_empty 0 0 0 
state_middle 1 0 1 
state_full 0 1 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state
Name state.STATE_RW_IDLE state.STATE_RW_DONE state.STATE_RW_EXEC 
state.STATE_RW_IDLE 0 0 0 
state.STATE_RW_EXEC 1 0 1 
state.STATE_RW_DONE 1 1 0 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state
Name state.RW_MGR_STATE_DONE state.RW_MGR_STATE_READING state.RW_MGR_STATE_RUNNING state.RW_MGR_STATE_IDLE 
state.RW_MGR_STATE_IDLE 0 0 0 0 
state.RW_MGR_STATE_RUNNING 0 0 1 1 
state.RW_MGR_STATE_READING 0 1 0 1 
state.RW_MGR_STATE_DONE 1 0 0 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_DONE 
state_avl_curr.STATE_AVL_IDLE 0 
state_avl_curr.STATE_AVL_DONE 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_IDLE state_avl_curr.STATE_AVL_DONE state_avl_curr.STATE_AVL_EXEC 
state_avl_curr.STATE_AVL_IDLE 0 0 0 
state_avl_curr.STATE_AVL_EXEC 1 0 1 
state_avl_curr.STATE_AVL_DONE 1 1 0 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr
Name state_phy_curr.STATE_PHY_DONE 
state_phy_curr.STATE_PHY_IDLE 0 
state_phy_curr.STATE_PHY_DONE 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |tile|IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp|g_hp_mp_dram:multiport|g_mp2afi:ram|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 
