// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dataflow_in_loop_con (
        filter_0_i_i,
        output_V_address0,
        output_V_ce0,
        output_V_d0,
        output_V_q0,
        output_V_we0,
        output_V_address1,
        output_V_ce1,
        output_V_d1,
        output_V_q1,
        output_V_we1,
        ap_clk,
        ap_rst,
        filter_0_i_i_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [3:0] filter_0_i_i;
output  [12:0] output_V_address0;
output   output_V_ce0;
output  [23:0] output_V_d0;
input  [23:0] output_V_q0;
output   output_V_we0;
output  [12:0] output_V_address1;
output   output_V_ce1;
output  [23:0] output_V_d1;
input  [23:0] output_V_q1;
output   output_V_we1;
input   ap_clk;
input   ap_rst;
input   filter_0_i_i_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    conv_layer1_label8_p_U0_ap_start;
wire    conv_layer1_label8_p_U0_ap_done;
wire    conv_layer1_label8_p_U0_ap_continue;
wire    conv_layer1_label8_p_U0_ap_idle;
wire    conv_layer1_label8_p_U0_ap_ready;
wire   [12:0] conv_layer1_label8_p_U0_output_V_address0;
wire    conv_layer1_label8_p_U0_output_V_ce0;
wire    conv_layer1_label8_p_U0_output_V_we0;
wire   [23:0] conv_layer1_label8_p_U0_output_V_d0;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    conv_layer1_label8_p_U0_start_full_n;
wire    conv_layer1_label8_p_U0_start_write;

conv_layer1_label8_p conv_layer1_label8_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_layer1_label8_p_U0_ap_start),
    .ap_done(conv_layer1_label8_p_U0_ap_done),
    .ap_continue(conv_layer1_label8_p_U0_ap_continue),
    .ap_idle(conv_layer1_label8_p_U0_ap_idle),
    .ap_ready(conv_layer1_label8_p_U0_ap_ready),
    .filter_0_i_i(filter_0_i_i),
    .output_V_address0(conv_layer1_label8_p_U0_output_V_address0),
    .output_V_ce0(conv_layer1_label8_p_U0_output_V_ce0),
    .output_V_we0(conv_layer1_label8_p_U0_output_V_we0),
    .output_V_d0(conv_layer1_label8_p_U0_output_V_d0)
);

assign ap_done = conv_layer1_label8_p_U0_ap_done;

assign ap_idle = conv_layer1_label8_p_U0_ap_idle;

assign ap_ready = conv_layer1_label8_p_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = conv_layer1_label8_p_U0_ap_done;

assign ap_sync_ready = conv_layer1_label8_p_U0_ap_ready;

assign conv_layer1_label8_p_U0_ap_continue = ap_continue;

assign conv_layer1_label8_p_U0_ap_start = ap_start;

assign conv_layer1_label8_p_U0_start_full_n = 1'b1;

assign conv_layer1_label8_p_U0_start_write = 1'b0;

assign output_V_address0 = conv_layer1_label8_p_U0_output_V_address0;

assign output_V_address1 = 13'd0;

assign output_V_ce0 = conv_layer1_label8_p_U0_output_V_ce0;

assign output_V_ce1 = 1'b0;

assign output_V_d0 = conv_layer1_label8_p_U0_output_V_d0;

assign output_V_d1 = 24'd0;

assign output_V_we0 = conv_layer1_label8_p_U0_output_V_we0;

assign output_V_we1 = 1'b0;

endmodule //dataflow_in_loop_con
