(window.webpackJsonp=window.webpackJsonp||[]).push([[13],{ufn1:function(e,t,n){"use strict";n.r(t),n.d(t,"_frontmatter",(function(){return i})),n.d(t,"default",(function(){return o}));var r=n("zLVn"),a=(n("q1tI"),n("7ljp")),b=n("V4GB"),c=n("ALBY"),l=n("Mr6k"),i={title:"Speicher",tags:["RAM","Arbeitsspeicher","latency","Latenz"]},u={_frontmatter:i};function o(e){var t=e.components,n=Object(r.a)(e,["components"]);return Object(a.b)("wrapper",Object.assign({},u,n,{components:t,mdxType:"MDXLayout"}),Object(a.b)("h4",null,"SDR SDRAM (synchronous dynamic random-access memory)"),Object(a.b)("p",null,"Prefetching-Faktor = 1"),Object(a.b)("h4",null,"DDR SDRAM (double data rate SDRAM)"),Object(a.b)("p",null,"Beim DDR SDRAM wurde die Speichertransferrate im Vergleich zum ursprünglichen SDR SDRAM bei gleicher Taktrate verdoppelt, indem sowohl bei der auf- als auch bei der absteigenden Flanke des Taktsignals ein Datenbit übertragen wird."),Object(a.b)("h5",null,"DDR"),Object(a.b)("p",null,"Prefetching-Faktor = 2"),Object(a.b)("h5",null,"DDR2"),Object(a.b)("p",null,"Prefetching-Faktor = 4"),Object(a.b)("h5",null,"DDR3"),Object(a.b)("p",null,"Prefetching-Faktor = 8"),Object(a.b)("h5",null,"DDR4"),Object(a.b)("p",null,"Prefetching-Faktor = 8"),Object(a.b)("h5",null,"DDR5"),Object(a.b)("p",null,"Prefetching-Faktor = 16"),Object(a.b)("h4",null,"Speichertransferrate"),Object(a.b)("p",null,Object(a.b)("inlineCode",{parentName:"p"},"Takt (in MHz) * Busbreite (in bit) * Prefetching-Faktor = Speichertransferrate (in Mbit/s)")),Object(a.b)(b.a,{mdxType:"MemoryBandwidthCalculator"}),Object(a.b)("h4",null,"Latenz"),Object(a.b)(c.a,{mdxType:"MemoryLatencyCalculator"}),Object(a.b)("h4",null,"Multi Channel"),Object(a.b)(l.a,{mdxType:"MemoryChannelCalculator"}))}o.isMDXComponent=!0}}]);
//# sourceMappingURL=component---src-pages-memory-index-mdx-d2f8f4f9672b2943aec5.js.map