#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1db4c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1da7d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1db8090 .functor NOT 1, L_0x1e08e90, C4<0>, C4<0>, C4<0>;
L_0x1e08450 .functor XOR 298, L_0x1e08ad0, L_0x1e08c90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e08dd0 .functor XOR 298, L_0x1e08450, L_0x1e08d30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1df5630_0 .net *"_ivl_10", 297 0, L_0x1e08d30;  1 drivers
v0x1df5730_0 .net *"_ivl_12", 297 0, L_0x1e08dd0;  1 drivers
v0x1df5810_0 .net *"_ivl_2", 297 0, L_0x1e08a30;  1 drivers
v0x1df58d0_0 .net *"_ivl_4", 297 0, L_0x1e08ad0;  1 drivers
v0x1df59b0_0 .net *"_ivl_6", 297 0, L_0x1e08c90;  1 drivers
v0x1df5ae0_0 .net *"_ivl_8", 297 0, L_0x1e08450;  1 drivers
v0x1df5bc0_0 .var "clk", 0 0;
v0x1df5c60_0 .net "in", 99 0, v0x1df3ad0_0;  1 drivers
v0x1df5d00_0 .net "out_any_dut", 99 1, L_0x1e07d60;  1 drivers
v0x1df5dc0_0 .net "out_any_ref", 99 1, L_0x1df6c60;  1 drivers
v0x1df5e90_0 .net "out_both_dut", 98 0, L_0x1df7550;  1 drivers
v0x1df5f60_0 .net "out_both_ref", 98 0, L_0x1df6850;  1 drivers
v0x1df6030_0 .net "out_different_dut", 99 0, L_0x1e08310;  1 drivers
v0x1df6100_0 .net "out_different_ref", 99 0, L_0x1df71c0;  1 drivers
v0x1df61d0_0 .var/2u "stats1", 287 0;
v0x1df6290_0 .var/2u "strobe", 0 0;
v0x1df6350_0 .net "tb_match", 0 0, L_0x1e08e90;  1 drivers
v0x1df6530_0 .net "tb_mismatch", 0 0, L_0x1db8090;  1 drivers
E_0x1dbb160/0 .event negedge, v0x1df39f0_0;
E_0x1dbb160/1 .event posedge, v0x1df39f0_0;
E_0x1dbb160 .event/or E_0x1dbb160/0, E_0x1dbb160/1;
L_0x1e08a30 .concat [ 100 99 99 0], L_0x1df71c0, L_0x1df6c60, L_0x1df6850;
L_0x1e08ad0 .concat [ 100 99 99 0], L_0x1df71c0, L_0x1df6c60, L_0x1df6850;
L_0x1e08c90 .concat [ 100 99 99 0], L_0x1e08310, L_0x1e07d60, L_0x1df7550;
L_0x1e08d30 .concat [ 100 99 99 0], L_0x1df71c0, L_0x1df6c60, L_0x1df6850;
L_0x1e08e90 .cmp/eeq 298, L_0x1e08a30, L_0x1e08dd0;
S_0x1da7aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1da7d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1db8100 .functor AND 100, v0x1df3ad0_0, L_0x1df66c0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1df6ba0 .functor OR 100, v0x1df3ad0_0, L_0x1df6a60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1df71c0 .functor XOR 100, v0x1df3ad0_0, L_0x1df7080, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1dc1e30_0 .net *"_ivl_1", 98 0, L_0x1df6620;  1 drivers
v0x1df2a60_0 .net *"_ivl_11", 98 0, L_0x1df6990;  1 drivers
v0x1df2b40_0 .net *"_ivl_12", 99 0, L_0x1df6a60;  1 drivers
L_0x7f6ff1a41060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1df2c00_0 .net *"_ivl_15", 0 0, L_0x7f6ff1a41060;  1 drivers
v0x1df2ce0_0 .net *"_ivl_16", 99 0, L_0x1df6ba0;  1 drivers
v0x1df2e10_0 .net *"_ivl_2", 99 0, L_0x1df66c0;  1 drivers
v0x1df2ef0_0 .net *"_ivl_21", 0 0, L_0x1df6de0;  1 drivers
v0x1df2fd0_0 .net *"_ivl_23", 98 0, L_0x1df6f90;  1 drivers
v0x1df30b0_0 .net *"_ivl_24", 99 0, L_0x1df7080;  1 drivers
L_0x7f6ff1a41018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1df3220_0 .net *"_ivl_5", 0 0, L_0x7f6ff1a41018;  1 drivers
v0x1df3300_0 .net *"_ivl_6", 99 0, L_0x1db8100;  1 drivers
v0x1df33e0_0 .net "in", 99 0, v0x1df3ad0_0;  alias, 1 drivers
v0x1df34c0_0 .net "out_any", 99 1, L_0x1df6c60;  alias, 1 drivers
v0x1df35a0_0 .net "out_both", 98 0, L_0x1df6850;  alias, 1 drivers
v0x1df3680_0 .net "out_different", 99 0, L_0x1df71c0;  alias, 1 drivers
L_0x1df6620 .part v0x1df3ad0_0, 1, 99;
L_0x1df66c0 .concat [ 99 1 0 0], L_0x1df6620, L_0x7f6ff1a41018;
L_0x1df6850 .part L_0x1db8100, 0, 99;
L_0x1df6990 .part v0x1df3ad0_0, 1, 99;
L_0x1df6a60 .concat [ 99 1 0 0], L_0x1df6990, L_0x7f6ff1a41060;
L_0x1df6c60 .part L_0x1df6ba0, 0, 99;
L_0x1df6de0 .part v0x1df3ad0_0, 0, 1;
L_0x1df6f90 .part v0x1df3ad0_0, 1, 99;
L_0x1df7080 .concat [ 99 1 0 0], L_0x1df6f90, L_0x1df6de0;
S_0x1df37e0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1da7d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1df39f0_0 .net "clk", 0 0, v0x1df5bc0_0;  1 drivers
v0x1df3ad0_0 .var "in", 99 0;
v0x1df3b90_0 .net "tb_match", 0 0, L_0x1e08e90;  alias, 1 drivers
E_0x1dbace0 .event posedge, v0x1df39f0_0;
E_0x1dbb5f0 .event negedge, v0x1df39f0_0;
S_0x1df3c90 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1da7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1df7550 .functor AND 99, L_0x1df72d0, L_0x1df7410, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1e07c50 .functor OR 100, L_0x1df7820, L_0x1df7a40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e08250 .functor XOR 1, L_0x1e07ea0, L_0x1e081b0, C4<0>, C4<0>;
v0x1df3f00_0 .net *"_ivl_1", 98 0, L_0x1df72d0;  1 drivers
v0x1df3fc0_0 .net *"_ivl_11", 0 0, L_0x1df76b0;  1 drivers
v0x1df40a0_0 .net *"_ivl_13", 98 0, L_0x1df7780;  1 drivers
v0x1df4190_0 .net *"_ivl_14", 99 0, L_0x1df7820;  1 drivers
v0x1df4270_0 .net *"_ivl_17", 0 0, L_0x1df79a0;  1 drivers
v0x1df43a0_0 .net *"_ivl_18", 99 0, L_0x1df7a40;  1 drivers
L_0x7f6ff1a410f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1df4480_0 .net *"_ivl_21", 98 0, L_0x7f6ff1a410f0;  1 drivers
v0x1df4560_0 .net *"_ivl_22", 99 0, L_0x1e07c50;  1 drivers
v0x1df4640_0 .net *"_ivl_29", 0 0, L_0x1e07ea0;  1 drivers
v0x1df47b0_0 .net *"_ivl_3", 97 0, L_0x1df7370;  1 drivers
v0x1df4890_0 .net *"_ivl_31", 0 0, L_0x1e081b0;  1 drivers
v0x1df4970_0 .net *"_ivl_32", 0 0, L_0x1e08250;  1 drivers
v0x1df4a30_0 .net *"_ivl_38", 98 0, L_0x1e084c0;  1 drivers
v0x1df4b10_0 .net *"_ivl_4", 98 0, L_0x1df7410;  1 drivers
v0x1df4bf0_0 .net *"_ivl_40", 98 0, L_0x1e08560;  1 drivers
v0x1df4cd0_0 .net *"_ivl_41", 0 0, L_0x1e08680;  1 drivers
v0x1df4d90_0 .net *"_ivl_43", 98 0, L_0x1e087c0;  1 drivers
L_0x7f6ff1a41138 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1df4e70_0 .net *"_ivl_46", 97 0, L_0x7f6ff1a41138;  1 drivers
L_0x7f6ff1a410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1df4f50_0 .net *"_ivl_7", 0 0, L_0x7f6ff1a410a8;  1 drivers
v0x1df5030_0 .net "in", 99 0, v0x1df3ad0_0;  alias, 1 drivers
v0x1df50f0_0 .net "out_any", 99 1, L_0x1e07d60;  alias, 1 drivers
v0x1df51d0_0 .net "out_both", 98 0, L_0x1df7550;  alias, 1 drivers
v0x1df52b0_0 .net "out_different", 99 0, L_0x1e08310;  alias, 1 drivers
L_0x1df72d0 .part v0x1df3ad0_0, 0, 99;
L_0x1df7370 .part v0x1df3ad0_0, 0, 98;
L_0x1df7410 .concat [ 98 1 0 0], L_0x1df7370, L_0x7f6ff1a410a8;
L_0x1df76b0 .part v0x1df3ad0_0, 99, 1;
L_0x1df7780 .part v0x1df3ad0_0, 1, 99;
L_0x1df7820 .concat [ 99 1 0 0], L_0x1df7780, L_0x1df76b0;
L_0x1df79a0 .part v0x1df3ad0_0, 0, 1;
L_0x1df7a40 .concat [ 1 99 0 0], L_0x1df79a0, L_0x7f6ff1a410f0;
L_0x1e07d60 .part L_0x1e07c50, 0, 99;
L_0x1e07ea0 .part v0x1df3ad0_0, 99, 1;
L_0x1e081b0 .part v0x1df3ad0_0, 0, 1;
L_0x1e08310 .concat8 [ 99 1 0 0], L_0x1e087c0, L_0x1e08250;
L_0x1e084c0 .part v0x1df3ad0_0, 0, 99;
L_0x1e08560 .part v0x1df3ad0_0, 1, 99;
L_0x1e08680 .cmp/ne 99, L_0x1e084c0, L_0x1e08560;
L_0x1e087c0 .concat [ 1 98 0 0], L_0x1e08680, L_0x7f6ff1a41138;
S_0x1df5410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1da7d00;
 .timescale -12 -12;
E_0x1da4a20 .event anyedge, v0x1df6290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1df6290_0;
    %nor/r;
    %assign/vec4 v0x1df6290_0, 0;
    %wait E_0x1da4a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1df37e0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1df3ad0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dbb5f0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1df3ad0_0, 0;
    %wait E_0x1dbace0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1df3ad0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1da7d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df5bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df6290_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1da7d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1df5bc0_0;
    %inv;
    %store/vec4 v0x1df5bc0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1da7d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1df39f0_0, v0x1df6530_0, v0x1df5c60_0, v0x1df5f60_0, v0x1df5e90_0, v0x1df5dc0_0, v0x1df5d00_0, v0x1df6100_0, v0x1df6030_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1da7d00;
T_5 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1da7d00;
T_6 ;
    %wait E_0x1dbb160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df61d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
    %load/vec4 v0x1df6350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df61d0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1df5f60_0;
    %load/vec4 v0x1df5f60_0;
    %load/vec4 v0x1df5e90_0;
    %xor;
    %load/vec4 v0x1df5f60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1df5dc0_0;
    %load/vec4 v0x1df5dc0_0;
    %load/vec4 v0x1df5d00_0;
    %xor;
    %load/vec4 v0x1df5dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1df6100_0;
    %load/vec4 v0x1df6100_0;
    %load/vec4 v0x1df6030_0;
    %xor;
    %load/vec4 v0x1df6100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1df61d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df61d0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv100/iter4/response1/top_module.sv";
