// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.h"
#include "myproject_mul_mul_17ns_18s_26_1_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;
    sc_signal< sc_lv<5> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_invert_table2* invert_table2_U;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U399;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U400;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U401;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U402;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U403;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U404;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U405;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U406;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U407;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U408;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<16> > data_7_V_read_1_reg_1806;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > data_6_V_read_1_reg_1811;
    sc_signal< sc_lv<16> > data_5_V_read_1_reg_1816;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1821;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1826;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1831;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1836;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1841;
    sc_signal< sc_lv<16> > agg_result_i_i_i_i_fu_362_p3;
    sc_signal< sc_lv<16> > agg_result_i_i_i_i_reg_1916;
    sc_signal< sc_lv<16> > agg_result_i_i21_i_i_fu_404_p3;
    sc_signal< sc_lv<16> > agg_result_i_i21_i_i_reg_1922;
    sc_signal< sc_lv<1> > tmp_37_reg_1928;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_38_reg_1935;
    sc_signal< sc_lv<1> > tmp_39_reg_1942;
    sc_signal< sc_lv<1> > tmp_40_reg_1949;
    sc_signal< sc_lv<1> > tmp_41_reg_1956;
    sc_signal< sc_lv<1> > tmp_42_reg_1963;
    sc_signal< sc_lv<1> > tmp_43_reg_1970;
    sc_signal< sc_lv<1> > tmp_44_reg_1977;
    sc_signal< sc_lv<1> > tmp_45_reg_1984;
    sc_signal< sc_lv<1> > tmp_46_reg_1991;
    sc_signal< sc_lv<1> > tmp_47_reg_1998;
    sc_signal< sc_lv<1> > tmp_48_reg_2005;
    sc_signal< sc_lv<1> > tmp_49_reg_2012;
    sc_signal< sc_lv<1> > tmp_50_reg_2019;
    sc_signal< sc_lv<1> > tmp_51_reg_2026;
    sc_signal< sc_lv<1> > tmp_52_reg_2033;
    sc_signal< sc_lv<1> > tmp_53_reg_2040;
    sc_signal< sc_lv<1> > tmp_54_reg_2047;
    sc_signal< sc_lv<1> > tmp_55_reg_2054;
    sc_signal< sc_lv<1> > tmp_56_reg_2061;
    sc_signal< sc_lv<10> > tmp_reg_2068;
    sc_signal< sc_lv<10> > tmp_4_16_reg_2074;
    sc_signal< sc_lv<10> > tmp_10_reg_2080;
    sc_signal< sc_lv<10> > tmp_13_reg_2086;
    sc_signal< sc_lv<10> > tmp_16_reg_2092;
    sc_signal< sc_lv<10> > tmp_19_reg_2098;
    sc_signal< sc_lv<10> > tmp_22_reg_2104;
    sc_signal< sc_lv<10> > tmp_25_reg_2110;
    sc_signal< sc_lv<10> > tmp_28_reg_2116;
    sc_signal< sc_lv<10> > tmp_31_reg_2122;
    sc_signal< sc_lv<10> > y_V_4_fu_1168_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_2148;
    sc_signal< sc_lv<10> > y_V_5_fu_1190_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_2153;
    sc_signal< sc_lv<10> > y_V_6_fu_1212_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_2158;
    sc_signal< sc_lv<10> > y_V_7_fu_1234_p3;
    sc_signal< sc_lv<10> > y_V_7_reg_2163;
    sc_signal< sc_lv<10> > y_V_8_fu_1256_p3;
    sc_signal< sc_lv<10> > y_V_8_reg_2168;
    sc_signal< sc_lv<10> > y_V_9_fu_1278_p3;
    sc_signal< sc_lv<10> > y_V_9_reg_2173;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_2178;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_2178_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_2178_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_2184;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_2184_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_2184_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_2190;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_2190_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_2190_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_2196;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_2196_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_2196_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_2222;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_2222_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_2222_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_2228;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_2228_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_2228_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_2234;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_2234_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_2234_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_2240;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_2240_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_2240_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2256;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2256_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2256_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2262;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2262_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2262_pp0_iter3_reg;
    sc_signal< sc_lv<1> > isneg_1_reg_2268;
    sc_signal< sc_lv<1> > newsignbit_2_reg_2275;
    sc_signal< sc_lv<10> > tmp_34_reg_2282;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_2293;
    sc_signal< sc_lv<26> > OP2_V_cast_fu_1567_p1;
    sc_signal< sc_lv<26> > OP2_V_cast_reg_2298;
    sc_signal< sc_lv<16> > res_0_V_write_assign_reg_2308;
    sc_signal< sc_lv<16> > res_1_V_write_assign_reg_2313;
    sc_signal< sc_lv<16> > res_2_V_write_assign_reg_2318;
    sc_signal< sc_lv<16> > res_3_V_write_assign_reg_2323;
    sc_signal< sc_lv<16> > res_4_V_write_assign_reg_2328;
    sc_signal< sc_lv<16> > res_5_V_write_assign_reg_2333;
    sc_signal< sc_lv<16> > res_6_V_write_assign_reg_2338;
    sc_signal< sc_lv<16> > res_7_V_write_assign_reg_2343;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<16> > ap_port_reg_data_8_V_read;
    sc_signal< sc_lv<16> > ap_port_reg_data_9_V_read;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_return;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_return;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce;
    sc_signal< sc_lv<17> > exp_res_0_V_fu_86;
    sc_signal< sc_lv<17> > exp_res_1_V_fu_90;
    sc_signal< sc_lv<17> > exp_res_2_V_fu_94;
    sc_signal< sc_lv<17> > exp_res_3_V_fu_98;
    sc_signal< sc_lv<17> > exp_res_4_V_fu_102;
    sc_signal< sc_lv<17> > exp_res_5_V_fu_106;
    sc_signal< sc_lv<17> > exp_res_6_V_fu_110;
    sc_signal< sc_lv<17> > exp_res_7_V_fu_114;
    sc_signal< sc_lv<17> > exp_res_8_V_fu_118;
    sc_signal< sc_lv<17> > exp_res_9_V_fu_122;
    sc_signal< sc_lv<64> > tmp_1_15_fu_1068_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_11_1_fu_1095_p1;
    sc_signal< sc_lv<64> > tmp_11_2_fu_1122_p1;
    sc_signal< sc_lv<64> > tmp_11_3_fu_1149_p1;
    sc_signal< sc_lv<64> > tmp_11_4_fu_1286_p1;
    sc_signal< sc_lv<64> > tmp_11_5_fu_1290_p1;
    sc_signal< sc_lv<64> > tmp_11_6_fu_1294_p1;
    sc_signal< sc_lv<64> > tmp_11_7_fu_1298_p1;
    sc_signal< sc_lv<64> > tmp_11_8_fu_1302_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_11_9_fu_1306_p1;
    sc_signal< sc_lv<64> > tmp_6_21_fu_1562_p1;
    sc_signal< sc_lv<16> > tmp_i_i_i_i_i_fu_328_p0;
    sc_signal< sc_lv<16> > tmp_i_i_i_i_i_fu_328_p1;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_i_fu_328_p2;
    sc_signal< sc_lv<16> > agg_result_i_i_i_i_i_fu_334_p1;
    sc_signal< sc_lv<16> > agg_result_i_i_i_i_i_fu_334_p2;
    sc_signal< sc_lv<16> > tmp_i_i18_i_i_i_fu_342_p0;
    sc_signal< sc_lv<16> > tmp_i_i18_i_i_i_fu_342_p1;
    sc_signal< sc_lv<1> > tmp_i_i18_i_i_i_fu_342_p2;
    sc_signal< sc_lv<16> > agg_result_i_i19_i_i_i_fu_348_p1;
    sc_signal< sc_lv<16> > agg_result_i_i19_i_i_i_fu_348_p2;
    sc_signal< sc_lv<16> > agg_result_i_i_i_i_i_fu_334_p3;
    sc_signal< sc_lv<16> > agg_result_i_i19_i_i_i_fu_348_p3;
    sc_signal< sc_lv<1> > tmp_i20_i_i_i_fu_356_p2;
    sc_signal< sc_lv<16> > tmp_i_i_i14_i_i_fu_370_p0;
    sc_signal< sc_lv<16> > tmp_i_i_i14_i_i_fu_370_p1;
    sc_signal< sc_lv<1> > tmp_i_i_i14_i_i_fu_370_p2;
    sc_signal< sc_lv<16> > agg_result_i_i_i15_i_i_fu_376_p1;
    sc_signal< sc_lv<16> > agg_result_i_i_i15_i_i_fu_376_p2;
    sc_signal< sc_lv<16> > tmp_i_i18_i18_i_i_fu_384_p0;
    sc_signal< sc_lv<16> > tmp_i_i18_i18_i_i_fu_384_p1;
    sc_signal< sc_lv<1> > tmp_i_i18_i18_i_i_fu_384_p2;
    sc_signal< sc_lv<16> > agg_result_i_i19_i19_i_i_fu_390_p1;
    sc_signal< sc_lv<16> > agg_result_i_i19_i19_i_i_fu_390_p2;
    sc_signal< sc_lv<16> > agg_result_i_i_i15_i_i_fu_376_p3;
    sc_signal< sc_lv<16> > agg_result_i_i19_i19_i_i_fu_390_p3;
    sc_signal< sc_lv<1> > tmp_i20_i20_i_i_fu_398_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_fu_412_p2;
    sc_signal< sc_lv<16> > tmp_i_i13_i_fu_422_p0;
    sc_signal< sc_lv<16> > tmp_i_i13_i_fu_422_p1;
    sc_signal< sc_lv<1> > tmp_i_i13_i_fu_422_p2;
    sc_signal< sc_lv<16> > agg_result_i_i14_i_fu_428_p1;
    sc_signal< sc_lv<16> > agg_result_i_i14_i_fu_428_p2;
    sc_signal< sc_lv<16> > agg_result_i_i_i_fu_416_p3;
    sc_signal< sc_lv<16> > agg_result_i_i14_i_fu_428_p3;
    sc_signal< sc_lv<1> > tmp_i15_i_fu_436_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_442_p3;
    sc_signal< sc_lv<17> > tmp_2_fu_450_p1;
    sc_signal< sc_lv<17> > tmp_3_fu_453_p1;
    sc_signal< sc_lv<17> > p_Val2_2_fu_457_p2;
    sc_signal< sc_lv<17> > tmp_2_1_fu_479_p1;
    sc_signal< sc_lv<17> > p_Val2_2_1_fu_482_p2;
    sc_signal< sc_lv<17> > tmp_2_2_fu_504_p1;
    sc_signal< sc_lv<17> > p_Val2_2_2_fu_507_p2;
    sc_signal< sc_lv<17> > tmp_2_3_fu_529_p1;
    sc_signal< sc_lv<17> > p_Val2_2_3_fu_532_p2;
    sc_signal< sc_lv<17> > tmp_2_4_fu_554_p1;
    sc_signal< sc_lv<17> > p_Val2_2_4_fu_557_p2;
    sc_signal< sc_lv<17> > tmp_2_5_fu_579_p1;
    sc_signal< sc_lv<17> > p_Val2_2_5_fu_582_p2;
    sc_signal< sc_lv<17> > tmp_2_6_fu_604_p1;
    sc_signal< sc_lv<17> > p_Val2_2_6_fu_607_p2;
    sc_signal< sc_lv<17> > tmp_2_7_fu_629_p1;
    sc_signal< sc_lv<17> > p_Val2_2_7_fu_632_p2;
    sc_signal< sc_lv<16> > tmp_2_8_fu_654_p0;
    sc_signal< sc_lv<17> > tmp_2_8_fu_654_p1;
    sc_signal< sc_lv<17> > p_Val2_2_8_fu_658_p2;
    sc_signal< sc_lv<16> > tmp_2_9_fu_680_p0;
    sc_signal< sc_lv<17> > tmp_2_9_fu_680_p1;
    sc_signal< sc_lv<17> > p_Val2_2_9_fu_684_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_806_p2;
    sc_signal< sc_lv<1> > p_Result_0_not_fu_820_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_830_p2;
    sc_signal< sc_lv<1> > p_Result_18_not_fu_844_p2;
    sc_signal< sc_lv<1> > tmp_2_11_fu_854_p2;
    sc_signal< sc_lv<1> > p_Result_2_not_fu_868_p2;
    sc_signal< sc_lv<1> > tmp_3_12_fu_878_p2;
    sc_signal< sc_lv<1> > p_Result_3_not_fu_892_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_902_p2;
    sc_signal< sc_lv<1> > p_Result_4_not_fu_916_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_926_p2;
    sc_signal< sc_lv<1> > p_Result_5_not_fu_940_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_950_p2;
    sc_signal< sc_lv<1> > p_Result_6_not_fu_964_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_974_p2;
    sc_signal< sc_lv<1> > p_Result_7_not_fu_988_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_998_p2;
    sc_signal< sc_lv<1> > p_Result_8_not_fu_1012_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_1022_p2;
    sc_signal< sc_lv<1> > p_Result_9_not_fu_1036_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_816_p2;
    sc_signal< sc_lv<1> > underflow_fu_811_p2;
    sc_signal< sc_lv<1> > brmerge_fu_825_p2;
    sc_signal< sc_lv<10> > tmp_5_13_fu_1046_p3;
    sc_signal< sc_lv<10> > tmp_8_14_fu_1053_p3;
    sc_signal< sc_lv<10> > y_V_fu_1060_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_1_fu_840_p2;
    sc_signal< sc_lv<1> > underflow_1_fu_835_p2;
    sc_signal< sc_lv<1> > brmerge1_fu_849_p2;
    sc_signal< sc_lv<10> > tmp_7_17_fu_1073_p3;
    sc_signal< sc_lv<10> > tmp_9_18_fu_1080_p3;
    sc_signal< sc_lv<10> > y_V_1_fu_1087_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_2_fu_864_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_859_p2;
    sc_signal< sc_lv<1> > brmerge2_fu_873_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1100_p3;
    sc_signal< sc_lv<10> > tmp_12_fu_1107_p3;
    sc_signal< sc_lv<10> > y_V_2_fu_1114_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_3_fu_888_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_883_p2;
    sc_signal< sc_lv<1> > brmerge3_fu_897_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1127_p3;
    sc_signal< sc_lv<10> > tmp_15_fu_1134_p3;
    sc_signal< sc_lv<10> > y_V_3_fu_1141_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_4_fu_912_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_907_p2;
    sc_signal< sc_lv<1> > brmerge4_fu_921_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_1154_p3;
    sc_signal< sc_lv<10> > tmp_18_fu_1161_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_5_fu_936_p2;
    sc_signal< sc_lv<1> > underflow_5_fu_931_p2;
    sc_signal< sc_lv<1> > brmerge5_fu_945_p2;
    sc_signal< sc_lv<10> > tmp_20_fu_1176_p3;
    sc_signal< sc_lv<10> > tmp_21_fu_1183_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_6_fu_960_p2;
    sc_signal< sc_lv<1> > underflow_6_fu_955_p2;
    sc_signal< sc_lv<1> > brmerge6_fu_969_p2;
    sc_signal< sc_lv<10> > tmp_23_fu_1198_p3;
    sc_signal< sc_lv<10> > tmp_24_fu_1205_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_7_fu_984_p2;
    sc_signal< sc_lv<1> > underflow_7_fu_979_p2;
    sc_signal< sc_lv<1> > brmerge7_fu_993_p2;
    sc_signal< sc_lv<10> > tmp_26_fu_1220_p3;
    sc_signal< sc_lv<10> > tmp_27_fu_1227_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_8_fu_1008_p2;
    sc_signal< sc_lv<1> > underflow_8_fu_1003_p2;
    sc_signal< sc_lv<1> > brmerge8_fu_1017_p2;
    sc_signal< sc_lv<10> > tmp_29_fu_1242_p3;
    sc_signal< sc_lv<10> > tmp_30_fu_1249_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_9_fu_1032_p2;
    sc_signal< sc_lv<1> > underflow_9_fu_1027_p2;
    sc_signal< sc_lv<1> > brmerge9_fu_1041_p2;
    sc_signal< sc_lv<10> > tmp_32_fu_1264_p3;
    sc_signal< sc_lv<10> > tmp_33_fu_1271_p3;
    sc_signal< sc_lv<18> > tmp_i_i_i1_fu_1352_p0;
    sc_signal< sc_lv<18> > tmp_i_i_i_19_fu_1356_p0;
    sc_signal< sc_lv<19> > tmp_i_i_i1_fu_1352_p1;
    sc_signal< sc_lv<19> > tmp_i_i_i_19_fu_1356_p1;
    sc_signal< sc_lv<19> > p_Val2_24_fu_1360_p2;
    sc_signal< sc_lv<18> > p_Val2_25_fu_1374_p0;
    sc_signal< sc_lv<18> > p_Val2_25_fu_1374_p1;
    sc_signal< sc_lv<18> > p_Val2_25_fu_1374_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_1380_p3;
    sc_signal< sc_lv<1> > isneg_fu_1366_p3;
    sc_signal< sc_lv<1> > tmp_61_i_i_i_fu_1388_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_i_fu_1406_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_i_fu_1400_p2;
    sc_signal< sc_lv<1> > underflow_10_fu_1394_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1412_p2;
    sc_signal< sc_lv<18> > p_Val2_22_mux_i_i_i_fu_1418_p3;
    sc_signal< sc_lv<18> > p_Val2_i_i_i_fu_1426_p3;
    sc_signal< sc_lv<18> > p_Val2_3_fu_1442_p1;
    sc_signal< sc_lv<18> > p_Val2_4_fu_1445_p1;
    sc_signal< sc_lv<18> > p_Val2_7_fu_1448_p2;
    sc_signal< sc_lv<1> > newsignbit_1_fu_1454_p3;
    sc_signal< sc_lv<18> > p_Val2_26_fu_1434_p3;
    sc_signal< sc_lv<18> > p_Val2_27_fu_1462_p3;
    sc_signal< sc_lv<19> > tmp_i_i_fu_1470_p1;
    sc_signal< sc_lv<19> > tmp_i_i_20_fu_1474_p1;
    sc_signal< sc_lv<19> > p_Val2_28_fu_1478_p2;
    sc_signal< sc_lv<18> > p_Val2_29_fu_1492_p2;
    sc_signal< sc_lv<1> > tmp_61_i_i_fu_1516_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_fu_1530_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i2_i_fu_1526_p2;
    sc_signal< sc_lv<1> > underflow_11_fu_1521_p2;
    sc_signal< sc_lv<1> > brmerge_i_i1_fu_1535_p2;
    sc_signal< sc_lv<10> > tmp_35_fu_1540_p3;
    sc_signal< sc_lv<10> > tmp_36_fu_1547_p3;
    sc_signal< sc_lv<10> > y_V_10_fu_1554_p3;
    sc_signal< sc_lv<26> > p_Val2_5_fu_1742_p2;
    sc_signal< sc_lv<26> > p_Val2_5_1_fu_1749_p2;
    sc_signal< sc_lv<26> > p_Val2_5_2_fu_1756_p2;
    sc_signal< sc_lv<26> > p_Val2_5_3_fu_1763_p2;
    sc_signal< sc_lv<26> > p_Val2_5_4_fu_1770_p2;
    sc_signal< sc_lv<26> > p_Val2_5_5_fu_1776_p2;
    sc_signal< sc_lv<26> > p_Val2_5_6_fu_1782_p2;
    sc_signal< sc_lv<26> > p_Val2_5_7_fu_1788_p2;
    sc_signal< sc_lv<26> > p_Val2_5_8_fu_1794_p2;
    sc_signal< sc_lv<26> > p_Val2_5_9_fu_1800_p2;
    sc_signal< sc_lv<17> > p_Val2_5_fu_1742_p0;
    sc_signal< sc_lv<18> > p_Val2_5_fu_1742_p1;
    sc_signal< sc_lv<17> > p_Val2_5_1_fu_1749_p0;
    sc_signal< sc_lv<18> > p_Val2_5_1_fu_1749_p1;
    sc_signal< sc_lv<17> > p_Val2_5_2_fu_1756_p0;
    sc_signal< sc_lv<18> > p_Val2_5_2_fu_1756_p1;
    sc_signal< sc_lv<17> > p_Val2_5_3_fu_1763_p0;
    sc_signal< sc_lv<18> > p_Val2_5_3_fu_1763_p1;
    sc_signal< sc_lv<17> > p_Val2_5_4_fu_1770_p0;
    sc_signal< sc_lv<18> > p_Val2_5_4_fu_1770_p1;
    sc_signal< sc_lv<17> > p_Val2_5_5_fu_1776_p0;
    sc_signal< sc_lv<18> > p_Val2_5_5_fu_1776_p1;
    sc_signal< sc_lv<17> > p_Val2_5_6_fu_1782_p0;
    sc_signal< sc_lv<18> > p_Val2_5_6_fu_1782_p1;
    sc_signal< sc_lv<17> > p_Val2_5_7_fu_1788_p0;
    sc_signal< sc_lv<18> > p_Val2_5_7_fu_1788_p1;
    sc_signal< sc_lv<17> > p_Val2_5_8_fu_1794_p0;
    sc_signal< sc_lv<18> > p_Val2_5_8_fu_1794_p1;
    sc_signal< sc_lv<17> > p_Val2_5_9_fu_1800_p0;
    sc_signal< sc_lv<18> > p_Val2_5_9_fu_1800_p1;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to4;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > p_Val2_5_1_fu_1749_p00;
    sc_signal< sc_lv<26> > p_Val2_5_2_fu_1756_p00;
    sc_signal< sc_lv<26> > p_Val2_5_3_fu_1763_p00;
    sc_signal< sc_lv<26> > p_Val2_5_4_fu_1770_p00;
    sc_signal< sc_lv<26> > p_Val2_5_5_fu_1776_p00;
    sc_signal< sc_lv<26> > p_Val2_5_6_fu_1782_p00;
    sc_signal< sc_lv<26> > p_Val2_5_7_fu_1788_p00;
    sc_signal< sc_lv<26> > p_Val2_5_8_fu_1794_p00;
    sc_signal< sc_lv<26> > p_Val2_5_9_fu_1800_p00;
    sc_signal< sc_lv<26> > p_Val2_5_fu_1742_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage2;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_OP2_V_cast_fu_1567_p1();
    void thread_agg_result_i_i14_i_fu_428_p1();
    void thread_agg_result_i_i14_i_fu_428_p2();
    void thread_agg_result_i_i14_i_fu_428_p3();
    void thread_agg_result_i_i19_i19_i_i_fu_390_p1();
    void thread_agg_result_i_i19_i19_i_i_fu_390_p2();
    void thread_agg_result_i_i19_i19_i_i_fu_390_p3();
    void thread_agg_result_i_i19_i_i_i_fu_348_p1();
    void thread_agg_result_i_i19_i_i_i_fu_348_p2();
    void thread_agg_result_i_i19_i_i_i_fu_348_p3();
    void thread_agg_result_i_i21_i_i_fu_404_p3();
    void thread_agg_result_i_i_i15_i_i_fu_376_p1();
    void thread_agg_result_i_i_i15_i_i_fu_376_p2();
    void thread_agg_result_i_i_i15_i_i_fu_376_p3();
    void thread_agg_result_i_i_i_fu_416_p3();
    void thread_agg_result_i_i_i_i_fu_362_p3();
    void thread_agg_result_i_i_i_i_i_fu_334_p1();
    void thread_agg_result_i_i_i_i_i_fu_334_p2();
    void thread_agg_result_i_i_i_i_i_fu_334_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state10_pp0_stage0_iter3();
    void thread_ap_block_state11_pp0_stage1_iter3();
    void thread_ap_block_state12_pp0_stage2_iter3();
    void thread_ap_block_state13_pp0_stage0_iter4();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage2_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage2_iter2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_idle_pp0_1to4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_brmerge1_fu_849_p2();
    void thread_brmerge2_fu_873_p2();
    void thread_brmerge3_fu_897_p2();
    void thread_brmerge4_fu_921_p2();
    void thread_brmerge5_fu_945_p2();
    void thread_brmerge6_fu_969_p2();
    void thread_brmerge7_fu_993_p2();
    void thread_brmerge8_fu_1017_p2();
    void thread_brmerge9_fu_1041_p2();
    void thread_brmerge_fu_825_p2();
    void thread_brmerge_i_i1_fu_1535_p2();
    void thread_brmerge_i_i_1_fu_840_p2();
    void thread_brmerge_i_i_2_fu_864_p2();
    void thread_brmerge_i_i_3_fu_888_p2();
    void thread_brmerge_i_i_4_fu_912_p2();
    void thread_brmerge_i_i_5_fu_936_p2();
    void thread_brmerge_i_i_6_fu_960_p2();
    void thread_brmerge_i_i_7_fu_984_p2();
    void thread_brmerge_i_i_8_fu_1008_p2();
    void thread_brmerge_i_i_9_fu_1032_p2();
    void thread_brmerge_i_i_fu_816_p2();
    void thread_brmerge_i_i_i2_i_fu_1526_p2();
    void thread_brmerge_i_i_i_fu_1412_p2();
    void thread_brmerge_i_i_i_i_i_fu_1400_p2();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_isneg_fu_1366_p3();
    void thread_newsignbit_1_fu_1454_p3();
    void thread_newsignbit_fu_1380_p3();
    void thread_p_Result_0_not_fu_820_p2();
    void thread_p_Result_18_not_fu_844_p2();
    void thread_p_Result_2_not_fu_868_p2();
    void thread_p_Result_3_not_fu_892_p2();
    void thread_p_Result_4_not_fu_916_p2();
    void thread_p_Result_5_not_fu_940_p2();
    void thread_p_Result_6_not_fu_964_p2();
    void thread_p_Result_7_not_fu_988_p2();
    void thread_p_Result_8_not_fu_1012_p2();
    void thread_p_Result_9_not_fu_1036_p2();
    void thread_p_Result_not_i_i_fu_1530_p2();
    void thread_p_Result_not_i_i_i_fu_1406_p2();
    void thread_p_Val2_22_mux_i_i_i_fu_1418_p3();
    void thread_p_Val2_24_fu_1360_p2();
    void thread_p_Val2_25_fu_1374_p0();
    void thread_p_Val2_25_fu_1374_p1();
    void thread_p_Val2_25_fu_1374_p2();
    void thread_p_Val2_26_fu_1434_p3();
    void thread_p_Val2_27_fu_1462_p3();
    void thread_p_Val2_28_fu_1478_p2();
    void thread_p_Val2_29_fu_1492_p2();
    void thread_p_Val2_2_1_fu_482_p2();
    void thread_p_Val2_2_2_fu_507_p2();
    void thread_p_Val2_2_3_fu_532_p2();
    void thread_p_Val2_2_4_fu_557_p2();
    void thread_p_Val2_2_5_fu_582_p2();
    void thread_p_Val2_2_6_fu_607_p2();
    void thread_p_Val2_2_7_fu_632_p2();
    void thread_p_Val2_2_8_fu_658_p2();
    void thread_p_Val2_2_9_fu_684_p2();
    void thread_p_Val2_2_fu_457_p2();
    void thread_p_Val2_3_fu_1442_p1();
    void thread_p_Val2_4_fu_1445_p1();
    void thread_p_Val2_5_1_fu_1749_p0();
    void thread_p_Val2_5_1_fu_1749_p00();
    void thread_p_Val2_5_1_fu_1749_p1();
    void thread_p_Val2_5_2_fu_1756_p0();
    void thread_p_Val2_5_2_fu_1756_p00();
    void thread_p_Val2_5_2_fu_1756_p1();
    void thread_p_Val2_5_3_fu_1763_p0();
    void thread_p_Val2_5_3_fu_1763_p00();
    void thread_p_Val2_5_3_fu_1763_p1();
    void thread_p_Val2_5_4_fu_1770_p0();
    void thread_p_Val2_5_4_fu_1770_p00();
    void thread_p_Val2_5_4_fu_1770_p1();
    void thread_p_Val2_5_5_fu_1776_p0();
    void thread_p_Val2_5_5_fu_1776_p00();
    void thread_p_Val2_5_5_fu_1776_p1();
    void thread_p_Val2_5_6_fu_1782_p0();
    void thread_p_Val2_5_6_fu_1782_p00();
    void thread_p_Val2_5_6_fu_1782_p1();
    void thread_p_Val2_5_7_fu_1788_p0();
    void thread_p_Val2_5_7_fu_1788_p00();
    void thread_p_Val2_5_7_fu_1788_p1();
    void thread_p_Val2_5_8_fu_1794_p0();
    void thread_p_Val2_5_8_fu_1794_p00();
    void thread_p_Val2_5_8_fu_1794_p1();
    void thread_p_Val2_5_9_fu_1800_p0();
    void thread_p_Val2_5_9_fu_1800_p00();
    void thread_p_Val2_5_9_fu_1800_p1();
    void thread_p_Val2_5_fu_1742_p0();
    void thread_p_Val2_5_fu_1742_p00();
    void thread_p_Val2_5_fu_1742_p1();
    void thread_p_Val2_7_fu_1448_p2();
    void thread_p_Val2_i_i_i_fu_1426_p3();
    void thread_tmp_11_1_fu_1095_p1();
    void thread_tmp_11_2_fu_1122_p1();
    void thread_tmp_11_3_fu_1149_p1();
    void thread_tmp_11_4_fu_1286_p1();
    void thread_tmp_11_5_fu_1290_p1();
    void thread_tmp_11_6_fu_1294_p1();
    void thread_tmp_11_7_fu_1298_p1();
    void thread_tmp_11_8_fu_1302_p1();
    void thread_tmp_11_9_fu_1306_p1();
    void thread_tmp_11_fu_1100_p3();
    void thread_tmp_12_fu_1107_p3();
    void thread_tmp_14_fu_1127_p3();
    void thread_tmp_15_fu_1134_p3();
    void thread_tmp_17_fu_1154_p3();
    void thread_tmp_18_fu_1161_p3();
    void thread_tmp_1_15_fu_1068_p1();
    void thread_tmp_1_fu_830_p2();
    void thread_tmp_20_fu_1176_p3();
    void thread_tmp_21_fu_1183_p3();
    void thread_tmp_23_fu_1198_p3();
    void thread_tmp_24_fu_1205_p3();
    void thread_tmp_26_fu_1220_p3();
    void thread_tmp_27_fu_1227_p3();
    void thread_tmp_29_fu_1242_p3();
    void thread_tmp_2_11_fu_854_p2();
    void thread_tmp_2_1_fu_479_p1();
    void thread_tmp_2_2_fu_504_p1();
    void thread_tmp_2_3_fu_529_p1();
    void thread_tmp_2_4_fu_554_p1();
    void thread_tmp_2_5_fu_579_p1();
    void thread_tmp_2_6_fu_604_p1();
    void thread_tmp_2_7_fu_629_p1();
    void thread_tmp_2_8_fu_654_p0();
    void thread_tmp_2_8_fu_654_p1();
    void thread_tmp_2_9_fu_680_p0();
    void thread_tmp_2_9_fu_680_p1();
    void thread_tmp_2_fu_450_p1();
    void thread_tmp_30_fu_1249_p3();
    void thread_tmp_32_fu_1264_p3();
    void thread_tmp_33_fu_1271_p3();
    void thread_tmp_35_fu_1540_p3();
    void thread_tmp_36_fu_1547_p3();
    void thread_tmp_3_12_fu_878_p2();
    void thread_tmp_3_fu_453_p1();
    void thread_tmp_4_fu_902_p2();
    void thread_tmp_5_13_fu_1046_p3();
    void thread_tmp_5_fu_926_p2();
    void thread_tmp_61_i_i_fu_1516_p2();
    void thread_tmp_61_i_i_i_fu_1388_p2();
    void thread_tmp_6_21_fu_1562_p1();
    void thread_tmp_6_fu_950_p2();
    void thread_tmp_7_17_fu_1073_p3();
    void thread_tmp_7_fu_974_p2();
    void thread_tmp_8_14_fu_1053_p3();
    void thread_tmp_8_fu_998_p2();
    void thread_tmp_9_18_fu_1080_p3();
    void thread_tmp_9_fu_1022_p2();
    void thread_tmp_i15_i_fu_436_p2();
    void thread_tmp_i20_i20_i_i_fu_398_p2();
    void thread_tmp_i20_i_i_i_fu_356_p2();
    void thread_tmp_i_i13_i_fu_422_p0();
    void thread_tmp_i_i13_i_fu_422_p1();
    void thread_tmp_i_i13_i_fu_422_p2();
    void thread_tmp_i_i18_i18_i_i_fu_384_p0();
    void thread_tmp_i_i18_i18_i_i_fu_384_p1();
    void thread_tmp_i_i18_i18_i_i_fu_384_p2();
    void thread_tmp_i_i18_i_i_i_fu_342_p0();
    void thread_tmp_i_i18_i_i_i_fu_342_p1();
    void thread_tmp_i_i18_i_i_i_fu_342_p2();
    void thread_tmp_i_i_20_fu_1474_p1();
    void thread_tmp_i_i_fu_1470_p1();
    void thread_tmp_i_i_i14_i_i_fu_370_p0();
    void thread_tmp_i_i_i14_i_i_fu_370_p1();
    void thread_tmp_i_i_i14_i_i_fu_370_p2();
    void thread_tmp_i_i_i1_fu_1352_p0();
    void thread_tmp_i_i_i1_fu_1352_p1();
    void thread_tmp_i_i_i_19_fu_1356_p0();
    void thread_tmp_i_i_i_19_fu_1356_p1();
    void thread_tmp_i_i_i_fu_412_p2();
    void thread_tmp_i_i_i_i_i_fu_328_p0();
    void thread_tmp_i_i_i_i_i_fu_328_p1();
    void thread_tmp_i_i_i_i_i_fu_328_p2();
    void thread_tmp_s_fu_806_p2();
    void thread_underflow_10_fu_1394_p2();
    void thread_underflow_11_fu_1521_p2();
    void thread_underflow_1_fu_835_p2();
    void thread_underflow_2_fu_859_p2();
    void thread_underflow_3_fu_883_p2();
    void thread_underflow_4_fu_907_p2();
    void thread_underflow_5_fu_931_p2();
    void thread_underflow_6_fu_955_p2();
    void thread_underflow_7_fu_979_p2();
    void thread_underflow_8_fu_1003_p2();
    void thread_underflow_9_fu_1027_p2();
    void thread_underflow_fu_811_p2();
    void thread_x_max_V_fu_442_p3();
    void thread_y_V_10_fu_1554_p3();
    void thread_y_V_1_fu_1087_p3();
    void thread_y_V_2_fu_1114_p3();
    void thread_y_V_3_fu_1141_p3();
    void thread_y_V_4_fu_1168_p3();
    void thread_y_V_5_fu_1190_p3();
    void thread_y_V_6_fu_1212_p3();
    void thread_y_V_7_fu_1234_p3();
    void thread_y_V_8_fu_1256_p3();
    void thread_y_V_9_fu_1278_p3();
    void thread_y_V_fu_1060_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
