INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'asc8' on host 'ryn-b10-pc-04' (Windows NT_amd64 version 6.2) on Tue Nov 08 01:17:20 -0600 2022
INFO: [HLS 200-10] In directory 'C:/ELEC522/asc8/prj4/Vitis_HLS'
Sourcing Tcl script 'C:/ELEC522/asc8/prj4/Vitis_HLS/cordic/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/ELEC522/asc8/prj4/Vitis_HLS/cordic/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project cordic 
INFO: [HLS 200-10] Opening project 'C:/ELEC522/asc8/prj4/Vitis_HLS/cordic'.
INFO: [HLS 200-1510] Running: set_top cordic 
INFO: [HLS 200-1510] Running: add_files ../fpga_hls/cordic.cpp 
INFO: [HLS 200-10] Adding design file '../fpga_hls/cordic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../fpga_hls/cordic_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../fpga_hls/cordic_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/ELEC522/asc8/prj4/Vitis_HLS/cordic/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../fpga_hls/cordic.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../../fpga_hls/cordic.h:5,
                 from ../../../../../fpga_hls/cordic.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../../fpga_hls/cordic.h:5,
                 from ../../../../../fpga_hls/cordic.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
0
-0.463623
-0.218628
-0.0942383
-0.0318604
-0.000610352
0.0150146
0.00720215
0.0032959
0.00134277
0.000366211
-0.00012207
0.00012207
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

1.93945
1.93896
0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.584 seconds; current allocated memory: 169.168 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.585 seconds; peak allocated memory: 1.107 GB.
