<!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
<pb_type name="BLOCK-{W}LUT" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <input name="A1"  num_pins="1"/>
  <input name="A2"  num_pins="1"/>
  <input name="A3"  num_pins="1"/>
  <input name="A4"  num_pins="1"/>
  <input name="A5"  num_pins="1"/>
  <input name="A6"  num_pins="1"/>
  <output name="O5" num_pins="1"/>
  <output name="O6" num_pins="1"/>
  <mode name="BLOCK-{W}LUT-LUT6">
    <pb_type name="BEL_LUT-{W}6LUT" num_pb="1" class="lut" blif_model=".names">
      <input  name="in"  num_pins="6" port_class="lut_in" />
      <output name="out" num_pins="1" port_class="lut_out" />
      <delay_matrix type="max" in_port="BEL_LUT-{W}6LUT.in" out_port="BEL_LUT-{W}6LUT.out">
       0.068e-9
       0.068e-9
       0.068e-9
       0.068e-9
       0.068e-9
       0.068e-9
     </delay_matrix>
    </pb_type>
    <interconnect>
      <direct name="{W}LUT_A6" input="BLOCK-{W}LUT.A6"   output="BEL_LUT-{W}6LUT.in[5]"/>
      <direct name="{W}LUT_A5" input="BLOCK-{W}LUT.A5"   output="BEL_LUT-{W}6LUT.in[4]"/>
      <direct name="{W}LUT_A4" input="BLOCK-{W}LUT.A4"   output="BEL_LUT-{W}6LUT.in[3]"/>
      <direct name="{W}LUT_A3" input="BLOCK-{W}LUT.A3"   output="BEL_LUT-{W}6LUT.in[2]"/>
      <direct name="{W}LUT_A2" input="BLOCK-{W}LUT.A2"   output="BEL_LUT-{W}6LUT.in[1]"/>
      <direct name="{W}LUT_A1" input="BLOCK-{W}LUT.A1"   output="BEL_LUT-{W}6LUT.in[0]"/>
      <direct name="O6"        input="BEL_LUT-{W}6LUT.out" output="BLOCK-{W}LUT.O6"/>
    </interconnect>
  </mode>
  <mode name="BLOCK-{W}LUT-LUT5x2">
    <pb_type name="BEL_LUT-{W}5LUT" num_pb="2" class="lut" blif_model=".names">
      <input  name="in"  num_pins="5" port_class="lut_in" />
      <output name="out" num_pins="1" port_class="lut_out" />
      <delay_matrix type="max" in_port="BEL_LUT-{W}5LUT.in" out_port="BEL_LUT-{W}5LUT.out">
      	0.068e-9
      	0.068e-9
      	0.068e-9
      	0.068e-9
      	0.068e-9
      </delay_matrix>
    </pb_type>
    <interconnect>
      <!-- First LUT5 -->                                                 <!-- Second LUT5 -->
      <direct name="{W}LUT_A6"   input="BLOCK-{W}LUT.A6"        output="BEL_LUT-{W}5LUT[0].in[4]"/><direct name="{W}LUT_A5"   input="BLOCK-{W}LUT.A5"        output="BEL_LUT-{W}5LUT[1].in[4]"/>
      <direct name="{W}LUT_A4_0" input="BLOCK-{W}LUT.A4"        output="BEL_LUT-{W}5LUT[0].in[3]"/><direct name="{W}LUT_A4_1" input="BLOCK-{W}LUT.A4"        output="BEL_LUT-{W}5LUT[1].in[3]"/>
      <direct name="{W}LUT_A3_0" input="BLOCK-{W}LUT.A3"        output="BEL_LUT-{W}5LUT[0].in[2]"/><direct name="{W}LUT_A3_1" input="BLOCK-{W}LUT.A3"        output="BEL_LUT-{W}5LUT[1].in[2]"/>
      <direct name="{W}LUT_A2_0" input="BLOCK-{W}LUT.A2"        output="BEL_LUT-{W}5LUT[0].in[1]"/><direct name="{W}LUT_A2_1" input="BLOCK-{W}LUT.A2"        output="BEL_LUT-{W}5LUT[1].in[1]"/>
      <direct name="{W}LUT_A1_0" input="BLOCK-{W}LUT.A1"        output="BEL_LUT-{W}5LUT[0].in[0]"/><direct name="{W}LUT_A1_1" input="BLOCK-{W}LUT.A1"        output="BEL_LUT-{W}5LUT[1].in[0]"/>
      <direct name="O5"          input="BEL_LUT-{W}5LUT[0].out" output="BLOCK-{W}LUT.O5"         /><direct name="O6"          input="BEL_LUT-{W}5LUT[1].out" output="BLOCK-{W}LUT.O6"         />
    </interconnect>
  </mode>
</pb_type>
