Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Lab4_Master.X.production.sym \
  --cmf=dist/default/production\Lab4_Master.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\sj8c.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Lab4_Master.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\sj8c.o \
  dist/default/production\Lab4_Master.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\sj8c.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Lab4_Master.X.production.o
                cinit                                 F        F        5        8       0
                intentry                              4        4        8        8       0
                config                             2007     2007        2        0       4
                text15                              27A      27A        7        8       0
                text14                              251      251        D        8       0
                text13                              185      185       2E        8       0
                text12                              271      271        9        8       0
                text11                              268      268        9        8       0
                text10                              25E      25E        A        8       0
                text9                               231      231       13        8       0
                text8                               244      244        D        8       0
                text7                               14E      14E       37        8       0
                text6                               1B3      1B3       2C        8       0
                text5                                AE       AE       68        8       0
                text4                               116      116       38        8       0
                text3                               200      200       1E        8       0
                text2                               21E      21E       13        8       0
                text1                               1DF      1DF       21        8       0
                maintext                             14       14       9A        8       0
                cstackBANK0                          20       20        F       20       1
                cstackCOMMON                         70       70        B       70       1
                bssCOMMON                            7B       7B        1       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                                 F        F        5         0
                intentry                              4        4        8         0
                reset_vec                             0        0        3         0
                text15                              27A      27A        7         0
                text14                              251      251        D         0
                text13                              185      185       2E         0
                text12                              271      271        9         0
                text11                              268      268        9         0
                text10                              25E      25E        A         0
                text9                               231      231       13         0
                text8                               244      244        D         0
                text7                               14E      14E       37         0
                text6                               1B3      1B3       2C         0
                text5                                AE       AE       68         0
                text4                               116      116       38         0
                text3                               200      200       1E         0
                text2                               21E      21E       13         0
                text1                               1DF      1DF       21         0
                maintext                             14       14       9A         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        B         1
                bssCOMMON                            7B       7B        1         1

        CLASS   BANK0          
                cstackBANK0                          20       20        F         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00027D  000281         8       0  CODE        2
                cstackBANK0                    000020  00000F  00002F        20       1  BANK0       1
                cstackCOMMON                   000070  00000C  00007C        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002F-006F             41           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         0281-1FFF            800
        COMMON           007C-007D              2           1
        CONST            0003-0003              1           2
                         0281-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         0281-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              002F-006F             41           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         0281-1FFF           1D7F
        STRING           0003-0003              1           2
                         0281-1FFF            100

                                  Symbol Table

?_I2C_Master_Read          cstackCOMMON 0072
?___lldiv                  cstackCOMMON 0072
I2C_Master_Init@c          cstackBANK0  0025
I2C_Master_Read@a          cstackCOMMON 0072
I2C_Master_Read@temp       cstackCOMMON 0076
I2C_Master_Write@d         cstackCOMMON 0072
_ANSEL                     (abs)        0188
_ANSELH                    (abs)        0189
_GIE                       (abs)        005F
_I2C_Master_Init           text4        0116
_I2C_Master_Read           text13       0185
_I2C_Master_Start          text12       0271
_I2C_Master_Stop           text11       0268
_I2C_Master_Wait           text14       0251
_I2C_Master_Write          text10       025E
_OSCCONbits                (abs)        008F
_PEIE                      (abs)        005E
_PORTA                     (abs)        0005
_PORTB                     (abs)        0006
_PORTD                     (abs)        0008
_PORTE                     (abs)        0009
_RD5                       (abs)        0045
_RD6                       (abs)        0046
_RD7                       (abs)        0047
_SSPADD                    (abs)        0093
_SSPBUF                    (abs)        0013
_SSPCON                    (abs)        0014
_SSPCON2                   (abs)        0091
_SSPCON2bits               (abs)        0091
_SSPIE                     (abs)        0463
_SSPIF                     (abs)        0063
_SSPSTAT                   (abs)        0094
_TRISA                     (abs)        0085
_TRISB                     (abs)        0086
_TRISC3                    (abs)        043B
_TRISC4                    (abs)        043C
_TRISCbits                 (abs)        0087
_TRISD                     (abs)        0088
_TRISE                     (abs)        0089
__Habs1                    abs1         0000
__Hbank0                   bank0        0000
__Hbank1                   bank1        0000
__Hbank2                   bank2        0000
__Hbank3                   bank3        0000
__HbssCOMMON               bssCOMMON    0000
__Hcinit                   cinit        0014
__Hclrtext                 clrtext      0000
__Hcode                    code         0000
__Hcommon                  common       0000
__Hconfig                  config       2009
__HcstackBANK0             cstackBANK0  0000
__HcstackCOMMON            cstackCOMMON 0000
__Heeprom_data             eeprom_data  0000
__Hend_init                end_init     000F
__Hfunctab                 functab      0000
__Hinit                    init         000C
__Hintentry                intentry     000C
__Hmaintext                maintext     0000
__Hpowerup                 powerup      0000
__Hram                     ram          0000
__Hreset_vec               reset_vec    0003
__Hsfr0                    sfr0         0000
__Hsfr1                    sfr1         0000
__Hsfr2                    sfr2         0000
__Hsfr3                    sfr3         0000
__Hspace_0                 (abs)        0281
__Hspace_1                 (abs)        007C
__Hspace_2                 (abs)        0000
__Hspace_3                 (abs)        0000
__Hspace_4                 (abs)        4010
__Hstack                   stack        0000
__Hstrings                 strings      0000
__Htext                    text         0000
__Labs1                    abs1         0000
__Lbank0                   bank0        0000
__Lbank1                   bank1        0000
__Lbank2                   bank2        0000
__Lbank3                   bank3        0000
__LbssCOMMON               bssCOMMON    0000
__Lcinit                   cinit        000F
__Lclrtext                 clrtext      0000
__Lcode                    code         0000
__Lcommon                  common       0000
__Lconfig                  config       0000
__LcstackBANK0             cstackBANK0  0000
__LcstackCOMMON            cstackCOMMON 0000
__Leeprom_data             eeprom_data  0000
__Lend_init                end_init     000C
__Lfunctab                 functab      0000
__Linit                    init         000C
__Lintentry                intentry     0004
__Lmaintext                maintext     0000
__Lpowerup                 powerup      0000
__Lram                     ram          0000
__Lreset_vec               reset_vec    0000
__Lsfr0                    sfr0         0000
__Lsfr1                    sfr1         0000
__Lsfr2                    sfr2         0000
__Lsfr3                    sfr3         0000
__Lspace_0                 (abs)        0000
__Lspace_1                 (abs)        0000
__Lspace_2                 (abs)        0000
__Lspace_3                 (abs)        0000
__Lspace_4                 (abs)        0000
__Lstack                   stack        0000
__Lstrings                 strings      0000
__Ltext                    text         0000
__S0                       (abs)        0281
__S1                       (abs)        007C
__S2                       (abs)        0000
__S3                       (abs)        0000
___int_sp                  stack        0000
___latbits                 (abs)        0002
___lldiv                   text5        00AE
___lldiv@counter           cstackBANK0  0024
___lldiv@dividend          cstackCOMMON 0076
___lldiv@divisor           cstackCOMMON 0072
___lldiv@quotient          cstackBANK0  0020
___sp                      stack        0000
___stackhi                 (abs)        0000
___stacklo                 (abs)        0000
__end_of_I2C_Master_Init   text4        014E
__end_of_I2C_Master_Read   text13       01B3
__end_of_I2C_Master_Start  text12       027A
__end_of_I2C_Master_Stop   text11       0271
__end_of_I2C_Master_Wait   text14       025E
__end_of_I2C_Master_Write  text10       0268
__end_of___lldiv           text5        0116
__end_of__initialization   cinit        0010
__end_of_cmd               text9        0244
__end_of_dat               text2        0231
__end_of_isr               text15       0281
__end_of_lcd_clear         text8        0251
__end_of_lcd_init          text7        0185
__end_of_lcd_linea         text6        01DF
__end_of_main              maintext     00AE
__end_of_setup             text3        021E
__end_of_show              text1        0200
__initialization           cinit        000F
__pbssCOMMON               bssCOMMON    007B
__pcstackBANK0             cstackBANK0  0020
__pcstackCOMMON            cstackCOMMON 0070
__pintentry                intentry     0004
__pmaintext                maintext     0014
__ptext1                   text1        01DF
__ptext10                  text10       025E
__ptext11                  text11       0268
__ptext12                  text12       0271
__ptext13                  text13       0185
__ptext14                  text14       0251
__ptext15                  text15       027A
__ptext2                   text2        021E
__ptext3                   text3        0200
__ptext4                   text4        0116
__ptext5                   text5        00AE
__ptext6                   text6        01B3
__ptext7                   text7        014E
__ptext8                   text8        0244
__ptext9                   text9        0231
__size_of_I2C_Master_Init  (abs)        0000
__size_of_I2C_Master_Read  (abs)        0000
__size_of_I2C_Master_Start (abs)        0000
__size_of_I2C_Master_Stop  (abs)        0000
__size_of_I2C_Master_Wait  (abs)        0000
__size_of_I2C_Master_Write (abs)        0000
__size_of___lldiv          (abs)        0000
__size_of_cmd              (abs)        0000
__size_of_dat              (abs)        0000
__size_of_isr              (abs)        0000
__size_of_lcd_clear        (abs)        0000
__size_of_lcd_init         (abs)        0000
__size_of_lcd_linea        (abs)        0000
__size_of_main             (abs)        0000
__size_of_setup            (abs)        0000
__size_of_show             (abs)        0000
_cmd                       text9        0231
_dat                       text2        021E
_isr                       text15       027A
_lcd_clear                 text8        0244
_lcd_init                  text7        014E
_lcd_linea                 text6        01B3
_main                      maintext     0014
_setup                     text3        0200
_show                      text1        01DF
btemp                      (abs)        007E
cmd@a                      cstackCOMMON 0073
dat@b                      cstackCOMMON 0073
end_of_initialization      cinit        0010
interrupt_function         intentry     0004
intlevel0                  functab      0000
intlevel1                  functab      0000
intlevel2                  functab      0000
intlevel3                  functab      0000
intlevel4                  functab      0000
intlevel5                  functab      0000
lcd_linea@a                cstackCOMMON 0076
lcd_linea@b                cstackCOMMON 0074
lcd_linea@temp             cstackCOMMON 0077
lcd_linea@z                cstackCOMMON 0078
reset_vec                  reset_vec    0000
saved_w                    (abs)        007E
show@s                     cstackCOMMON 0074
start                      init         000C
start_initialization       cinit        000F
wtemp0                     (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 61 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/Master_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Read
		_I2C_Master_Start
		_I2C_Master_Stop
		_I2C_Master_Write
		_cmd
		_lcd_clear
		_lcd_init
		_lcd_linea
		_setup
		_show
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _show *****************
 Defined at:
		line 72 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
  s               2    4[COMMON] PTR unsigned char 
		 -> NULL(0), RAM(512), 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_dat
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _dat *****************
 Defined at:
		line 61 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
  b               1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  b               1    3[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_show
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 98 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/Master_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_I2C_Master_Init
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Init *****************
 Defined at:
		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
  c               4    5[BANK0 ] const unsigned long 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       4       0       0       0
      Totals:         0       8       0       0       0
Total ram usage:        8 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		___lldiv
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function ___lldiv *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    2[COMMON] unsigned long 
  dividend        4    6[COMMON] unsigned long 
 Auto vars:     Size  Location     Type
  quotient        4    0[BANK0 ] unsigned long 
  counter         1    4[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    2[COMMON] unsigned long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         8       0       0       0       0
      Locals:         0       5       0       0       0
      Temps:          1       0       0       0       0
      Totals:         9       5       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_I2C_Master_Init
 This function uses a non-reentrant model


 *************** function _lcd_linea *****************
 Defined at:
		line 81 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
  a               1    wreg     unsigned char 
  b               1    4[COMMON] unsigned char 
 Auto vars:     Size  Location     Type
  a               1    6[COMMON] unsigned char 
  z               1    8[COMMON] unsigned char 
  temp            1    7[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         1       0       0       0       0
      Locals:         3       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         5       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_cmd
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _lcd_init *****************
 Defined at:
		line 36 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_cmd
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _lcd_clear *****************
 Defined at:
		line 29 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_cmd
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _cmd *****************
 Defined at:
		line 50 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c"
 Parameters:    Size  Location     Type
  a               1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  a               1    3[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_lcd_clear
		_lcd_init
		_lcd_linea
		_lcd_mov_derecha
		_lcd_mov_izquierda
 This function uses a non-reentrant model


 *************** function _I2C_Master_Write *****************
 Defined at:
		line 65 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
  d               2    2[COMMON] unsigned int 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Stop *****************
 Defined at:
		line 55 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Start *****************
 Defined at:
		line 39 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Read *****************
 Defined at:
		line 74 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
  a               2    2[COMMON] unsigned short 
 Auto vars:     Size  Location     Type
  temp            2    6[COMMON] unsigned short 
 Return value:  Size  Location     Type
                  2    2[COMMON] unsigned short 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         2       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         6       0       0       0       0
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Wait *****************
 Defined at:
		line 32 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_I2C_Master_Start
		_I2C_Master_Stop
		_I2C_Master_Write
		_I2C_Master_Read
		_I2C_Master_RepeatedStart
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 55 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/Master_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		None
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c
		___lldiv       		CODE           	00AE	0000	104

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c estimated size: 104

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c
		_I2C_Master_Read		CODE           	0185	0000	46
		_I2C_Master_Wait		CODE           	0251	0000	13
		_I2C_Master_Init		CODE           	0116	0000	56
		_I2C_Master_Stop		CODE           	0268	0000	9
		_I2C_Master_Write		CODE           	025E	0000	10
		_I2C_Master_Start		CODE           	0271	0000	9

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/I2C.c estimated size: 143

shared
		__initialization		CODE           	000F	0000	1

shared estimated size: 1

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/Master_main.c
		_main          		CODE           	0014	0000	154
		_isr           		CODE           	027A	0000	7
		_setup         		CODE           	0200	0000	30

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/Master_main.c estimated size: 191

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c
		_lcd_linea     		CODE           	01B3	0000	44
		_dat           		CODE           	021E	0000	19
		_lcd_clear     		CODE           	0244	0000	13
		_show          		CODE           	01DF	0000	33
		_cmd           		CODE           	0231	0000	19
		_lcd_init      		CODE           	014E	0000	55

C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab4_ED2/Lab4_Master.X/LCD.c estimated size: 183

