// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_INPUT_r_0_AWVALID,
        m_axi_INPUT_r_0_AWREADY,
        m_axi_INPUT_r_0_AWADDR,
        m_axi_INPUT_r_0_AWID,
        m_axi_INPUT_r_0_AWLEN,
        m_axi_INPUT_r_0_AWSIZE,
        m_axi_INPUT_r_0_AWBURST,
        m_axi_INPUT_r_0_AWLOCK,
        m_axi_INPUT_r_0_AWCACHE,
        m_axi_INPUT_r_0_AWPROT,
        m_axi_INPUT_r_0_AWQOS,
        m_axi_INPUT_r_0_AWREGION,
        m_axi_INPUT_r_0_AWUSER,
        m_axi_INPUT_r_0_WVALID,
        m_axi_INPUT_r_0_WREADY,
        m_axi_INPUT_r_0_WDATA,
        m_axi_INPUT_r_0_WSTRB,
        m_axi_INPUT_r_0_WLAST,
        m_axi_INPUT_r_0_WID,
        m_axi_INPUT_r_0_WUSER,
        m_axi_INPUT_r_0_ARVALID,
        m_axi_INPUT_r_0_ARREADY,
        m_axi_INPUT_r_0_ARADDR,
        m_axi_INPUT_r_0_ARID,
        m_axi_INPUT_r_0_ARLEN,
        m_axi_INPUT_r_0_ARSIZE,
        m_axi_INPUT_r_0_ARBURST,
        m_axi_INPUT_r_0_ARLOCK,
        m_axi_INPUT_r_0_ARCACHE,
        m_axi_INPUT_r_0_ARPROT,
        m_axi_INPUT_r_0_ARQOS,
        m_axi_INPUT_r_0_ARREGION,
        m_axi_INPUT_r_0_ARUSER,
        m_axi_INPUT_r_0_RVALID,
        m_axi_INPUT_r_0_RREADY,
        m_axi_INPUT_r_0_RDATA,
        m_axi_INPUT_r_0_RLAST,
        m_axi_INPUT_r_0_RID,
        m_axi_INPUT_r_0_RFIFONUM,
        m_axi_INPUT_r_0_RUSER,
        m_axi_INPUT_r_0_RRESP,
        m_axi_INPUT_r_0_BVALID,
        m_axi_INPUT_r_0_BREADY,
        m_axi_INPUT_r_0_BRESP,
        m_axi_INPUT_r_0_BID,
        m_axi_INPUT_r_0_BUSER,
        sext_ln36,
        input_r_r_address0,
        input_r_r_ce0,
        input_r_r_we0,
        input_r_r_d0,
        input_1_address0,
        input_1_ce0,
        input_1_we0,
        input_1_d0,
        input_2_address0,
        input_2_ce0,
        input_2_we0,
        input_2_d0,
        input_3_address0,
        input_3_ce0,
        input_3_we0,
        input_3_d0,
        input_4_address0,
        input_4_ce0,
        input_4_we0,
        input_4_d0,
        input_5_address0,
        input_5_ce0,
        input_5_we0,
        input_5_d0,
        input_6_address0,
        input_6_ce0,
        input_6_we0,
        input_6_d0,
        input_7_address0,
        input_7_ce0,
        input_7_we0,
        input_7_d0,
        input_8_address0,
        input_8_ce0,
        input_8_we0,
        input_8_d0,
        input_9_address0,
        input_9_ce0,
        input_9_we0,
        input_9_d0,
        input_10_address0,
        input_10_ce0,
        input_10_we0,
        input_10_d0,
        input_11_address0,
        input_11_ce0,
        input_11_we0,
        input_11_d0,
        input_12_address0,
        input_12_ce0,
        input_12_we0,
        input_12_d0,
        input_13_address0,
        input_13_ce0,
        input_13_we0,
        input_13_d0,
        input_14_address0,
        input_14_ce0,
        input_14_we0,
        input_14_d0,
        input_15_address0,
        input_15_ce0,
        input_15_we0,
        input_15_d0,
        input_16_address0,
        input_16_ce0,
        input_16_we0,
        input_16_d0,
        input_17_address0,
        input_17_ce0,
        input_17_we0,
        input_17_d0,
        input_18_address0,
        input_18_ce0,
        input_18_we0,
        input_18_d0,
        input_19_address0,
        input_19_ce0,
        input_19_we0,
        input_19_d0,
        input_20_address0,
        input_20_ce0,
        input_20_we0,
        input_20_d0,
        input_21_address0,
        input_21_ce0,
        input_21_we0,
        input_21_d0,
        input_22_address0,
        input_22_ce0,
        input_22_we0,
        input_22_d0,
        input_23_address0,
        input_23_ce0,
        input_23_we0,
        input_23_d0,
        input_24_address0,
        input_24_ce0,
        input_24_we0,
        input_24_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_INPUT_r_0_AWVALID;
input   m_axi_INPUT_r_0_AWREADY;
output  [63:0] m_axi_INPUT_r_0_AWADDR;
output  [0:0] m_axi_INPUT_r_0_AWID;
output  [31:0] m_axi_INPUT_r_0_AWLEN;
output  [2:0] m_axi_INPUT_r_0_AWSIZE;
output  [1:0] m_axi_INPUT_r_0_AWBURST;
output  [1:0] m_axi_INPUT_r_0_AWLOCK;
output  [3:0] m_axi_INPUT_r_0_AWCACHE;
output  [2:0] m_axi_INPUT_r_0_AWPROT;
output  [3:0] m_axi_INPUT_r_0_AWQOS;
output  [3:0] m_axi_INPUT_r_0_AWREGION;
output  [0:0] m_axi_INPUT_r_0_AWUSER;
output   m_axi_INPUT_r_0_WVALID;
input   m_axi_INPUT_r_0_WREADY;
output  [31:0] m_axi_INPUT_r_0_WDATA;
output  [3:0] m_axi_INPUT_r_0_WSTRB;
output   m_axi_INPUT_r_0_WLAST;
output  [0:0] m_axi_INPUT_r_0_WID;
output  [0:0] m_axi_INPUT_r_0_WUSER;
output   m_axi_INPUT_r_0_ARVALID;
input   m_axi_INPUT_r_0_ARREADY;
output  [63:0] m_axi_INPUT_r_0_ARADDR;
output  [0:0] m_axi_INPUT_r_0_ARID;
output  [31:0] m_axi_INPUT_r_0_ARLEN;
output  [2:0] m_axi_INPUT_r_0_ARSIZE;
output  [1:0] m_axi_INPUT_r_0_ARBURST;
output  [1:0] m_axi_INPUT_r_0_ARLOCK;
output  [3:0] m_axi_INPUT_r_0_ARCACHE;
output  [2:0] m_axi_INPUT_r_0_ARPROT;
output  [3:0] m_axi_INPUT_r_0_ARQOS;
output  [3:0] m_axi_INPUT_r_0_ARREGION;
output  [0:0] m_axi_INPUT_r_0_ARUSER;
input   m_axi_INPUT_r_0_RVALID;
output   m_axi_INPUT_r_0_RREADY;
input  [31:0] m_axi_INPUT_r_0_RDATA;
input   m_axi_INPUT_r_0_RLAST;
input  [0:0] m_axi_INPUT_r_0_RID;
input  [8:0] m_axi_INPUT_r_0_RFIFONUM;
input  [0:0] m_axi_INPUT_r_0_RUSER;
input  [1:0] m_axi_INPUT_r_0_RRESP;
input   m_axi_INPUT_r_0_BVALID;
output   m_axi_INPUT_r_0_BREADY;
input  [1:0] m_axi_INPUT_r_0_BRESP;
input  [0:0] m_axi_INPUT_r_0_BID;
input  [0:0] m_axi_INPUT_r_0_BUSER;
input  [61:0] sext_ln36;
output  [5:0] input_r_r_address0;
output   input_r_r_ce0;
output   input_r_r_we0;
output  [31:0] input_r_r_d0;
output  [5:0] input_1_address0;
output   input_1_ce0;
output   input_1_we0;
output  [31:0] input_1_d0;
output  [5:0] input_2_address0;
output   input_2_ce0;
output   input_2_we0;
output  [31:0] input_2_d0;
output  [5:0] input_3_address0;
output   input_3_ce0;
output   input_3_we0;
output  [31:0] input_3_d0;
output  [5:0] input_4_address0;
output   input_4_ce0;
output   input_4_we0;
output  [31:0] input_4_d0;
output  [5:0] input_5_address0;
output   input_5_ce0;
output   input_5_we0;
output  [31:0] input_5_d0;
output  [5:0] input_6_address0;
output   input_6_ce0;
output   input_6_we0;
output  [31:0] input_6_d0;
output  [5:0] input_7_address0;
output   input_7_ce0;
output   input_7_we0;
output  [31:0] input_7_d0;
output  [5:0] input_8_address0;
output   input_8_ce0;
output   input_8_we0;
output  [31:0] input_8_d0;
output  [5:0] input_9_address0;
output   input_9_ce0;
output   input_9_we0;
output  [31:0] input_9_d0;
output  [5:0] input_10_address0;
output   input_10_ce0;
output   input_10_we0;
output  [31:0] input_10_d0;
output  [5:0] input_11_address0;
output   input_11_ce0;
output   input_11_we0;
output  [31:0] input_11_d0;
output  [5:0] input_12_address0;
output   input_12_ce0;
output   input_12_we0;
output  [31:0] input_12_d0;
output  [5:0] input_13_address0;
output   input_13_ce0;
output   input_13_we0;
output  [31:0] input_13_d0;
output  [5:0] input_14_address0;
output   input_14_ce0;
output   input_14_we0;
output  [31:0] input_14_d0;
output  [5:0] input_15_address0;
output   input_15_ce0;
output   input_15_we0;
output  [31:0] input_15_d0;
output  [5:0] input_16_address0;
output   input_16_ce0;
output   input_16_we0;
output  [31:0] input_16_d0;
output  [5:0] input_17_address0;
output   input_17_ce0;
output   input_17_we0;
output  [31:0] input_17_d0;
output  [5:0] input_18_address0;
output   input_18_ce0;
output   input_18_we0;
output  [31:0] input_18_d0;
output  [5:0] input_19_address0;
output   input_19_ce0;
output   input_19_we0;
output  [31:0] input_19_d0;
output  [5:0] input_20_address0;
output   input_20_ce0;
output   input_20_we0;
output  [31:0] input_20_d0;
output  [5:0] input_21_address0;
output   input_21_ce0;
output   input_21_we0;
output  [31:0] input_21_d0;
output  [5:0] input_22_address0;
output   input_22_ce0;
output   input_22_we0;
output  [31:0] input_22_d0;
output  [5:0] input_23_address0;
output   input_23_ce0;
output   input_23_we0;
output  [31:0] input_23_d0;
output  [5:0] input_24_address0;
output   input_24_ce0;
output   input_24_we0;
output  [31:0] input_24_d0;

reg ap_idle;
reg m_axi_INPUT_r_0_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln36_fu_522_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    INPUT_r_blk_n_R;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] bitcast_ln38_fu_545_p1;
reg   [31:0] bitcast_ln38_reg_710;
wire   [63:0] zext_ln36_fu_583_p1;
wire    ap_block_pp0_stage0_grp0;
reg   [4:0] j_fu_152;
wire   [4:0] add_ln37_fu_664_p2;
wire    ap_loop_init;
reg   [5:0] i_fu_156;
wire   [5:0] select_ln36_1_fu_575_p3;
reg   [10:0] indvar_flatten_fu_160;
wire   [10:0] add_ln36_1_fu_528_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    input_23_we0_local;
wire   [4:0] select_ln36_fu_567_p3;
reg    input_23_ce0_local;
reg    input_22_we0_local;
reg    input_22_ce0_local;
reg    input_21_we0_local;
reg    input_21_ce0_local;
reg    input_20_we0_local;
reg    input_20_ce0_local;
reg    input_19_we0_local;
reg    input_19_ce0_local;
reg    input_18_we0_local;
reg    input_18_ce0_local;
reg    input_17_we0_local;
reg    input_17_ce0_local;
reg    input_16_we0_local;
reg    input_16_ce0_local;
reg    input_15_we0_local;
reg    input_15_ce0_local;
reg    input_14_we0_local;
reg    input_14_ce0_local;
reg    input_13_we0_local;
reg    input_13_ce0_local;
reg    input_12_we0_local;
reg    input_12_ce0_local;
reg    input_11_we0_local;
reg    input_11_ce0_local;
reg    input_10_we0_local;
reg    input_10_ce0_local;
reg    input_9_we0_local;
reg    input_9_ce0_local;
reg    input_8_we0_local;
reg    input_8_ce0_local;
reg    input_7_we0_local;
reg    input_7_ce0_local;
reg    input_6_we0_local;
reg    input_6_ce0_local;
reg    input_5_we0_local;
reg    input_5_ce0_local;
reg    input_4_we0_local;
reg    input_4_ce0_local;
reg    input_3_we0_local;
reg    input_3_ce0_local;
reg    input_2_we0_local;
reg    input_2_ce0_local;
reg    input_1_we0_local;
reg    input_1_ce0_local;
reg    input_r_r_we0_local;
reg    input_r_r_ce0_local;
reg    input_24_we0_local;
reg    input_24_ce0_local;
wire   [0:0] icmp_ln37_fu_561_p2;
wire   [5:0] add_ln36_fu_555_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 j_fu_152 = 5'd0;
#0 i_fu_156 = 6'd0;
#0 indvar_flatten_fu_160 = 11'd0;
#0 ap_done_reg = 1'b0;
end

forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_fu_156 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_fu_156 <= select_ln36_1_fu_575_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln36_fu_522_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_160 <= add_ln36_1_fu_528_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_160 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            j_fu_152 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            j_fu_152 <= add_ln37_fu_664_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bitcast_ln38_reg_710 <= bitcast_ln38_fu_545_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        INPUT_r_blk_n_R = m_axi_INPUT_r_0_RVALID;
    end else begin
        INPUT_r_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_522_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_10_ce0_local = 1'b1;
    end else begin
        input_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_10_we0_local = 1'b1;
    end else begin
        input_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_11_ce0_local = 1'b1;
    end else begin
        input_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_11_we0_local = 1'b1;
    end else begin
        input_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_12_ce0_local = 1'b1;
    end else begin
        input_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_12_we0_local = 1'b1;
    end else begin
        input_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_13_ce0_local = 1'b1;
    end else begin
        input_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_13_we0_local = 1'b1;
    end else begin
        input_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_14_ce0_local = 1'b1;
    end else begin
        input_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_14_we0_local = 1'b1;
    end else begin
        input_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_15_ce0_local = 1'b1;
    end else begin
        input_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_15_we0_local = 1'b1;
    end else begin
        input_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_16_ce0_local = 1'b1;
    end else begin
        input_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_16_we0_local = 1'b1;
    end else begin
        input_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_17_ce0_local = 1'b1;
    end else begin
        input_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_17_we0_local = 1'b1;
    end else begin
        input_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_18_ce0_local = 1'b1;
    end else begin
        input_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_18_we0_local = 1'b1;
    end else begin
        input_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_19_ce0_local = 1'b1;
    end else begin
        input_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_19_we0_local = 1'b1;
    end else begin
        input_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_1_ce0_local = 1'b1;
    end else begin
        input_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_1_we0_local = 1'b1;
    end else begin
        input_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_20_ce0_local = 1'b1;
    end else begin
        input_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_20_we0_local = 1'b1;
    end else begin
        input_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_21_ce0_local = 1'b1;
    end else begin
        input_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_21_we0_local = 1'b1;
    end else begin
        input_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_22_ce0_local = 1'b1;
    end else begin
        input_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_22_we0_local = 1'b1;
    end else begin
        input_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_23_ce0_local = 1'b1;
    end else begin
        input_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_23_we0_local = 1'b1;
    end else begin
        input_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_24_ce0_local = 1'b1;
    end else begin
        input_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((select_ln36_fu_567_p3 == 5'd24) | ((select_ln36_fu_567_p3 == 5'd25) | ((select_ln36_fu_567_p3 == 5'd26) | ((select_ln36_fu_567_p3 == 5'd27) | ((select_ln36_fu_567_p3 == 5'd28) | ((select_ln36_fu_567_p3 == 5'd29) | ((select_ln36_fu_567_p3 == 5'd30) | (select_ln36_fu_567_p3 == 5'd31)))))))))) begin
        input_24_we0_local = 1'b1;
    end else begin
        input_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_2_ce0_local = 1'b1;
    end else begin
        input_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_2_we0_local = 1'b1;
    end else begin
        input_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_3_ce0_local = 1'b1;
    end else begin
        input_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_3_we0_local = 1'b1;
    end else begin
        input_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_4_ce0_local = 1'b1;
    end else begin
        input_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_4_we0_local = 1'b1;
    end else begin
        input_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_5_ce0_local = 1'b1;
    end else begin
        input_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_5_we0_local = 1'b1;
    end else begin
        input_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_6_ce0_local = 1'b1;
    end else begin
        input_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_6_we0_local = 1'b1;
    end else begin
        input_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_7_ce0_local = 1'b1;
    end else begin
        input_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_7_we0_local = 1'b1;
    end else begin
        input_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_8_ce0_local = 1'b1;
    end else begin
        input_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_8_we0_local = 1'b1;
    end else begin
        input_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_9_ce0_local = 1'b1;
    end else begin
        input_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_9_we0_local = 1'b1;
    end else begin
        input_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_r_r_ce0_local = 1'b1;
    end else begin
        input_r_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (select_ln36_fu_567_p3 == 5'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        input_r_r_we0_local = 1'b1;
    end else begin
        input_r_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_INPUT_r_0_RREADY = 1'b1;
    end else begin
        m_axi_INPUT_r_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln36_1_fu_528_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln36_fu_555_p2 = (i_fu_156 + 6'd1);

assign add_ln37_fu_664_p2 = (select_ln36_fu_567_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln38_fu_545_p1 = m_axi_INPUT_r_0_RDATA;

assign icmp_ln36_fu_522_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1250) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_561_p2 = ((j_fu_152 == 5'd25) ? 1'b1 : 1'b0);

assign input_10_address0 = zext_ln36_fu_583_p1;

assign input_10_ce0 = input_10_ce0_local;

assign input_10_d0 = bitcast_ln38_reg_710;

assign input_10_we0 = input_10_we0_local;

assign input_11_address0 = zext_ln36_fu_583_p1;

assign input_11_ce0 = input_11_ce0_local;

assign input_11_d0 = bitcast_ln38_reg_710;

assign input_11_we0 = input_11_we0_local;

assign input_12_address0 = zext_ln36_fu_583_p1;

assign input_12_ce0 = input_12_ce0_local;

assign input_12_d0 = bitcast_ln38_reg_710;

assign input_12_we0 = input_12_we0_local;

assign input_13_address0 = zext_ln36_fu_583_p1;

assign input_13_ce0 = input_13_ce0_local;

assign input_13_d0 = bitcast_ln38_reg_710;

assign input_13_we0 = input_13_we0_local;

assign input_14_address0 = zext_ln36_fu_583_p1;

assign input_14_ce0 = input_14_ce0_local;

assign input_14_d0 = bitcast_ln38_reg_710;

assign input_14_we0 = input_14_we0_local;

assign input_15_address0 = zext_ln36_fu_583_p1;

assign input_15_ce0 = input_15_ce0_local;

assign input_15_d0 = bitcast_ln38_reg_710;

assign input_15_we0 = input_15_we0_local;

assign input_16_address0 = zext_ln36_fu_583_p1;

assign input_16_ce0 = input_16_ce0_local;

assign input_16_d0 = bitcast_ln38_reg_710;

assign input_16_we0 = input_16_we0_local;

assign input_17_address0 = zext_ln36_fu_583_p1;

assign input_17_ce0 = input_17_ce0_local;

assign input_17_d0 = bitcast_ln38_reg_710;

assign input_17_we0 = input_17_we0_local;

assign input_18_address0 = zext_ln36_fu_583_p1;

assign input_18_ce0 = input_18_ce0_local;

assign input_18_d0 = bitcast_ln38_reg_710;

assign input_18_we0 = input_18_we0_local;

assign input_19_address0 = zext_ln36_fu_583_p1;

assign input_19_ce0 = input_19_ce0_local;

assign input_19_d0 = bitcast_ln38_reg_710;

assign input_19_we0 = input_19_we0_local;

assign input_1_address0 = zext_ln36_fu_583_p1;

assign input_1_ce0 = input_1_ce0_local;

assign input_1_d0 = bitcast_ln38_reg_710;

assign input_1_we0 = input_1_we0_local;

assign input_20_address0 = zext_ln36_fu_583_p1;

assign input_20_ce0 = input_20_ce0_local;

assign input_20_d0 = bitcast_ln38_reg_710;

assign input_20_we0 = input_20_we0_local;

assign input_21_address0 = zext_ln36_fu_583_p1;

assign input_21_ce0 = input_21_ce0_local;

assign input_21_d0 = bitcast_ln38_reg_710;

assign input_21_we0 = input_21_we0_local;

assign input_22_address0 = zext_ln36_fu_583_p1;

assign input_22_ce0 = input_22_ce0_local;

assign input_22_d0 = bitcast_ln38_reg_710;

assign input_22_we0 = input_22_we0_local;

assign input_23_address0 = zext_ln36_fu_583_p1;

assign input_23_ce0 = input_23_ce0_local;

assign input_23_d0 = bitcast_ln38_reg_710;

assign input_23_we0 = input_23_we0_local;

assign input_24_address0 = zext_ln36_fu_583_p1;

assign input_24_ce0 = input_24_ce0_local;

assign input_24_d0 = bitcast_ln38_reg_710;

assign input_24_we0 = input_24_we0_local;

assign input_2_address0 = zext_ln36_fu_583_p1;

assign input_2_ce0 = input_2_ce0_local;

assign input_2_d0 = bitcast_ln38_reg_710;

assign input_2_we0 = input_2_we0_local;

assign input_3_address0 = zext_ln36_fu_583_p1;

assign input_3_ce0 = input_3_ce0_local;

assign input_3_d0 = bitcast_ln38_reg_710;

assign input_3_we0 = input_3_we0_local;

assign input_4_address0 = zext_ln36_fu_583_p1;

assign input_4_ce0 = input_4_ce0_local;

assign input_4_d0 = bitcast_ln38_reg_710;

assign input_4_we0 = input_4_we0_local;

assign input_5_address0 = zext_ln36_fu_583_p1;

assign input_5_ce0 = input_5_ce0_local;

assign input_5_d0 = bitcast_ln38_reg_710;

assign input_5_we0 = input_5_we0_local;

assign input_6_address0 = zext_ln36_fu_583_p1;

assign input_6_ce0 = input_6_ce0_local;

assign input_6_d0 = bitcast_ln38_reg_710;

assign input_6_we0 = input_6_we0_local;

assign input_7_address0 = zext_ln36_fu_583_p1;

assign input_7_ce0 = input_7_ce0_local;

assign input_7_d0 = bitcast_ln38_reg_710;

assign input_7_we0 = input_7_we0_local;

assign input_8_address0 = zext_ln36_fu_583_p1;

assign input_8_ce0 = input_8_ce0_local;

assign input_8_d0 = bitcast_ln38_reg_710;

assign input_8_we0 = input_8_we0_local;

assign input_9_address0 = zext_ln36_fu_583_p1;

assign input_9_ce0 = input_9_ce0_local;

assign input_9_d0 = bitcast_ln38_reg_710;

assign input_9_we0 = input_9_we0_local;

assign input_r_r_address0 = zext_ln36_fu_583_p1;

assign input_r_r_ce0 = input_r_r_ce0_local;

assign input_r_r_d0 = bitcast_ln38_reg_710;

assign input_r_r_we0 = input_r_r_we0_local;

assign m_axi_INPUT_r_0_ARADDR = 64'd0;

assign m_axi_INPUT_r_0_ARBURST = 2'd0;

assign m_axi_INPUT_r_0_ARCACHE = 4'd0;

assign m_axi_INPUT_r_0_ARID = 1'd0;

assign m_axi_INPUT_r_0_ARLEN = 32'd0;

assign m_axi_INPUT_r_0_ARLOCK = 2'd0;

assign m_axi_INPUT_r_0_ARPROT = 3'd0;

assign m_axi_INPUT_r_0_ARQOS = 4'd0;

assign m_axi_INPUT_r_0_ARREGION = 4'd0;

assign m_axi_INPUT_r_0_ARSIZE = 3'd0;

assign m_axi_INPUT_r_0_ARUSER = 1'd0;

assign m_axi_INPUT_r_0_ARVALID = 1'b0;

assign m_axi_INPUT_r_0_AWADDR = 64'd0;

assign m_axi_INPUT_r_0_AWBURST = 2'd0;

assign m_axi_INPUT_r_0_AWCACHE = 4'd0;

assign m_axi_INPUT_r_0_AWID = 1'd0;

assign m_axi_INPUT_r_0_AWLEN = 32'd0;

assign m_axi_INPUT_r_0_AWLOCK = 2'd0;

assign m_axi_INPUT_r_0_AWPROT = 3'd0;

assign m_axi_INPUT_r_0_AWQOS = 4'd0;

assign m_axi_INPUT_r_0_AWREGION = 4'd0;

assign m_axi_INPUT_r_0_AWSIZE = 3'd0;

assign m_axi_INPUT_r_0_AWUSER = 1'd0;

assign m_axi_INPUT_r_0_AWVALID = 1'b0;

assign m_axi_INPUT_r_0_BREADY = 1'b0;

assign m_axi_INPUT_r_0_WDATA = 32'd0;

assign m_axi_INPUT_r_0_WID = 1'd0;

assign m_axi_INPUT_r_0_WLAST = 1'b0;

assign m_axi_INPUT_r_0_WSTRB = 4'd0;

assign m_axi_INPUT_r_0_WUSER = 1'd0;

assign m_axi_INPUT_r_0_WVALID = 1'b0;

assign select_ln36_1_fu_575_p3 = ((icmp_ln37_fu_561_p2[0:0] == 1'b1) ? add_ln36_fu_555_p2 : i_fu_156);

assign select_ln36_fu_567_p3 = ((icmp_ln37_fu_561_p2[0:0] == 1'b1) ? 5'd0 : j_fu_152);

assign zext_ln36_fu_583_p1 = select_ln36_1_fu_575_p3;

endmodule //forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
