# Toolchain

## Modeling Tool, Simulator
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | TCAD 2018  | P. -Y. Chen, X. Peng and S. Yu   | NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning | [Paper](https://ieeexplore.ieee.org/document/8246561) |                |          |
|    2    | IEDM 2019              | X. Peng, S. Huang, Y. Luo, X. Sun and S. Yu   |  DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies                  |  [Paper](https://ieeexplore.ieee.org/document/8993491)        |             |          |
|    3   | TCSI 2024  | J. Lee, A. Lu, W. Li and S. Yu        |NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node                     |[Paper](https://ieeexplore.ieee.org/document/10443264), [Source](https://github.com/neurosim/DNN_NeuroSim_V1.4)          |            |          |
|    4    | TCAD 2012           | X. Dong, C. Xu, Y. Xie and N. P. Jouppi           | NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory         | [Paper](https://ieeexplore.ieee.org/document/6218223), [Source](https://github.com/SEAL-UCSB/NVSim)             |  NVM        |
|    5    | TCAD 2017           |L. Xia et al.       | MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System         |[Paper](https://ieeexplore.ieee.org/document/7984877)        | Design Optimization, Energy Efficiency, memristors          |          |
|   6    | TCAD 2023           | Z. Zhu et al.             | MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures         |[Paper](https://ieeexplore.ieee.org/document/10058114), [Source](https://github.com/thu-nics/MNSIM-2.0)             | PIM  architecture performance modeling and evaluation tool     |          |
|   7   | ASP-DAC 2025        | C. Wang, Z. Chen, S. Huang           | MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator      |[Paper](https://arxiv.org/abs/2409.14838), [Source](https://github.com/MICSim-official/MICSim_V1.0)             |          |          |
|    8  | ISCA'23           | T Ma, Y Feng, X Zhang, Y Zhu           | CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing         | [Paper](https://arxiv.org/abs/2304.03320), [Source](https://github.com/horizon-research/CamJ)            | Energy Modeling; CIS, Sensor           |          |
|   9  | SPIE 2004           |                    | A simulation tool for evaluating digital camera image quality         |[Paper](https://web.stanford.edu/~wandell/data/papers/SPIE-2004-Simulator-5294-17.pdf), [Source](https://github.com/ISET/isetcam)             | Matlab, evaluation toolkit         | Application      |
|    11    | TVLSI2019   | B. C. Lim and M. Horowitz | An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification     |[Paper](https://ieeexplore.ieee.org/document/8495030/keywords#keywords)             | Template Model, Mixes-signal SoC, Verilog, Validation         |          |
|    12   | ASP-DAC 2016      | R. Chen, Z. Shao, C. -L. Yang and Tao Li        | MCSSim: A Memory Channel Storage Simulator        |[Paper](https://ieeexplore.ieee.org/abstract/document/7428004)       | NVDIMM, memory channel storage technic, cycle-accurate simulator         |          |
|    13   | ASP-DAC 2016      | Yizi Gu, Y. Liu, Y. Wang, H. Li and H. Yang     | NVPsim: A Simulator for Architecture Explorations of Nonvolatile Processors         |[Paper](https://ieeexplore.ieee.org/document/7428003)             | Nonvolatile Processor simulator, Performance& energy evaluation       |          |
|   14 | SPIE 2004     | Joyce E. Farrella, Feng Xiaob, Peter B. Catryssec, Brian A. Wandellbc  | A simulation tool for evaluating digital camera image quality       ||    |          |
|  15|TVLSI.2018 | JB. C. Lim and M. Horowitz | An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification  |[Paper](https://ieeexplore.ieee.org/document/8495030) | mixed-signal system-on-chip (SoC),modeling   |          |
| 16|PACT 2024 | Park, Juseong and Kim, Boseok and Sung, Hyojin| NavCim: Comprehensive Design Space Exploration for Analog Computing-in-Memory Architectures |[Paper](https://dl.acm.org/doi/10.1145/3656019.3676946) | NeuroSim,CrossSim,BookSim |          |
## Architecture NAS
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | DAC2023    |  J. Chen et al.     | AutoDCIM: An Automated Digital CIM Compiler    | [Paper](https://ieeexplore.ieee.org/document/10247976)             | EDA, Layout Optimization, Template-based Generation         |          |
|    2    | ICCD 2024     | Kam Chi Loong, Shihao Han, Sishuo Liu, Ning Lin, Zhongrui Wang| RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices |[Paper](https://arxiv.org/abs/2409.18841)| CIM,RRAM,Compiler,NAS|          |
|    3    |  DATE 2022   |   J. Van Assche, R. Helsen and G. Gielen,                 |  EffiCSense: an Architectural Pathfinding Framework for Energy-Constrained Sensor Applications        |[Paper](https://ieeexplore.ieee.org/document/9774500)             | Systems architectureï¼ŒSensors   |          |
|    4    | TCSI.2021      |   N. Callens and G. G. E. Gielen                 | Analysis and Comparison of Readout Architectures and Analog-to-Digital Converters for 3D-Stacked CMOS Image Sensors,         |[Paper](https://ieeexplore.ieee.org/document/9460755)             | CMOS image sensors,eadout architectures;analog-to-digital converters (ADCs)         |          |
| 5|DAC 2024 |  Yiwei Zhao, Ziyun Li et al.|Neural Architecture Search of Hybrid Models for NPU-CIM Heterogeneous AR/VR Devices|[Paper](https://arxiv.org/abs/2410.08326) | neural architecture search, compute-in-memory|          |


## Hardware-and-Software Co-design
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    |  DAC 2023          | Z. Du, W. Zhang, Z. Zhou, Z. Shao and L. Ju         | Accelerating DNN Inference with Heterogeneous Multi-DPU Engines          | [Paper](https://ieeexplore.ieee.org/document/10247793)          |  FPGA, CNN accelerator, DPU, pipeline     |          |
|    2    |  DATE 2024         | C. Zhang, Z. Yuan, X. Li and G. Sun                 |Algorithm-Hardware Co-Design for Energy-Efficient A/D Conversion in ReRAM-Based Accelerators          |[Paper](https://ieeexplore.ieee.org/document/10546760)             | Quantization, Re-RAM, Power Reduction     |          |
|    3    |  TCAD 2022         | F. Tu et al.                   | SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAM Sparse NN Acceleration          |[Paper](https://ieeexplore.ieee.org/document/9768124)             | Digital PIM, NN, Sparsity Weight, SRAM         |          |
|    4    |            |                    |          |[Paper]()             |          |          |
|    5    |  ICICM 2023     |   K. Xu et al.       | An Automated Deployment with Reconfigurable Digital Controller for SRAM-based Computation-in-Memory          |[Paper](https://ieeexplore.ieee.org/document/10365985)     | Deployment Strategy, CIM,         |          |
|    5    |  ACM 2024       |   X. Gao et al.      | Static Scheduling of Weight Programming for DNN Acceleration with Resource Constrained PIM         |[Paper](https://ieeexplore.ieee.org/document/10365985)             | Deployment Strategy,         |          |
|    6    | Sci. China 2024    |Han, S., Liu, S., Du, S. et al. |  CMN: a co-designed neural architecture search for efficient computing-in-memory-based mixture-of-experts|[Paper](https://link.springer.com/article/10.1007/s11432-024-4144-y#citeas)| mixture-of-experts,computing-in-memory,neural architecture search|          |

## Others
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keywords              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | Nature Electron 2024    | Guo, Y., Yan, Z., Yu, X. et al   | Hardware design and the fairness of a neural network    | [Paper](https://www.nature.com/articles/s41928-024-01213-0#citeas)       |          |          |
|    2    |TMC 2024            |  P. Dai, B. Han, K. Li, X. Xu, H. Xing and K. Liu                  |Joint Optimization of Device Placement and Model Partitioning for Cooperative DNN Inference in Heterogeneous Edge Computing,          |[Paper](https://ieeexplore.ieee.org/document/10675335/keywords#keywords)             | Computational modeling;Artificial neural networks         |          |
|    3   | Sci Rep 2024 | Fritscher, M., Singh, S., Rizzi, T. et al  |A flexible and fast digital twin for RRAM systems applied for training resilient neural networks. |[Paper](https://www.nature.com/articles/s41598-024-73439-z#citeas)             | RRAM, Modelling, GPU, Digital twin, ANN,  |          |





