\subsection{arch Architecture Reference}
\label{classnios__cpu_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=153pt]{d8/dbf/classnios__cpu_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf lms\+\_\+ctr}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf dac\+\_\+\+M\+O\+SI} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dac\+\_\+\+S\+C\+LK} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dac\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf adf\+\_\+\+M\+O\+SI} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf adf\+\_\+\+S\+C\+LK} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf adf\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf u0}  {\bfseries lms\+\_\+ctr}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 43} of file {\bf nios\+\_\+cpu.\+vhd}.



\subsubsection{Member Data Documentation}
\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!adf\+\_\+\+M\+O\+SI@{adf\+\_\+\+M\+O\+SI}}
\index{adf\+\_\+\+M\+O\+SI@{adf\+\_\+\+M\+O\+SI}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{adf\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+\+M\+O\+SI} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_aee367c9b67c564d31312cc45a2f90267}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!adf\+\_\+\+S\+C\+LK@{adf\+\_\+\+S\+C\+LK}}
\index{adf\+\_\+\+S\+C\+LK@{adf\+\_\+\+S\+C\+LK}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{adf\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+\+S\+C\+LK} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_a9adf427950fd391a67862b847818668e}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!adf\+\_\+\+SS@{adf\+\_\+\+SS}}
\index{adf\+\_\+\+SS@{adf\+\_\+\+SS}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{adf\+\_\+\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_a0fa96f56ee0f19bb9698e45011ef4514}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!dac\+\_\+\+M\+O\+SI@{dac\+\_\+\+M\+O\+SI}}
\index{dac\+\_\+\+M\+O\+SI@{dac\+\_\+\+M\+O\+SI}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{dac\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dac\+\_\+\+M\+O\+SI} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_a687af9d4afb34949ae80ec6cfdfb19ee}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!dac\+\_\+\+S\+C\+LK@{dac\+\_\+\+S\+C\+LK}}
\index{dac\+\_\+\+S\+C\+LK@{dac\+\_\+\+S\+C\+LK}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{dac\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dac\+\_\+\+S\+C\+LK} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_ab28d85db84549560dfe58940225d633e}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!dac\+\_\+\+SS@{dac\+\_\+\+SS}}
\index{dac\+\_\+\+SS@{dac\+\_\+\+SS}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{dac\+\_\+\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dac\+\_\+\+SS} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classnios__cpu_1_1arch_a6f54e5a0e5f7b03af983d22679202adc}


Definition at line {\bf 47} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\index{lms\+\_\+ctr@{lms\+\_\+ctr}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{lms\+\_\+ctr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classnios__cpu_1_1arch_a7814224799d00b363691107c2a254aae}


Definition at line {\bf 50} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}!u0@{u0}}
\index{u0@{u0}!nios\+\_\+cpu\+::arch@{nios\+\_\+cpu\+::arch}}
\paragraph[{u0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u0} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classnios__cpu_1_1arch_ae060ce5868d35ef17bcb6e832da03be9}


Definition at line {\bf 110} of file {\bf nios\+\_\+cpu.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/nios\+\_\+cpu/{\bf nios\+\_\+cpu.\+vhd}\end{DoxyCompactItemize}
