#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x144bcb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144cfd0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x144b140 .functor NOT 1, L_0x1481c10, C4<0>, C4<0>, C4<0>;
L_0x1447ac0 .functor XOR 1, L_0x1481830, L_0x14818f0, C4<0>, C4<0>;
L_0x1445ab0 .functor XOR 1, L_0x1447ac0, L_0x1481a60, C4<0>, C4<0>;
v0x1480720_0 .net "L", 0 0, v0x147eae0_0;  1 drivers
v0x1480870_0 .net "Q_dut", 0 0, v0x1480020_0;  1 drivers
v0x1480930_0 .net "Q_ref", 0 0, v0x144b450_0;  1 drivers
v0x1480a00_0 .net *"_ivl_10", 0 0, L_0x1481a60;  1 drivers
v0x1480aa0_0 .net *"_ivl_12", 0 0, L_0x1445ab0;  1 drivers
v0x1480b40_0 .net *"_ivl_2", 0 0, L_0x1481790;  1 drivers
v0x1480c20_0 .net *"_ivl_4", 0 0, L_0x1481830;  1 drivers
v0x1480d00_0 .net *"_ivl_6", 0 0, L_0x14818f0;  1 drivers
v0x1480de0_0 .net *"_ivl_8", 0 0, L_0x1447ac0;  1 drivers
v0x1480f50_0 .var "clk", 0 0;
v0x1481080_0 .net "q_in", 0 0, v0x147ec40_0;  1 drivers
v0x14811b0_0 .net "r_in", 0 0, v0x147ed10_0;  1 drivers
v0x14812e0_0 .var/2u "stats1", 159 0;
v0x14813c0_0 .var/2u "strobe", 0 0;
v0x1481480_0 .net "tb_match", 0 0, L_0x1481c10;  1 drivers
v0x1481540_0 .net "tb_mismatch", 0 0, L_0x144b140;  1 drivers
L_0x1481790 .concat [ 1 0 0 0], v0x144b450_0;
L_0x1481830 .concat [ 1 0 0 0], v0x144b450_0;
L_0x14818f0 .concat [ 1 0 0 0], v0x1480020_0;
L_0x1481a60 .concat [ 1 0 0 0], v0x144b450_0;
L_0x1481c10 .cmp/eeq 1, L_0x1481790, L_0x1445ab0;
S_0x144d160 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x144cfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x144b3b0_0 .net "L", 0 0, v0x147eae0_0;  alias, 1 drivers
v0x144b450_0 .var "Q", 0 0;
v0x1448610_0 .net "clk", 0 0, v0x1480f50_0;  1 drivers
v0x1447bd0_0 .net "q_in", 0 0, v0x147ec40_0;  alias, 1 drivers
v0x1445b80_0 .net "r_in", 0 0, v0x147ed10_0;  alias, 1 drivers
E_0x142c7d0 .event posedge, v0x1448610_0;
S_0x147e8c0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x144cfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x147eae0_0 .var "L", 0 0;
v0x147eba0_0 .net "clk", 0 0, v0x1480f50_0;  alias, 1 drivers
v0x147ec40_0 .var "q_in", 0 0;
v0x147ed10_0 .var "r_in", 0 0;
E_0x142a0d0/0 .event negedge, v0x1448610_0;
E_0x142a0d0/1 .event posedge, v0x1448610_0;
E_0x142a0d0 .event/or E_0x142a0d0/0, E_0x142a0d0/1;
S_0x147ee10 .scope module, "top_module1" "top_module" 3 88, 4 27 0, S_0x144cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x147ff60_0 .net "L", 0 0, v0x147eae0_0;  alias, 1 drivers
v0x1480020_0 .var "Q", 0 0;
v0x14800e0_0 .net "clk", 0 0, v0x1480f50_0;  alias, 1 drivers
v0x1480180_0 .net "flipflop_out", 0 0, v0x147f430_0;  1 drivers
v0x1480220_0 .net "mux_out", 0 0, L_0x14816b0;  1 drivers
v0x1480360_0 .net "q_in", 0 0, v0x147ec40_0;  alias, 1 drivers
v0x1480400_0 .net "r_in", 0 0, v0x147ed10_0;  alias, 1 drivers
S_0x147f0d0 .scope module, "flipflop_inst" "flipflop" 4 45, 4 1 0, S_0x147ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x147f370_0 .net "D", 0 0, L_0x14816b0;  alias, 1 drivers
v0x147f430_0 .var "Q", 0 0;
v0x147f4f0_0 .net "clk", 0 0, v0x1480f50_0;  alias, 1 drivers
L_0x7f020120b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147f610_0 .net "reset", 0 0, L_0x7f020120b060;  1 drivers
S_0x147f730 .scope module, "mux_inst" "mux_2to1" 4 38, 4 17 0, S_0x147ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "O";
L_0x7f020120b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1448500 .functor XNOR 1, v0x147eae0_0, L_0x7f020120b018, C4<0>, C4<0>;
v0x147f9c0_0 .net "I0", 0 0, v0x147ec40_0;  alias, 1 drivers
v0x147fab0_0 .net "I1", 0 0, v0x147ed10_0;  alias, 1 drivers
v0x147fbc0_0 .net "O", 0 0, L_0x14816b0;  alias, 1 drivers
v0x147fc60_0 .net "S", 0 0, v0x147eae0_0;  alias, 1 drivers
v0x147fd50_0 .net/2u *"_ivl_0", 0 0, L_0x7f020120b018;  1 drivers
v0x147fe40_0 .net *"_ivl_2", 0 0, L_0x1448500;  1 drivers
L_0x14816b0 .functor MUXZ 1, v0x147ec40_0, v0x147ed10_0, L_0x1448500, C4<>;
S_0x1480500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x144cfd0;
 .timescale -12 -12;
E_0x142c6b0 .event anyedge, v0x14813c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14813c0_0;
    %nor/r;
    %assign/vec4 v0x14813c0_0, 0;
    %wait E_0x142c6b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x147e8c0;
T_1 ;
    %wait E_0x142a0d0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x147ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147ed10_0, 0;
    %assign/vec4 v0x147eae0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147e8c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x142c7d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x144d160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144b450_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x144d160;
T_4 ;
    %wait E_0x142c7d0;
    %load/vec4 v0x144b3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1445b80_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1447bd0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x144b450_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147f0d0;
T_5 ;
    %wait E_0x142c7d0;
    %load/vec4 v0x147f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147f430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x147f370_0;
    %assign/vec4 v0x147f430_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147ee10;
T_6 ;
    %wait E_0x142c7d0;
    %load/vec4 v0x147ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1480400_0;
    %assign/vec4 v0x1480020_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1480180_0;
    %assign/vec4 v0x1480020_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144cfd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14813c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x144cfd0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1480f50_0;
    %inv;
    %store/vec4 v0x1480f50_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x144cfd0;
T_9 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x147eba0_0, v0x1481540_0, v0x1480f50_0, v0x1480720_0, v0x1481080_0, v0x14811b0_0, v0x1480930_0, v0x1480870_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x144cfd0;
T_10 ;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x144cfd0;
T_11 ;
    %wait E_0x142a0d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14812e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14812e0_0, 4, 32;
    %load/vec4 v0x1481480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14812e0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14812e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14812e0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1480930_0;
    %load/vec4 v0x1480930_0;
    %load/vec4 v0x1480870_0;
    %xor;
    %load/vec4 v0x1480930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14812e0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x14812e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14812e0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/mt2015_muxdff/iter6/response2/top_module.sv";
