$date
	Sat Oct 22 18:43:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#479232
b111 !
1"
#479234
b111 &
b111 %
1$
#479235
0"
#479238
b10110 &
b10110 %
#479242
b1011 &
b1011 %
#479246
b100010 &
b100010 %
#479250
b10001 &
b10001 %
#479254
b110100 &
b110100 %
#479258
b11010 &
b11010 %
#479262
b1101 &
b1101 %
#479266
b101000 &
b101000 %
#479270
b10100 &
b10100 %
#479274
b1010 &
b1010 %
#479278
b101 &
b101 %
#479282
b10000 &
b10000 %
#479286
b1000 &
b1000 %
#479290
b100 &
b100 %
#479294
b10 &
b10 %
#479298
b1 &
b1 %
1#
#479302
b0 &
0#
b0 %
0$
#1401320
b10 !
1"
#1401322
b10 &
b10 %
1$
#1401323
0"
#1401326
b1 &
1#
b1 %
#1401330
b0 &
b0 %
0#
0$
#2395229
b11100 !
1"
#2395230
b11100 &
b11100 %
1$
#2395231
0"
#2395234
b1110 &
b1110 %
#2395238
b111 &
b111 %
#2395242
b10110 &
b10110 %
#2395246
b1011 &
b1011 %
#2395250
b100010 &
b100010 %
#2395254
b10001 &
b10001 %
#2395258
b110100 &
b110100 %
#2395262
b11010 &
b11010 %
#2395266
b1101 &
b1101 %
#2395270
b101000 &
b101000 %
#2395274
b10100 &
b10100 %
#2395278
b1010 &
b1010 %
#2395282
b101 &
b101 %
#2395286
b10000 &
b10000 %
#2395290
b1000 &
b1000 %
#2395294
b100 &
b100 %
#2395298
b10 &
b10 %
#2395302
b1 &
1#
b1 %
#2395306
b0 &
b0 %
0#
0$
#4500012
