set ::env(PROJECT_NAME) aoR3000
set ::env(DESIGN_TOP) aoR3000
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/aor3000/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/aor3000/rtl/aoR3000.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
