Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\ProjectPhase1\mux_package.vhd" into library work
Parsing package <mux_package>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\flopr_package.vhd" into library work
Parsing package <flopr_package>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\flopr.vhd" into library work
Parsing entity <flopr>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\decoder_package.vhd" into library work
Parsing package <decoder_package>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\decoder.vhd" into library work
Parsing entity <decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\RegisterFile_Package.vhd" into library work
Parsing package <RegisterFile_Package>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 62: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 63: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 64: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 65: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 66: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 67: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 68: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 69: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 70: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 71: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 72: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 73: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 74: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 75: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 76: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 77: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 78: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 79: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 80: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 81: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 82: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 83: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 84: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 85: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 86: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 87: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 88: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 89: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 90: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 91: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 92: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Xilinx\ProjectPhase1\RegisterFile.vhd" Line 93: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "C:\Xilinx\ProjectPhase1\Alu_Package.vhd" into library work
Parsing package <Alu_Package>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\Alu.vhd" into library work
Parsing entity <Alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Xilinx\ProjectPhase1\DataPath.vhd" into library work
Parsing entity <DataPath>.
INFO:HDLCompiler:1676 - "C:\Xilinx\ProjectPhase1\DataPath.vhd" Line 33. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <datapath>.
WARNING:HDLCompiler:439 - "C:\Xilinx\ProjectPhase1\DataPath.vhd" Line 42: Formal port dataout of mode out cannot be associated with actual port aluout of mode buffer

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DataPath> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <flopr> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.

Elaborating entity <Alu> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DataPath>.
    Related source file is "C:\Xilinx\ProjectPhase1\DataPath.vhd".
WARNING:Xst:647 - Input <instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DataPath> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Xilinx\ProjectPhase1\RegisterFile.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\Xilinx\ProjectPhase1\decoder.vhd".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <flopr>.
    Related source file is "C:\Xilinx\ProjectPhase1\flopr.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.

Synthesizing Unit <mux>.
    Related source file is "C:\Xilinx\ProjectPhase1\mux.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <output> created at line 66.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "C:\Xilinx\ProjectPhase1\Alu.vhd".
    Found 32-bit adder for signal <n0043> created at line 46.
    Found 32-bit adder for signal <S> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <Alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder carry in                                 : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DataPath> ...

Optimizing unit <Alu> ...

Optimizing unit <RegisterFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataPath, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DataPath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 969
#      LUT2                        : 1
#      LUT3                        : 34
#      LUT4                        : 62
#      LUT5                        : 2
#      LUT6                        : 743
#      MUXCY                       : 31
#      MUXF7                       : 64
#      XORCY                       : 32
# FlipFlops/Latches                : 1024
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 20
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  126800     0%  
 Number of Slice LUTs:                  842  out of  63400     1%  
    Number used as Logic:               842  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1798
   Number with an unused Flip Flop:     774  out of   1798    43%  
   Number with an unused LUT:           956  out of   1798    53%  
   Number of fully used LUT-FF pairs:    68  out of   1798     3%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  54  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.259ns (Maximum Frequency: 234.819MHz)
   Minimum input arrival time before clock: 4.173ns
   Maximum output required time after clock: 6.155ns
   Maximum combinational path delay: 6.069ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.259ns (frequency: 234.819MHz)
  Total number of paths / destination ports: 1787904 / 1024
-------------------------------------------------------------------------
Delay:               4.259ns (Levels of Logic = 37)
  Source:            reg/f27/q_0 (FF)
  Destination:       reg/f1/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg/f27/q_0 to reg/f1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  reg/f27/q_0 (reg/f27/q_0)
     LUT6:I2->O            1   0.097   0.556  reg/mux2/Mmux_output_81 (reg/mux2/Mmux_output_81)
     LUT6:I2->O            1   0.097   0.000  reg/mux2/Mmux_output_3 (reg/mux2/Mmux_output_3)
     MUXF7:I1->O           4   0.279   0.393  reg/mux2/Mmux_output_2_f7 (out2<0>)
     LUT3:I1->O            1   0.097   0.000  alu1/Madd_S_Madd_lut<0> (alu1/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  alu1/Madd_S_Madd_cy<0> (alu1/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<1> (alu1/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<2> (alu1/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<3> (alu1/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<4> (alu1/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<5> (alu1/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<6> (alu1/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<7> (alu1/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<8> (alu1/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<9> (alu1/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<10> (alu1/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<11> (alu1/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<12> (alu1/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<13> (alu1/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<14> (alu1/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<15> (alu1/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<16> (alu1/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<17> (alu1/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<18> (alu1/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<19> (alu1/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<20> (alu1/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<21> (alu1/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<22> (alu1/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<23> (alu1/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<24> (alu1/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<25> (alu1/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<26> (alu1/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<27> (alu1/Madd_S_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<28> (alu1/Madd_S_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<29> (alu1/Madd_S_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  alu1/Madd_S_Madd_cy<30> (alu1/Madd_S_Madd_cy<30>)
     XORCY:CI->O           2   0.370   0.299  alu1/Madd_S_Madd_xor<31> (alu1/S<31>)
     LUT6:I5->O           34   0.097   0.000  alu1/Mmux_temp126 (aluout_31_OBUF)
     FDCE:D                    0.008          reg/f32/q_31
    ----------------------------------------
    Total                      4.259ns (2.449ns logic, 1.810ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1213952 / 3072
-------------------------------------------------------------------------
Offset:              4.173ns (Levels of Logic = 38)
  Source:            instr<17> (PAD)
  Destination:       reg/f1/q_0 (FF)
  Destination Clock: clk rising

  Data Path: instr<17> to reg/f1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  instr_17_IBUF (instr_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  reg/mux2/Mmux_output_81 (reg/mux2/Mmux_output_81)
     LUT6:I2->O            1   0.097   0.000  reg/mux2/Mmux_output_3 (reg/mux2/Mmux_output_3)
     MUXF7:I1->O           4   0.279   0.393  reg/mux2/Mmux_output_2_f7 (out2<0>)
     LUT3:I1->O            1   0.097   0.000  alu1/Madd_S_Madd_lut<0> (alu1/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  alu1/Madd_S_Madd_cy<0> (alu1/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<1> (alu1/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<2> (alu1/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<3> (alu1/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<4> (alu1/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<5> (alu1/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<6> (alu1/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<7> (alu1/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<8> (alu1/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<9> (alu1/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<10> (alu1/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<11> (alu1/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<12> (alu1/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<13> (alu1/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<14> (alu1/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<15> (alu1/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<16> (alu1/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<17> (alu1/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<18> (alu1/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<19> (alu1/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<20> (alu1/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<21> (alu1/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<22> (alu1/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<23> (alu1/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<24> (alu1/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<25> (alu1/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<26> (alu1/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<27> (alu1/Madd_S_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<28> (alu1/Madd_S_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<29> (alu1/Madd_S_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  alu1/Madd_S_Madd_cy<30> (alu1/Madd_S_Madd_cy<30>)
     XORCY:CI->O           2   0.370   0.299  alu1/Madd_S_Madd_xor<31> (alu1/S<31>)
     LUT6:I5->O           34   0.097   0.000  alu1/Mmux_temp126 (aluout_31_OBUF)
     FDCE:D                    0.008          reg/f32/q_31
    ----------------------------------------
    Total                      4.173ns (2.089ns logic, 2.084ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 111744 / 33
-------------------------------------------------------------------------
Offset:              6.155ns (Levels of Logic = 12)
  Source:            reg/f27/q_0 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: reg/f27/q_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  reg/f27/q_0 (reg/f27/q_0)
     LUT6:I2->O            1   0.097   0.556  reg/mux2/Mmux_output_81 (reg/mux2/Mmux_output_81)
     LUT6:I2->O            1   0.097   0.000  reg/mux2/Mmux_output_3 (reg/mux2/Mmux_output_3)
     MUXF7:I1->O           4   0.279   0.393  reg/mux2/Mmux_output_2_f7 (out2<0>)
     LUT3:I1->O            1   0.097   0.000  alu1/Madd_S_Madd_lut<0> (alu1/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  alu1/Madd_S_Madd_cy<0> (alu1/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<1> (alu1/Madd_S_Madd_cy<1>)
     XORCY:CI->O           1   0.370   0.295  alu1/Madd_S_Madd_xor<2> (alu1/S<2>)
     LUT6:I5->O           34   0.097   0.800  alu1/Mmux_temp124 (aluout_2_OBUF)
     LUT6:I0->O            1   0.097   0.511  alu1/zflag<31>1 (alu1/zflag<31>)
     LUT5:I2->O            1   0.097   0.693  alu1/zflag<31>2 (alu1/zflag<31>1)
     LUT6:I0->O            1   0.097   0.279  alu1/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.155ns (2.065ns logic, 4.090ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 75104 / 33
-------------------------------------------------------------------------
Delay:               6.069ns (Levels of Logic = 13)
  Source:            instr<17> (PAD)
  Destination:       zero (PAD)

  Data Path: instr<17> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  instr_17_IBUF (instr_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  reg/mux2/Mmux_output_81 (reg/mux2/Mmux_output_81)
     LUT6:I2->O            1   0.097   0.000  reg/mux2/Mmux_output_3 (reg/mux2/Mmux_output_3)
     MUXF7:I1->O           4   0.279   0.393  reg/mux2/Mmux_output_2_f7 (out2<0>)
     LUT3:I1->O            1   0.097   0.000  alu1/Madd_S_Madd_lut<0> (alu1/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  alu1/Madd_S_Madd_cy<0> (alu1/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Madd_S_Madd_cy<1> (alu1/Madd_S_Madd_cy<1>)
     XORCY:CI->O           1   0.370   0.295  alu1/Madd_S_Madd_xor<2> (alu1/S<2>)
     LUT6:I5->O           34   0.097   0.800  alu1/Mmux_temp124 (aluout_2_OBUF)
     LUT6:I0->O            1   0.097   0.511  alu1/zflag<31>1 (alu1/zflag<31>)
     LUT5:I2->O            1   0.097   0.693  alu1/zflag<31>2 (alu1/zflag<31>1)
     LUT6:I0->O            1   0.097   0.279  alu1/zflag<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.069ns (1.705ns logic, 4.364ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.259|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.99 secs
 
--> 

Total memory usage is 4695860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    0 (   0 filtered)

