# After Instruction Selection:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Expand ISel Pseudo-instructions:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Tail Duplication:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Optimize machine instruction PHIs:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Merge disjoint stack slots:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Local Stack Slot Allocation:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Remove dead machine instructions:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Loop Invariant Code Motion:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	%vreg2<def> = COPY %vreg8; rGPR:%vreg2,%vreg8
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg2
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Common Subexpression Elimination:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine code sinking:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Peephole Optimizations:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Remove dead machine instructions:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM MLA / MLS expansion pass:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM pre- register allocation load / store optimization pass:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM A15 S->D optimizer:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Process Implicit Definitions:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2; GPR:%vreg5
	%vreg3<def> = COPY %R0; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Live Variable Analysis:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2<kill>; GPR:%vreg5
	%vreg3<def> = COPY %R0<kill>; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1<kill>, %vreg8<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Natural Loop Construction:
# Machine code for function parms_set: SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2<kill>; GPR:%vreg5
	%vreg3<def> = COPY %R0<kill>; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1<kill>, %vreg8<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Eliminate PHI nodes for register allocation:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2<kill>; GPR:%vreg5
	%vreg3<def> = COPY %R0<kill>; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1<kill>, %vreg8<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Two-Address instruction pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%vreg5<def> = COPY %R2<kill>; GPR:%vreg5
	%vreg3<def> = COPY %R0<kill>; GPR:%vreg3
	%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
	t2CMPri %vreg6<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Predecessors according to CFG: BB#0
	%vreg0<def> = t2LDRi12 %vreg3<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
	t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Predecessors according to CFG: BB#1
	%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
	%vreg8<def> = t2LSLrr %vreg7<kill>, %vreg0<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
	%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
	t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Predecessors according to CFG: BB#2
	%vreg9<def> = t2BICrr %vreg1<kill>, %vreg8<kill>, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
	t2STRi12 %vreg9<kill>, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
	%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
	%vreg11<def> = t2SUBri %vreg10<kill>, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
	t2STRi12 %vreg11<kill>, %vreg5<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Simple Register Coalescing:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R2
16B		%vreg5<def> = COPY %R2; GPR:%vreg5
32B		%vreg3<def> = COPY %R0; GPR:%vreg3
48B		%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
64B		t2CMPri %vreg6, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
80B		t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

112B	BB#1: derived from LLVM BB %5
	    Predecessors according to CFG: BB#0
128B		%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
144B		t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
160B		t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
176B		t2B <BB#2>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

192B	BB#2: derived from LLVM BB %9
	    Predecessors according to CFG: BB#1
208B		%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
224B		%vreg8<def> = t2LSLrr %vreg7, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
240B		%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
256B		t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
272B		t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
288B		t2B <BB#3>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

304B	BB#3: derived from LLVM BB %16
	    Predecessors according to CFG: BB#2
320B		%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
336B		t2STRi12 %vreg9, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
352B		%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
368B		%vreg11<def> = t2SUBri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
384B		t2STRi12 %vreg11, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
	    Successors according to CFG: BB#4(?%)

400B	BB#4: derived from LLVM BB %22
	    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
416B		tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Instruction Scheduler:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R2
16B		%vreg5<def> = COPY %R2; GPR:%vreg5
32B		%vreg3<def> = COPY %R0; GPR:%vreg3
48B		%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
64B		t2CMPri %vreg6, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
80B		t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

112B	BB#1: derived from LLVM BB %5
	    Predecessors according to CFG: BB#0
128B		%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
144B		t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
160B		t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
176B		t2B <BB#2>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

192B	BB#2: derived from LLVM BB %9
	    Predecessors according to CFG: BB#1
208B		%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
224B		%vreg8<def> = t2LSLrr %vreg7, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
240B		%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
256B		t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
272B		t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
288B		t2B <BB#3>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

304B	BB#3: derived from LLVM BB %16
	    Predecessors according to CFG: BB#2
320B		%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
336B		t2STRi12 %vreg9, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
352B		%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
368B		%vreg11<def> = t2SUBri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
384B		t2STRi12 %vreg11, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
	    Successors according to CFG: BB#4(?%)

400B	BB#4: derived from LLVM BB %22
	    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
416B		tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Greedy Register Allocator:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0 in %vreg3, %R2 in %vreg5

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R2
16B		%vreg5<def> = COPY %R2; GPR:%vreg5
32B		%vreg3<def> = COPY %R0; GPR:%vreg3
48B		%vreg6<def> = t2LDRHi12 %vreg3, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4) GPRnopc:%vreg6 GPR:%vreg3
64B		t2CMPri %vreg6, 61, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg6
80B		t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

112B	BB#1: derived from LLVM BB %5
	    Predecessors according to CFG: BB#0
128B		%vreg0<def> = t2LDRi12 %vreg3, 4, pred:14, pred:%noreg; mem:LD4[%6] rGPR:%vreg0 GPR:%vreg3
144B		t2CMPri %vreg0, 52, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg0
160B		t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
176B		t2B <BB#2>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

192B	BB#2: derived from LLVM BB %9
	    Predecessors according to CFG: BB#1
208B		%vreg7<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg7
224B		%vreg8<def> = t2LSLrr %vreg7, %vreg0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg8,%vreg7,%vreg0
240B		%vreg1<def> = t2LDRi12 %vreg5, 4, pred:14, pred:%noreg; mem:LD4[%11] rGPR:%vreg1 GPR:%vreg5
256B		t2TSTrr %vreg1, %vreg8, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg1,%vreg8
272B		t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
288B		t2B <BB#3>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

304B	BB#3: derived from LLVM BB %16
	    Predecessors according to CFG: BB#2
320B		%vreg9<def> = t2BICrr %vreg1, %vreg8, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg9,%vreg1,%vreg8
336B		t2STRi12 %vreg9, %vreg5, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2] rGPR:%vreg9 GPR:%vreg5
352B		%vreg10<def> = t2LDRi12 %vreg5, 0, pred:14, pred:%noreg; mem:LD4[%19] GPRnopc:%vreg10 GPR:%vreg5
368B		%vreg11<def> = t2SUBri %vreg10, 1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg10
384B		t2STRi12 %vreg11, %vreg5, 0, pred:14, pred:%noreg; mem:ST4[%19] GPRnopc:%vreg11 GPR:%vreg5
	    Successors according to CFG: BB#4(?%)

400B	BB#4: derived from LLVM BB %22
	    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
416B		tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Virtual Register Rewriter:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R2
48B		%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
64B		t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
80B		t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
96B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

112B	BB#1: derived from LLVM BB %5
	    Live Ins: %R0 %R2
	    Predecessors according to CFG: BB#0
128B		%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
144B		t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
160B		t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
176B		t2B <BB#2>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

192B	BB#2: derived from LLVM BB %9
	    Live Ins: %R0 %R2
	    Predecessors according to CFG: BB#1
208B		%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
224B		%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
240B		%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
256B		t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
272B		t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
288B		t2B <BB#3>, pred:14, pred:%noreg
	    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

304B	BB#3: derived from LLVM BB %16
	    Live Ins: %R0 %R1 %R2
	    Predecessors according to CFG: BB#2
320B		%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
336B		t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
352B		%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
368B		%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
384B		t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
	    Successors according to CFG: BB#4(?%)

400B	BB#4: derived from LLVM BB %22
	    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
416B		tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Stack Slot Coloring:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Loop Invariant Code Motion:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Shrink Wrapping analysis:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Prologue/Epilogue Insertion & Frame Finalization:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Machine Copy Propagation Pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Post-RA pseudo instruction expansion pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM load / store optimization pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Execution dependency fix:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM pseudo instruction expansion pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Thumb2 instruction size reduction pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Thumb IT blocks insertion pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Analyze Machine Code For Garbage Collection:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = t2LDRHi12 %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	t2CMPri %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = t2LDRi12 %R0<kill>, 4, pred:14, pred:%noreg; mem:LD4[%6]
	t2CMPri %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def> = t2MOVi 1, pred:14, pred:%noreg, opt:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2LDRi12 %R2, 4, pred:14, pred:%noreg; mem:LD4[%11]
	t2TSTrr %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2, 4, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = t2LDRi12 %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def> = t2SUBri %R0<kill>, 1, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Thumb2 instruction size reduction pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Unpack machine instruction bundles:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After optimise barriers pass:
# Machine code for function parms_set: Post SSA
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After ARM constant island placement and branch shortening pass:
# Machine code for function parms_set: Post SSA, not tracking liveness
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Contiguously Lay Out Funclets:
# Machine code for function parms_set: Post SSA, not tracking liveness
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After StackMap Liveness Analysis:
# Machine code for function parms_set: Post SSA, not tracking liveness
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

# After Live DEBUG_VALUE analysis:
# Machine code for function parms_set: Post SSA, not tracking liveness
Function Live Ins: %R0, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R2
	%R1<def> = tLDRHi %R0, 0, pred:14, pred:%noreg; mem:LD2[%1](align=4)
	tCMPi8 %R1<kill>, 61, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:1, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#1(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#1: derived from LLVM BB %5
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#0
	%R0<def> = tLDRi %R0<kill>, 1, pred:14, pred:%noreg; mem:LD4[%6]
	tCMPi8 %R0, 52, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:8, pred:%CPSR<kill>
	t2B <BB#2>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x40000000 / 0x80000000 = 50.00%) BB#4(0x40000000 / 0x80000000 = 50.00%)

BB#2: derived from LLVM BB %9
    Live Ins: %R0 %R2
    Predecessors according to CFG: BB#1
	%R1<def>, %CPSR<def,dead> = tMOVi8 1, pred:14, pred:%noreg
	%R0<def> = t2LSLrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = tLDRi %R2, 1, pred:14, pred:%noreg; mem:LD4[%11]
	tTST %R1, %R0, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#4>, pred:0, pred:%CPSR<kill>
	t2B <BB#3>, pred:14, pred:%noreg
    Successors according to CFG: BB#4(0x30000000 / 0x80000000 = 37.50%) BB#3(0x50000000 / 0x80000000 = 62.50%)

BB#3: derived from LLVM BB %16
    Live Ins: %R0 %R1 %R2
    Predecessors according to CFG: BB#2
	%R0<def> = t2BICrr %R1<kill>, %R0<kill>, pred:14, pred:%noreg, opt:%noreg
	tSTRi %R0<kill>, %R2, 1, pred:14, pred:%noreg; mem:ST4[%sunkaddr2]
	%R0<def> = tLDRi %R2, 0, pred:14, pred:%noreg; mem:LD4[%19]
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 1, pred:14, pred:%noreg
	tSTRi %R0<kill>, %R2<kill>, 0, pred:14, pred:%noreg; mem:ST4[%19]
    Successors according to CFG: BB#4(?%)

BB#4: derived from LLVM BB %22
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3
	tBX_RET pred:14, pred:%noreg

# End machine code for function parms_set.

