verilog blk_mem_gen_v8_4_9 --include "D:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "D:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_11.gen/sources_1/ip/ram0/sim/ram0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
