

================================================================
== Vitis HLS Report for 'aes_table'
================================================================
* Date:           Sat May 17 12:36:17 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        aes_table
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.629 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_table_Pipeline_1_fu_292  |aes_table_Pipeline_1  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_2_fu_299  |aes_table_Pipeline_2  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_3_fu_306  |aes_table_Pipeline_3  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_4_fu_313  |aes_table_Pipeline_4  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      128|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       20|      560|    -|
|Memory               |        0|     -|       16|       66|    -|
|Multiplexer          |        -|     -|        -|      325|    -|
|Register             |        -|     -|      239|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      275|     1079|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |grp_aes_table_Pipeline_1_fu_292  |aes_table_Pipeline_1  |        0|   0|  5|  138|    0|
    |grp_aes_table_Pipeline_2_fu_299  |aes_table_Pipeline_2  |        0|   0|  5|  142|    0|
    |grp_aes_table_Pipeline_3_fu_306  |aes_table_Pipeline_3  |        0|   0|  5|  138|    0|
    |grp_aes_table_Pipeline_4_fu_313  |aes_table_Pipeline_4  |        0|   0|  5|  142|    0|
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                            |                      |        0|   0| 20|  560|    0|
    +---------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |S_U    |S_ROM_AUTO_1R  |        0|  16|  66|    0|   256|    8|     1|         2048|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |               |        0|  16|  66|    0|   256|    8|     1|         2048|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |w_1_fu_471_p2  |       xor|   0|  0|  32|          32|          32|
    |w_2_fu_508_p2  |       xor|   0|  0|  32|          32|          32|
    |w_3_fu_543_p2  |       xor|   0|  0|  32|          32|          32|
    |w_fu_436_p2    |       xor|   0|  0|  32|          32|          32|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0| 128|         128|         128|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |S_address0      |  26|          5|    8|         40|
    |S_address1      |  26|          5|    8|         40|
    |S_address2      |  26|          5|    8|         40|
    |S_address3      |  26|          5|    8|         40|
    |ap_NS_fsm       |  65|         12|    1|         12|
    |out_r_address0  |  26|          5|    4|         20|
    |out_r_ce0       |  26|          5|    1|          5|
    |out_r_d0        |  26|          5|    8|         40|
    |out_r_we0       |  26|          5|    1|          5|
    |rk_address0     |  26|          5|    6|         30|
    |rk_address1     |  26|          5|    6|         30|
    +----------------+----+-----------+-----+-----------+
    |Total           | 325|         62|   59|        302|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  11|   0|   11|          0|
    |grp_aes_table_Pipeline_1_fu_292_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_2_fu_299_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_3_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_4_fu_313_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln1_reg_580                              |   8|   0|    8|          0|
    |lshr_ln3_reg_640                              |   8|   0|    8|          0|
    |reg_380                                       |   8|   0|    8|          0|
    |reg_384                                       |   8|   0|    8|          0|
    |trunc_ln115_reg_560                           |   8|   0|    8|          0|
    |trunc_ln120_reg_565                           |   8|   0|    8|          0|
    |trunc_ln125_reg_600                           |   8|   0|    8|          0|
    |trunc_ln3_reg_630                             |   8|   0|    8|          0|
    |trunc_ln4_reg_635                             |   8|   0|    8|          0|
    |trunc_ln6_reg_585                             |   8|   0|    8|          0|
    |trunc_ln7_reg_590                             |   8|   0|    8|          0|
    |trunc_ln8_reg_595                             |   8|   0|    8|          0|
    |w_1_reg_675                                   |  32|   0|   32|          0|
    |w_2_reg_705                                   |  32|   0|   32|          0|
    |w_3_reg_735                                   |  32|   0|   32|          0|
    |w_reg_645                                     |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 239|   0|  239|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|in_r_address0   |  out|    4|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_we0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_d0         |  out|    8|   ap_memory|          in_r|         array|
|in_r_q0         |   in|    8|   ap_memory|          in_r|         array|
|in_r_address1   |  out|    4|   ap_memory|          in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|          in_r|         array|
|in_r_we1        |  out|    1|   ap_memory|          in_r|         array|
|in_r_d1         |  out|    8|   ap_memory|          in_r|         array|
|in_r_q1         |   in|    8|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    4|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|    8|   ap_memory|         out_r|         array|
|rk_address0     |  out|    6|   ap_memory|            rk|         array|
|rk_ce0          |  out|    1|   ap_memory|            rk|         array|
|rk_q0           |   in|   32|   ap_memory|            rk|         array|
|rk_address1     |  out|    6|   ap_memory|            rk|         array|
|rk_ce1          |  out|    1|   ap_memory|            rk|         array|
|rk_q1           |   in|   32|   ap_memory|            rk|         array|
+----------------+-----+-----+------------+--------------+--------------+

