module random_bit	
 ( 
	input	logic  clk,
	output logic dout	
  ) ;

 
	
always_ff @(posedge clk or negedge resetN) begin
		dout = !dout
	
	end
 
endmodule
