

================================================================
== Vivado HLS Report for 'prepend_ibh_header'
================================================================
* Date:           Mon Mar  1 13:04:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.800|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     937|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|    1211|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1211|    1063|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln87_fu_240_p2                |     +    |      0|  0|   23|          16|           1|
    |ap_condition_128                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_182                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_206                  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op31_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op38_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op53_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op57_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_84_p5            |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op53          |    and   |      0|  0|    2|           1|           1|
    |p_Result_21_fu_222_p2             |    and   |      0|  0|   96|          96|          96|
    |tmp_nbreadreq_fu_106_p3           |    and   |      0|  0|   96|           1|           0|
    |icmp_ln647_fu_176_p2              |   icmp   |      0|  0|   20|          25|           7|
    |icmp_ln84_fu_170_p2               |   icmp   |      0|  0|   20|          25|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |currWord_data_V_1_fu_254_p3       |  select  |      0|  0|  505|           1|         512|
    |select_ln1825_fu_274_p3           |  select  |      0|  0|    2|           1|           2|
    |select_ln647_1_fu_206_p3          |  select  |      0|  0|   91|           1|          96|
    |select_ln647_2_fu_214_p3          |  select  |      0|  0|   36|           1|          34|
    |select_ln647_fu_194_p3            |  select  |      0|  0|    2|           1|           1|
    |select_ln84_fu_246_p3             |  select  |      0|  0|   16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln1825_fu_268_p2              |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  937|         184|         789|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |header_idx                  |   9|          2|   16|         32|
    |state_2                     |  15|          3|    2|          6|
    |tx_ib2udpFifo_V_data_blk_n  |   9|          2|    1|          2|
    |tx_ib2udpFifo_V_data_din    |  15|          3|  512|       1536|
    |tx_ib2udpFifo_V_keep_blk_n  |   9|          2|    1|          2|
    |tx_ib2udpFifo_V_last_blk_n  |   9|          2|    1|          2|
    |tx_ib2udpFifo_V_last_din    |  15|          3|    1|          3|
    |tx_ibhHeaderFifo_V_blk_n    |   9|          2|    1|          2|
    |tx_shift2ibhFifo_V_d_blk_n  |   9|          2|    1|          2|
    |tx_shift2ibhFifo_V_k_blk_n  |   9|          2|    1|          2|
    |tx_shift2ibhFifo_V_l_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 126|         27|  539|       1593|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |currWord_data_V_1_reg_345  |  512|   0|  512|          0|
    |header_header_V_4          |   96|   0|   96|          0|
    |header_idx                 |   16|   0|   16|          0|
    |reg_145                    |   64|   0|   64|          0|
    |state_2                    |    2|   0|    2|          0|
    |state_2_load_reg_332       |    2|   0|    2|          0|
    |tmp_41_reg_350             |    1|   0|    1|          0|
    |tmp_42_reg_336             |    1|   0|    1|          0|
    |tmp_data_V_reg_354         |  512|   0|  512|          0|
    |tmp_last_V_23_reg_340      |    1|   0|    1|          0|
    |tmp_last_V_reg_359         |    1|   0|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1211|   0| 1211|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  prepend_ibh_header  | return value |
|tx_shift2ibhFifo_V_d_dout     |  in |  512|   ap_fifo  | tx_shift2ibhFifo_V_d |    pointer   |
|tx_shift2ibhFifo_V_d_empty_n  |  in |    1|   ap_fifo  | tx_shift2ibhFifo_V_d |    pointer   |
|tx_shift2ibhFifo_V_d_read     | out |    1|   ap_fifo  | tx_shift2ibhFifo_V_d |    pointer   |
|tx_shift2ibhFifo_V_k_dout     |  in |   64|   ap_fifo  | tx_shift2ibhFifo_V_k |    pointer   |
|tx_shift2ibhFifo_V_k_empty_n  |  in |    1|   ap_fifo  | tx_shift2ibhFifo_V_k |    pointer   |
|tx_shift2ibhFifo_V_k_read     | out |    1|   ap_fifo  | tx_shift2ibhFifo_V_k |    pointer   |
|tx_shift2ibhFifo_V_l_dout     |  in |    1|   ap_fifo  | tx_shift2ibhFifo_V_l |    pointer   |
|tx_shift2ibhFifo_V_l_empty_n  |  in |    1|   ap_fifo  | tx_shift2ibhFifo_V_l |    pointer   |
|tx_shift2ibhFifo_V_l_read     | out |    1|   ap_fifo  | tx_shift2ibhFifo_V_l |    pointer   |
|tx_ibhHeaderFifo_V_dout       |  in |  113|   ap_fifo  |  tx_ibhHeaderFifo_V  |    pointer   |
|tx_ibhHeaderFifo_V_empty_n    |  in |    1|   ap_fifo  |  tx_ibhHeaderFifo_V  |    pointer   |
|tx_ibhHeaderFifo_V_read       | out |    1|   ap_fifo  |  tx_ibhHeaderFifo_V  |    pointer   |
|tx_ib2udpFifo_V_data_din      | out |  512|   ap_fifo  | tx_ib2udpFifo_V_data |    pointer   |
|tx_ib2udpFifo_V_data_full_n   |  in |    1|   ap_fifo  | tx_ib2udpFifo_V_data |    pointer   |
|tx_ib2udpFifo_V_data_write    | out |    1|   ap_fifo  | tx_ib2udpFifo_V_data |    pointer   |
|tx_ib2udpFifo_V_keep_din      | out |   64|   ap_fifo  | tx_ib2udpFifo_V_keep |    pointer   |
|tx_ib2udpFifo_V_keep_full_n   |  in |    1|   ap_fifo  | tx_ib2udpFifo_V_keep |    pointer   |
|tx_ib2udpFifo_V_keep_write    | out |    1|   ap_fifo  | tx_ib2udpFifo_V_keep |    pointer   |
|tx_ib2udpFifo_V_last_din      | out |    1|   ap_fifo  | tx_ib2udpFifo_V_last |    pointer   |
|tx_ib2udpFifo_V_last_full_n   |  in |    1|   ap_fifo  | tx_ib2udpFifo_V_last |    pointer   |
|tx_ib2udpFifo_V_last_write    | out |    1|   ap_fifo  | tx_ib2udpFifo_V_last |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

