// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_gradient_xy_calc (
        ap_clk,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        frame_V_V_dout,
        frame_V_V_empty_n,
        frame_V_V_read,
        frame_1_V_V_dout,
        frame_1_V_V_empty_n,
        frame_1_V_V_read,
        frame_2_V_V_dout,
        frame_2_V_V_empty_n,
        frame_2_V_V_read,
        frame_3_V_V_dout,
        frame_3_V_V_empty_n,
        frame_3_V_V_read,
        gradient_x_V_V_din,
        gradient_x_V_V_full_n,
        gradient_x_V_V_write,
        gradient_x_1_V_V_din,
        gradient_x_1_V_V_full_n,
        gradient_x_1_V_V_write,
        gradient_x_2_V_V_din,
        gradient_x_2_V_V_full_n,
        gradient_x_2_V_V_write,
        gradient_x_3_V_V_din,
        gradient_x_3_V_V_full_n,
        gradient_x_3_V_V_write,
        gradient_y_V_V_din,
        gradient_y_V_V_full_n,
        gradient_y_V_V_write,
        gradient_y_1_V_V_din,
        gradient_y_1_V_V_full_n,
        gradient_y_1_V_V_write,
        gradient_y_2_V_V_din,
        gradient_y_2_V_V_full_n,
        gradient_y_2_V_V_write,
        gradient_y_3_V_V_din,
        gradient_y_3_V_V_full_n,
        gradient_y_3_V_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state11 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [16:0] frame_V_V_dout;
input   frame_V_V_empty_n;
output   frame_V_V_read;
input  [16:0] frame_1_V_V_dout;
input   frame_1_V_V_empty_n;
output   frame_1_V_V_read;
input  [16:0] frame_2_V_V_dout;
input   frame_2_V_V_empty_n;
output   frame_2_V_V_read;
input  [16:0] frame_3_V_V_dout;
input   frame_3_V_V_empty_n;
output   frame_3_V_V_read;
output  [31:0] gradient_x_V_V_din;
input   gradient_x_V_V_full_n;
output   gradient_x_V_V_write;
output  [31:0] gradient_x_1_V_V_din;
input   gradient_x_1_V_V_full_n;
output   gradient_x_1_V_V_write;
output  [31:0] gradient_x_2_V_V_din;
input   gradient_x_2_V_V_full_n;
output   gradient_x_2_V_V_write;
output  [31:0] gradient_x_3_V_V_din;
input   gradient_x_3_V_V_full_n;
output   gradient_x_3_V_V_write;
output  [31:0] gradient_y_V_V_din;
input   gradient_y_V_V_full_n;
output   gradient_y_V_V_write;
output  [31:0] gradient_y_1_V_V_din;
input   gradient_y_1_V_V_full_n;
output   gradient_y_1_V_V_write;
output  [31:0] gradient_y_2_V_V_din;
input   gradient_y_2_V_V_full_n;
output   gradient_y_2_V_V_write;
output  [31:0] gradient_y_3_V_V_din;
input   gradient_y_3_V_V_full_n;
output   gradient_y_3_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg frame_V_V_read;
reg frame_1_V_V_read;
reg frame_2_V_V_read;
reg frame_3_V_V_read;
reg[31:0] gradient_x_V_V_din;
reg gradient_x_V_V_write;
reg[31:0] gradient_x_1_V_V_din;
reg gradient_x_1_V_V_write;
reg[31:0] gradient_x_2_V_V_din;
reg gradient_x_2_V_V_write;
reg[31:0] gradient_x_3_V_V_din;
reg gradient_x_3_V_V_write;
reg[31:0] gradient_y_V_V_din;
reg gradient_y_V_V_write;
reg[31:0] gradient_y_1_V_V_din;
reg gradient_y_1_V_V_write;
reg[31:0] gradient_y_2_V_V_din;
reg gradient_y_2_V_V_write;
reg[31:0] gradient_y_3_V_V_din;
reg gradient_y_3_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    buf_V_0_ce0;
reg    buf_V_0_we0;
reg   [127:0] buf_V_0_d0;
wire   [7:0] buf_V_0_address1;
reg    buf_V_0_ce1;
wire   [127:0] buf_V_0_q1;
reg    buf_V_1_ce0;
reg    buf_V_1_we0;
reg   [127:0] buf_V_1_d0;
wire   [7:0] buf_V_1_address1;
reg    buf_V_1_ce1;
wire   [127:0] buf_V_1_q1;
reg    buf_V_2_ce0;
reg    buf_V_2_we0;
reg   [127:0] buf_V_2_d0;
wire   [7:0] buf_V_2_address1;
reg    buf_V_2_ce1;
wire   [127:0] buf_V_2_q1;
reg    buf_V_3_ce0;
reg    buf_V_3_we0;
reg   [127:0] buf_V_3_d0;
wire   [7:0] buf_V_3_address1;
reg    buf_V_3_ce1;
wire   [127:0] buf_V_3_q1;
reg    frame_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln70_reg_3130;
reg   [0:0] and_ln86_reg_3153;
reg    frame_1_V_V_blk_n;
reg   [0:0] and_ln86_1_reg_3180;
reg    frame_2_V_V_blk_n;
reg   [0:0] icmp_ln80_reg_3197;
reg   [0:0] and_ln86_2_reg_3211;
reg    frame_3_V_V_blk_n;
reg   [0:0] icmp_ln80_1_reg_3224;
reg   [0:0] and_ln86_3_reg_3238;
reg    gradient_x_V_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter7_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter7_reg;
reg   [0:0] and_ln125_4_reg_3220;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter7_reg;
reg   [0:0] select_ln70_2_reg_3134;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter7_reg;
reg    gradient_x_1_V_V_blk_n;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter7_reg;
reg   [0:0] and_ln125_6_reg_3247;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter7_reg;
reg    gradient_x_2_V_V_blk_n;
reg   [0:0] and_ln125_1_reg_3162;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter7_reg;
reg   [0:0] and_ln135_reg_3166;
reg   [0:0] and_ln135_reg_3166_pp0_iter7_reg;
reg    gradient_x_3_V_V_blk_n;
reg   [0:0] and_ln125_3_reg_3189;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter7_reg;
reg   [0:0] and_ln135_1_reg_3193;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter7_reg;
reg    gradient_y_V_V_blk_n;
reg    gradient_y_1_V_V_blk_n;
reg    gradient_y_2_V_V_blk_n;
reg    gradient_y_3_V_V_blk_n;
reg   [17:0] indvar_flatten_reg_374;
reg   [9:0] r_reg_385;
reg   [10:0] c_reg_396;
reg   [16:0] window_val_V_2_3_4_reg_407;
reg   [16:0] window_val_V_2_2_2_reg_419;
reg   [16:0] window_val_V_3_3_2_reg_513;
reg   [16:0] window_val_V_2_1_3_reg_554;
reg   [16:0] window_val_V_2_1_2_reg_569;
reg   [16:0] window_val_V_1_3_2_reg_601;
reg   [16:0] window_val_V_0_3_2_reg_629;
reg   [16:0] window_val_V_2_4_7_reg_688;
reg   [16:0] window_val_V_2_3_3_reg_704;
wire   [17:0] add_ln70_fu_886_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op129_read_state3;
reg    ap_predicate_op133_read_state3;
reg    ap_predicate_op137_read_state3;
reg    ap_predicate_op141_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_predicate_op277_write_state5;
reg    ap_predicate_op278_write_state5;
reg    ap_predicate_op285_write_state5;
reg    ap_predicate_op286_write_state5;
reg    ap_predicate_op293_write_state5;
reg    ap_predicate_op294_write_state5;
reg    ap_predicate_op296_write_state5;
reg    ap_predicate_op298_write_state5;
reg    ap_predicate_op299_write_state5;
reg    ap_predicate_op300_write_state5;
reg    ap_predicate_op302_write_state5;
reg    ap_predicate_op304_write_state5;
reg    ap_block_state5_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln70_fu_944_p2;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter1_reg;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter2_reg;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter3_reg;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter4_reg;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter5_reg;
reg   [0:0] icmp_ln70_reg_3130_pp0_iter6_reg;
wire   [0:0] select_ln70_2_fu_1008_p3;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter1_reg;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter2_reg;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter3_reg;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter4_reg;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter5_reg;
reg   [0:0] select_ln70_2_reg_3134_pp0_iter6_reg;
wire   [9:0] select_ln70_4_fu_1046_p3;
reg   [7:0] buf_V_0_addr_reg_3143;
reg   [7:0] buf_V_0_addr_reg_3143_pp0_iter1_reg;
wire   [0:0] tmp_164_fu_1072_p3;
reg   [0:0] tmp_164_reg_3149;
reg   [0:0] tmp_164_reg_3149_pp0_iter1_reg;
wire   [0:0] and_ln86_fu_1086_p2;
reg   [0:0] and_ln86_reg_3153_pp0_iter1_reg;
wire   [0:0] and_ln125_1_fu_1114_p2;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter1_reg;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter2_reg;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter3_reg;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter4_reg;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter5_reg;
reg   [0:0] and_ln125_1_reg_3162_pp0_iter6_reg;
wire   [0:0] and_ln135_fu_1136_p2;
reg   [0:0] and_ln135_reg_3166_pp0_iter1_reg;
reg   [0:0] and_ln135_reg_3166_pp0_iter2_reg;
reg   [0:0] and_ln135_reg_3166_pp0_iter3_reg;
reg   [0:0] and_ln135_reg_3166_pp0_iter4_reg;
reg   [0:0] and_ln135_reg_3166_pp0_iter5_reg;
reg   [0:0] and_ln135_reg_3166_pp0_iter6_reg;
reg   [7:0] buf_V_1_addr_reg_3170;
reg   [7:0] buf_V_1_addr_reg_3170_pp0_iter1_reg;
wire   [0:0] tmp_173_fu_1148_p3;
reg   [0:0] tmp_173_reg_3176;
reg   [0:0] tmp_173_reg_3176_pp0_iter1_reg;
wire   [0:0] and_ln86_1_fu_1162_p2;
reg   [0:0] and_ln86_1_reg_3180_pp0_iter1_reg;
wire   [0:0] and_ln125_3_fu_1190_p2;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter1_reg;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter2_reg;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter3_reg;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter4_reg;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter5_reg;
reg   [0:0] and_ln125_3_reg_3189_pp0_iter6_reg;
wire   [0:0] and_ln135_1_fu_1202_p2;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter1_reg;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter2_reg;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter3_reg;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter4_reg;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter5_reg;
reg   [0:0] and_ln135_1_reg_3193_pp0_iter6_reg;
wire   [0:0] icmp_ln80_fu_1214_p2;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter1_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter2_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter3_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter4_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter5_reg;
reg   [0:0] icmp_ln80_reg_3197_pp0_iter6_reg;
reg   [7:0] buf_V_2_addr_reg_3201;
reg   [7:0] buf_V_2_addr_reg_3201_pp0_iter1_reg;
wire   [0:0] tmp_181_fu_1220_p3;
reg   [0:0] tmp_181_reg_3207;
reg   [0:0] tmp_181_reg_3207_pp0_iter1_reg;
wire   [0:0] and_ln86_2_fu_1234_p2;
reg   [0:0] and_ln86_2_reg_3211_pp0_iter1_reg;
wire   [0:0] and_ln125_4_fu_1240_p2;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter1_reg;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter2_reg;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter3_reg;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter4_reg;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter5_reg;
reg   [0:0] and_ln125_4_reg_3220_pp0_iter6_reg;
wire   [0:0] icmp_ln80_1_fu_1252_p2;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter1_reg;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter2_reg;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter3_reg;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter4_reg;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter5_reg;
reg   [0:0] icmp_ln80_1_reg_3224_pp0_iter6_reg;
reg   [7:0] buf_V_3_addr_reg_3228;
reg   [7:0] buf_V_3_addr_reg_3228_pp0_iter1_reg;
wire   [0:0] tmp_188_fu_1258_p3;
reg   [0:0] tmp_188_reg_3234;
reg   [0:0] tmp_188_reg_3234_pp0_iter1_reg;
wire   [0:0] and_ln86_3_fu_1272_p2;
reg   [0:0] and_ln86_3_reg_3238_pp0_iter1_reg;
wire   [0:0] and_ln125_6_fu_1290_p2;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter1_reg;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter2_reg;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter3_reg;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter4_reg;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter5_reg;
reg   [0:0] and_ln125_6_reg_3247_pp0_iter6_reg;
wire   [10:0] add_ln72_fu_1296_p2;
reg   [127:0] buf_V_0_load_reg_3256;
reg   [16:0] tmp_V_reg_3265;
reg   [127:0] buf_V_1_load_reg_3271;
reg   [16:0] tmp_V_16_reg_3280;
reg   [127:0] buf_V_2_load_reg_3286;
reg   [16:0] tmp_V_17_reg_3295;
reg   [127:0] buf_V_3_load_reg_3301;
reg   [16:0] tmp_V_18_reg_3310;
wire   [16:0] window_val_V_1_3_5_fu_1388_p3;
reg   [16:0] window_val_V_1_3_5_reg_3316;
wire   [16:0] window_val_V_0_3_5_fu_1396_p3;
reg   [16:0] window_val_V_0_3_5_reg_3321;
wire   [17:0] sub_ln703_2_fu_1411_p2;
reg   [17:0] sub_ln703_2_reg_3326;
wire   [17:0] sub_ln703_3_fu_1421_p2;
reg   [17:0] sub_ln703_3_reg_3331;
wire   [31:0] add_ln703_7_fu_1578_p2;
reg   [31:0] add_ln703_7_reg_3336;
wire   [17:0] sub_ln703_7_fu_1588_p2;
reg   [17:0] sub_ln703_7_reg_3341;
wire   [31:0] add_ln703_13_fu_1749_p2;
reg   [31:0] add_ln703_13_reg_3346;
wire   [31:0] add_ln703_16_fu_1777_p2;
reg   [31:0] add_ln703_16_reg_3351;
wire   [16:0] select_ln86_14_fu_1852_p3;
wire   [16:0] select_ln86_16_fu_1869_p3;
wire   [16:0] select_ln86_17_fu_1876_p3;
wire   [31:0] add_ln703_19_fu_1917_p2;
reg   [31:0] add_ln703_19_reg_3377;
wire   [17:0] sub_ln703_15_fu_1927_p2;
reg   [17:0] sub_ln703_15_reg_3382;
wire  signed [31:0] add_ln703_2_fu_2129_p2;
reg  signed [31:0] add_ln703_2_reg_3387;
wire  signed [31:0] add_ln703_5_fu_2158_p2;
reg  signed [31:0] add_ln703_5_reg_3392;
reg   [0:0] tmp_166_reg_3397;
reg   [0:0] tmp_166_reg_3397_pp0_iter4_reg;
reg   [0:0] tmp_166_reg_3397_pp0_iter5_reg;
reg   [0:0] tmp_166_reg_3397_pp0_iter6_reg;
reg   [0:0] tmp_166_reg_3397_pp0_iter7_reg;
reg   [0:0] tmp_169_reg_3403;
reg   [0:0] tmp_169_reg_3403_pp0_iter4_reg;
reg   [0:0] tmp_169_reg_3403_pp0_iter5_reg;
reg   [0:0] tmp_169_reg_3403_pp0_iter6_reg;
reg   [0:0] tmp_169_reg_3403_pp0_iter7_reg;
wire  signed [31:0] add_ln703_8_fu_2286_p2;
reg  signed [31:0] add_ln703_8_reg_3409;
wire  signed [31:0] add_ln703_11_fu_2314_p2;
reg  signed [31:0] add_ln703_11_reg_3414;
reg   [0:0] tmp_175_reg_3419;
reg   [0:0] tmp_175_reg_3419_pp0_iter4_reg;
reg   [0:0] tmp_175_reg_3419_pp0_iter5_reg;
reg   [0:0] tmp_175_reg_3419_pp0_iter6_reg;
reg   [0:0] tmp_175_reg_3419_pp0_iter7_reg;
reg   [0:0] tmp_178_reg_3425;
reg   [0:0] tmp_178_reg_3425_pp0_iter4_reg;
reg   [0:0] tmp_178_reg_3425_pp0_iter5_reg;
reg   [0:0] tmp_178_reg_3425_pp0_iter6_reg;
reg   [0:0] tmp_178_reg_3425_pp0_iter7_reg;
wire  signed [31:0] add_ln703_14_fu_2416_p2;
reg  signed [31:0] add_ln703_14_reg_3431;
wire  signed [31:0] add_ln703_17_fu_2427_p2;
reg  signed [31:0] add_ln703_17_reg_3436;
reg   [0:0] tmp_182_reg_3441;
reg   [0:0] tmp_182_reg_3441_pp0_iter4_reg;
reg   [0:0] tmp_182_reg_3441_pp0_iter5_reg;
reg   [0:0] tmp_182_reg_3441_pp0_iter6_reg;
reg   [0:0] tmp_182_reg_3441_pp0_iter7_reg;
reg   [0:0] tmp_185_reg_3447;
reg   [0:0] tmp_185_reg_3447_pp0_iter4_reg;
reg   [0:0] tmp_185_reg_3447_pp0_iter5_reg;
reg   [0:0] tmp_185_reg_3447_pp0_iter6_reg;
reg   [0:0] tmp_185_reg_3447_pp0_iter7_reg;
wire  signed [31:0] add_ln703_20_fu_2542_p2;
reg  signed [31:0] add_ln703_20_reg_3453;
wire  signed [31:0] add_ln703_23_fu_2570_p2;
reg  signed [31:0] add_ln703_23_reg_3458;
reg   [0:0] tmp_189_reg_3463;
reg   [0:0] tmp_189_reg_3463_pp0_iter4_reg;
reg   [0:0] tmp_189_reg_3463_pp0_iter5_reg;
reg   [0:0] tmp_189_reg_3463_pp0_iter6_reg;
reg   [0:0] tmp_189_reg_3463_pp0_iter7_reg;
reg   [0:0] tmp_192_reg_3469;
reg   [0:0] tmp_192_reg_3469_pp0_iter4_reg;
reg   [0:0] tmp_192_reg_3469_pp0_iter5_reg;
reg   [0:0] tmp_192_reg_3469_pp0_iter6_reg;
reg   [0:0] tmp_192_reg_3469_pp0_iter7_reg;
wire   [64:0] grp_fu_2635_p2;
reg   [64:0] mul_ln1148_reg_3515;
reg   [28:0] tmp_168_reg_3520;
wire   [64:0] grp_fu_2644_p2;
reg   [64:0] mul_ln1148_4_reg_3525;
reg   [28:0] tmp_171_reg_3530;
wire   [64:0] grp_fu_2653_p2;
reg   [64:0] mul_ln1148_5_reg_3535;
reg   [28:0] tmp_177_reg_3540;
wire   [64:0] grp_fu_2662_p2;
reg   [64:0] mul_ln1148_6_reg_3545;
reg   [28:0] tmp_180_reg_3550;
wire   [64:0] grp_fu_2671_p2;
reg   [64:0] mul_ln1148_7_reg_3555;
reg   [28:0] tmp_184_reg_3560;
wire   [64:0] grp_fu_2680_p2;
reg   [64:0] mul_ln1148_8_reg_3565;
reg   [28:0] tmp_187_reg_3570;
wire   [64:0] grp_fu_2689_p2;
reg   [64:0] mul_ln1148_9_reg_3575;
reg   [28:0] tmp_191_reg_3580;
wire   [64:0] grp_fu_2698_p2;
reg   [64:0] mul_ln1148_10_reg_3585;
reg   [28:0] tmp_194_reg_3590;
wire  signed [31:0] sext_ln1148_13_fu_2803_p1;
reg  signed [31:0] sext_ln1148_13_reg_3595;
wire   [31:0] sub_ln1148_8_fu_2813_p2;
reg   [31:0] sub_ln1148_8_reg_3600;
wire  signed [31:0] sext_ln1148_16_fu_2838_p1;
reg  signed [31:0] sext_ln1148_16_reg_3605;
wire   [31:0] sub_ln1148_10_fu_2848_p2;
reg   [31:0] sub_ln1148_10_reg_3610;
wire  signed [31:0] sext_ln1148_19_fu_2873_p1;
reg  signed [31:0] sext_ln1148_19_reg_3615;
wire   [31:0] sub_ln1148_12_fu_2883_p2;
reg   [31:0] sub_ln1148_12_reg_3620;
wire  signed [31:0] sext_ln1148_22_fu_2908_p1;
reg  signed [31:0] sext_ln1148_22_reg_3625;
wire   [31:0] sub_ln1148_14_fu_2918_p2;
reg   [31:0] sub_ln1148_14_reg_3630;
wire  signed [31:0] sext_ln1148_25_fu_2943_p1;
reg  signed [31:0] sext_ln1148_25_reg_3635;
wire   [31:0] sub_ln1148_16_fu_2953_p2;
reg   [31:0] sub_ln1148_16_reg_3640;
wire  signed [31:0] sext_ln1148_28_fu_2978_p1;
reg  signed [31:0] sext_ln1148_28_reg_3645;
wire   [31:0] sub_ln1148_18_fu_2988_p2;
reg   [31:0] sub_ln1148_18_reg_3650;
wire  signed [31:0] sext_ln1148_31_fu_3013_p1;
reg  signed [31:0] sext_ln1148_31_reg_3655;
wire   [31:0] sub_ln1148_20_fu_3023_p2;
reg   [31:0] sub_ln1148_20_reg_3660;
wire  signed [31:0] sext_ln1148_34_fu_3048_p1;
reg  signed [31:0] sext_ln1148_34_reg_3665;
wire   [31:0] sub_ln1148_22_fu_3058_p2;
reg   [31:0] sub_ln1148_22_reg_3670;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state4;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_4_4_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_4_4_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_4_reg_431;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_4_4_1_reg_445;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_4_4_1_reg_445;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_4_1_reg_445;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_4_4_2_reg_459;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_4_4_2_reg_459;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_4_2_reg_459;
reg   [16:0] ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8;
wire   [16:0] window_val_V_4_3_6_fu_1486_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_3_3_reg_473;
wire   [16:0] select_ln86_fu_1653_p3;
reg  signed [16:0] ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8;
wire  signed [16:0] window_val_V_4_3_5_fu_1361_p3;
wire  signed [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_3_2_reg_486;
reg   [16:0] ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8;
wire   [16:0] window_val_V_3_3_6_fu_1497_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_3_3_3_reg_499;
wire   [16:0] select_ln86_9_fu_1663_p3;
reg   [16:0] ap_phi_mux_window_val_V_3_3_2_phi_fu_516_p8;
wire   [16:0] window_val_V_3_3_5_fu_1369_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_3_3_2_reg_513;
reg   [16:0] ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8;
wire  signed [16:0] window_val_V_2_3_fu_1508_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_3_1_reg_527;
wire  signed [16:0] select_ln86_10_fu_1673_p3;
reg   [16:0] ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8;
wire  signed [16:0] window_val_V_2_3_5_fu_1377_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_2_1_reg_540;
reg   [16:0] ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_1_3_reg_554;
reg   [16:0] ap_phi_mux_window_val_V_2_1_2_phi_fu_572_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_1_2_reg_569;
reg   [16:0] ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8;
wire   [16:0] window_val_V_1_3_6_fu_1519_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_1_3_3_reg_587;
wire   [16:0] select_ln86_11_fu_1683_p3;
reg   [16:0] ap_phi_mux_window_val_V_1_3_2_phi_fu_604_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_1_3_2_reg_601;
reg   [16:0] ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8;
wire   [16:0] window_val_V_0_3_6_fu_1530_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_0_3_3_reg_615;
wire   [16:0] select_ln86_12_fu_1693_p3;
reg   [16:0] ap_phi_mux_window_val_V_0_3_2_phi_fu_632_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_0_3_2_reg_629;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_4_4_3_reg_643;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_4_4_3_reg_643;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_4_3_reg_643;
reg   [16:0] ap_phi_mux_window_val_V_4_4_7_phi_fu_660_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_4_7_reg_657;
wire   [16:0] select_ln86_13_fu_1842_p3;
reg   [16:0] ap_phi_mux_window_val_V_4_3_3_71_phi_fu_674_p8;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_4_3_3_71_reg_671;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_4_7_reg_688;
wire  signed [16:0] select_ln86_15_fu_1859_p3;
wire   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_3_3_reg_704;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_3_4_7_reg_723;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_3_4_7_reg_723;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_3_4_7_reg_723;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_3_4_7_reg_723;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_3_3_3_72_reg_737;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_3_3_3_72_reg_737;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_3_3_3_72_reg_737;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_3_3_3_72_reg_737;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_2_2_3_reg_754;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_2_2_3_reg_754;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_2_3_reg_754;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_2_2_3_reg_754;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_2_1_3_73_reg_771;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_2_1_3_73_reg_771;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_2_1_3_73_reg_771;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_2_1_3_73_reg_771;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_1_4_7_reg_788;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_1_4_7_reg_788;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_1_4_7_reg_788;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_1_4_7_reg_788;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_1_3_3_74_reg_802;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_1_3_3_74_reg_802;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_1_3_3_74_reg_802;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_1_3_3_74_reg_802;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_0_4_7_reg_819;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_0_4_7_reg_819;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_0_4_7_reg_819;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_0_4_7_reg_819;
wire   [16:0] ap_phi_reg_pp0_iter0_window_val_V_0_3_3_75_reg_833;
reg   [16:0] ap_phi_reg_pp0_iter1_window_val_V_0_3_3_75_reg_833;
reg   [16:0] ap_phi_reg_pp0_iter2_window_val_V_0_3_3_75_reg_833;
reg   [16:0] ap_phi_reg_pp0_iter3_window_val_V_0_3_3_75_reg_833;
wire   [63:0] zext_ln84_fu_1064_p1;
reg   [16:0] window_val_V_0_3_4_fu_178;
reg   [16:0] window_val_V_0_3_fu_182;
reg   [16:0] window_val_V_1_3_4_fu_186;
reg   [16:0] window_val_V_1_3_fu_190;
reg   [16:0] window_val_V_2_1_1_fu_194;
reg   [16:0] window_val_V_2_1_fu_198;
reg   [16:0] window_val_V_3_3_4_fu_202;
reg   [16:0] window_val_V_3_3_fu_206;
reg   [16:0] window_val_V_4_3_4_fu_210;
reg   [16:0] window_val_V_4_3_fu_214;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln1148_8_fu_1943_p3;
wire   [31:0] select_ln1148_10_fu_1949_p3;
wire   [31:0] select_ln1148_12_fu_1955_p3;
wire   [31:0] select_ln1148_14_fu_1961_p3;
wire   [31:0] select_ln1148_16_fu_1967_p3;
wire   [31:0] select_ln1148_18_fu_1973_p3;
wire   [31:0] select_ln1148_20_fu_1979_p3;
wire   [31:0] select_ln1148_22_fu_1985_p3;
wire   [127:0] tmp_29_fu_1302_p3;
wire  signed [127:0] sext_ln95_fu_1320_p1;
wire   [127:0] tmp_32_fu_1427_p3;
wire  signed [127:0] sext_ln95_1_fu_1445_p1;
wire   [127:0] tmp_35_fu_1594_p3;
wire  signed [127:0] sext_ln95_2_fu_1612_p1;
wire   [127:0] tmp_38_fu_1783_p3;
wire  signed [127:0] sext_ln95_3_fu_1801_p1;
wire   [0:0] tmp_158_fu_892_p3;
wire   [8:0] tmp_159_fu_906_p4;
wire   [7:0] tmp_160_fu_922_p4;
wire   [0:0] icmp123_fu_932_p2;
wire   [0:0] rev_fu_900_p2;
wire   [0:0] icmp_ln72_fu_950_p2;
wire   [9:0] add_ln70_1_fu_964_p2;
wire   [0:0] tmp_161_fu_970_p3;
wire   [0:0] rev139_fu_978_p2;
wire   [8:0] tmp_162_fu_992_p4;
wire   [0:0] icmp_fu_916_p2;
wire   [0:0] icmp142_fu_1002_p2;
wire   [7:0] tmp_163_fu_1016_p4;
wire   [0:0] icmp145_fu_1026_p2;
wire   [0:0] brmerge_not_fu_938_p2;
wire   [0:0] brmerge_not_mid1_fu_1032_p2;
wire   [10:0] select_ln70_fu_956_p3;
wire   [7:0] lshr_ln_fu_1054_p4;
wire   [0:0] select_ln70_1_fu_984_p3;
wire   [0:0] xor_ln86_fu_1080_p2;
wire   [8:0] tmp_165_fu_1092_p4;
wire   [0:0] icmp_ln125_fu_1102_p2;
wire   [0:0] select_ln70_3_fu_1038_p3;
wire   [0:0] and_ln125_fu_1108_p2;
wire   [9:0] tmp_172_fu_1120_p4;
wire   [0:0] icmp_ln135_fu_1130_p2;
wire   [10:0] or_ln78_fu_1142_p2;
wire   [0:0] xor_ln86_1_fu_1156_p2;
wire   [8:0] tmp_174_fu_1168_p4;
wire   [0:0] and_ln125_2_fu_1184_p2;
wire   [0:0] icmp_ln125_1_fu_1178_p2;
wire   [0:0] icmp_ln135_1_fu_1196_p2;
wire   [10:0] or_ln78_1_fu_1208_p2;
wire   [0:0] xor_ln86_2_fu_1228_p2;
wire   [10:0] or_ln78_2_fu_1246_p2;
wire   [0:0] xor_ln86_3_fu_1266_p2;
wire   [0:0] and_ln125_5_fu_1284_p2;
wire   [0:0] icmp_ln125_2_fu_1278_p2;
wire   [95:0] grp_fu_850_p4;
wire   [123:0] tmp_7_fu_1311_p4;
wire   [16:0] window_val_V_3_4_fu_1352_p4;
wire   [16:0] window_val_V_2_4_fu_1343_p4;
wire   [16:0] window_val_V_1_4_fu_1334_p4;
wire   [16:0] window_val_V_0_4_fu_1325_p4;
wire  signed [17:0] sext_ln703_6_fu_1407_p1;
wire  signed [16:0] sext_ln703_8_fu_1417_p0;
wire  signed [17:0] sext_ln703_8_fu_1417_p1;
wire   [95:0] grp_fu_859_p4;
wire   [123:0] tmp_8_fu_1436_p4;
wire   [16:0] window_val_V_3_4_1_fu_1477_p4;
wire   [16:0] window_val_V_2_4_1_fu_1468_p4;
wire   [16:0] window_val_V_1_4_1_fu_1459_p4;
wire   [16:0] window_val_V_0_4_1_fu_1450_p4;
wire   [30:0] tmp_119_fu_1544_p3;
wire  signed [17:0] sext_ln703_16_fu_1556_p1;
wire   [17:0] sub_ln703_6_fu_1560_p2;
wire   [28:0] tmp_121_fu_1566_p3;
wire  signed [31:0] sext_ln703_14_fu_1552_p1;
wire  signed [31:0] sext_ln703_17_fu_1574_p1;
wire  signed [16:0] sext_ln703_18_fu_1584_p0;
wire  signed [17:0] sext_ln703_18_fu_1584_p1;
wire   [95:0] grp_fu_868_p4;
wire   [123:0] tmp_9_fu_1603_p4;
wire   [16:0] window_val_V_3_4_2_fu_1644_p4;
wire   [16:0] window_val_V_2_4_2_fu_1635_p4;
wire   [16:0] window_val_V_1_4_2_fu_1626_p4;
wire   [16:0] window_val_V_0_4_2_fu_1617_p4;
wire   [30:0] tmp_125_fu_1703_p3;
wire   [30:0] tmp_126_fu_1715_p3;
wire  signed [17:0] sext_ln703_26_fu_1727_p1;
wire   [17:0] sub_ln703_10_fu_1731_p2;
wire   [28:0] tmp_127_fu_1737_p3;
wire  signed [31:0] sext_ln703_24_fu_1711_p1;
wire  signed [31:0] sext_ln703_27_fu_1745_p1;
wire  signed [17:0] sext_ln703_28_fu_1755_p1;
wire   [17:0] sub_ln703_11_fu_1759_p2;
wire   [28:0] tmp_128_fu_1765_p3;
wire  signed [31:0] sext_ln703_25_fu_1723_p1;
wire  signed [31:0] sext_ln703_29_fu_1773_p1;
wire   [95:0] grp_fu_877_p4;
wire   [123:0] tmp_10_fu_1792_p4;
wire   [16:0] window_val_V_3_4_3_fu_1833_p4;
wire   [16:0] window_val_V_2_4_3_fu_1824_p4;
wire   [16:0] window_val_V_1_4_3_fu_1815_p4;
wire   [16:0] window_val_V_0_4_3_fu_1806_p4;
wire   [30:0] tmp_131_fu_1883_p3;
wire  signed [17:0] sext_ln703_36_fu_1895_p1;
wire   [17:0] sub_ln703_14_fu_1899_p2;
wire   [28:0] tmp_133_fu_1905_p3;
wire  signed [31:0] sext_ln703_34_fu_1891_p1;
wire  signed [31:0] sext_ln703_37_fu_1913_p1;
wire  signed [17:0] sext_ln703_38_fu_1923_p1;
wire   [27:0] tmp_111_fu_2006_p3;
wire   [27:0] tmp_112_fu_2018_p3;
wire   [19:0] shl_ln703_2_fu_2030_p3;
wire  signed [20:0] sext_ln703_2_fu_2038_p1;
wire   [20:0] sub_ln703_fu_2042_p2;
wire   [19:0] shl_ln703_4_fu_2056_p3;
wire  signed [20:0] sext_ln703_3_fu_2064_p1;
wire   [20:0] sub_ln703_1_fu_2068_p2;
wire   [30:0] tmp_113_fu_2082_p3;
wire   [30:0] tmp_114_fu_2094_p3;
wire   [28:0] tmp_115_fu_2106_p3;
wire   [31:0] shl_ln703_3_fu_2048_p3;
wire  signed [31:0] sext_ln703_fu_2014_p1;
wire  signed [31:0] sext_ln703_4_fu_2090_p1;
wire  signed [31:0] sext_ln703_7_fu_2113_p1;
wire   [31:0] add_ln703_1_fu_2123_p2;
wire   [31:0] add_ln703_fu_2117_p2;
wire   [28:0] tmp_116_fu_2135_p3;
wire   [31:0] shl_ln703_5_fu_2074_p3;
wire  signed [31:0] sext_ln703_1_fu_2026_p1;
wire  signed [31:0] sext_ln703_5_fu_2102_p1;
wire  signed [31:0] sext_ln703_9_fu_2142_p1;
wire   [31:0] add_ln703_4_fu_2152_p2;
wire   [31:0] add_ln703_3_fu_2146_p2;
wire   [27:0] tmp_117_fu_2192_p3;
wire   [27:0] tmp_118_fu_2204_p3;
wire   [19:0] shl_ln703_s_fu_2216_p3;
wire  signed [20:0] sext_ln703_12_fu_2224_p1;
wire   [20:0] sub_ln703_4_fu_2228_p2;
wire   [19:0] shl_ln703_6_fu_2242_p3;
wire  signed [20:0] sext_ln703_13_fu_2250_p1;
wire   [20:0] sub_ln703_5_fu_2254_p2;
wire   [30:0] tmp_120_fu_2268_p3;
wire   [31:0] shl_ln703_1_fu_2234_p3;
wire  signed [31:0] sext_ln703_10_fu_2200_p1;
wire   [31:0] add_ln703_6_fu_2280_p2;
wire   [28:0] tmp_122_fu_2291_p3;
wire   [31:0] shl_ln703_7_fu_2260_p3;
wire  signed [31:0] sext_ln703_11_fu_2212_p1;
wire  signed [31:0] sext_ln703_15_fu_2276_p1;
wire  signed [31:0] sext_ln703_19_fu_2298_p1;
wire   [31:0] add_ln703_10_fu_2308_p2;
wire   [31:0] add_ln703_9_fu_2302_p2;
wire   [27:0] tmp_123_fu_2336_p3;
wire   [27:0] tmp_124_fu_2348_p3;
wire   [19:0] shl_ln703_8_fu_2359_p3;
wire  signed [20:0] sext_ln703_22_fu_2367_p1;
wire   [20:0] sub_ln703_8_fu_2371_p2;
wire   [19:0] shl_ln703_10_fu_2385_p3;
wire  signed [20:0] sext_ln703_23_fu_2392_p1;
wire   [20:0] sub_ln703_9_fu_2396_p2;
wire   [31:0] shl_ln703_9_fu_2377_p3;
wire  signed [31:0] sext_ln703_20_fu_2344_p1;
wire   [31:0] add_ln703_12_fu_2410_p2;
wire   [31:0] shl_ln703_11_fu_2402_p3;
wire  signed [31:0] sext_ln703_21_fu_2355_p1;
wire   [31:0] add_ln703_15_fu_2421_p2;
wire   [27:0] tmp_129_fu_2448_p3;
wire   [27:0] tmp_130_fu_2460_p3;
wire   [19:0] shl_ln703_12_fu_2472_p3;
wire  signed [20:0] sext_ln703_32_fu_2480_p1;
wire   [20:0] sub_ln703_12_fu_2484_p2;
wire   [19:0] shl_ln703_14_fu_2498_p3;
wire  signed [20:0] sext_ln703_33_fu_2506_p1;
wire   [20:0] sub_ln703_13_fu_2510_p2;
wire   [30:0] tmp_132_fu_2524_p3;
wire   [31:0] shl_ln703_13_fu_2490_p3;
wire  signed [31:0] sext_ln703_30_fu_2456_p1;
wire   [31:0] add_ln703_18_fu_2536_p2;
wire   [28:0] tmp_134_fu_2547_p3;
wire   [31:0] shl_ln703_15_fu_2516_p3;
wire  signed [31:0] sext_ln703_31_fu_2468_p1;
wire  signed [31:0] sext_ln703_35_fu_2532_p1;
wire  signed [31:0] sext_ln703_39_fu_2554_p1;
wire   [31:0] add_ln703_22_fu_2564_p2;
wire   [31:0] add_ln703_21_fu_2558_p2;
wire   [33:0] grp_fu_2635_p1;
wire   [33:0] grp_fu_2644_p1;
wire   [33:0] grp_fu_2653_p1;
wire   [33:0] grp_fu_2662_p1;
wire   [33:0] grp_fu_2671_p1;
wire   [33:0] grp_fu_2680_p1;
wire   [33:0] grp_fu_2689_p1;
wire   [33:0] grp_fu_2698_p1;
wire   [64:0] sub_ln1148_fu_2784_p2;
wire   [28:0] tmp_167_fu_2789_p4;
wire  signed [31:0] sext_ln1148_12_fu_2799_p1;
wire   [31:0] select_ln1148_fu_2806_p3;
wire   [64:0] sub_ln1148_9_fu_2819_p2;
wire   [28:0] tmp_170_fu_2824_p4;
wire  signed [31:0] sext_ln1148_15_fu_2834_p1;
wire   [31:0] select_ln1148_9_fu_2841_p3;
wire   [64:0] sub_ln1148_11_fu_2854_p2;
wire   [28:0] tmp_176_fu_2859_p4;
wire  signed [31:0] sext_ln1148_18_fu_2869_p1;
wire   [31:0] select_ln1148_11_fu_2876_p3;
wire   [64:0] sub_ln1148_13_fu_2889_p2;
wire   [28:0] tmp_179_fu_2894_p4;
wire  signed [31:0] sext_ln1148_21_fu_2904_p1;
wire   [31:0] select_ln1148_13_fu_2911_p3;
wire   [64:0] sub_ln1148_15_fu_2924_p2;
wire   [28:0] tmp_183_fu_2929_p4;
wire  signed [31:0] sext_ln1148_24_fu_2939_p1;
wire   [31:0] select_ln1148_15_fu_2946_p3;
wire   [64:0] sub_ln1148_17_fu_2959_p2;
wire   [28:0] tmp_186_fu_2964_p4;
wire  signed [31:0] sext_ln1148_27_fu_2974_p1;
wire   [31:0] select_ln1148_17_fu_2981_p3;
wire   [64:0] sub_ln1148_19_fu_2994_p2;
wire   [28:0] tmp_190_fu_2999_p4;
wire  signed [31:0] sext_ln1148_30_fu_3009_p1;
wire   [31:0] select_ln1148_19_fu_3016_p3;
wire   [64:0] sub_ln1148_21_fu_3029_p2;
wire   [28:0] tmp_193_fu_3034_p4;
wire  signed [31:0] sext_ln1148_33_fu_3044_p1;
wire   [31:0] select_ln1148_21_fu_3051_p3;
reg    grp_fu_2635_ce;
reg    grp_fu_2644_ce;
reg    grp_fu_2653_ce;
reg    grp_fu_2662_ce;
reg    grp_fu_2671_ce;
reg    grp_fu_2680_ce;
reg    grp_fu_2689_ce;
reg    grp_fu_2698_ce;
wire    ap_CS_fsm_state12;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1005;
reg    ap_condition_412;
reg    ap_condition_1020;
reg    ap_condition_1088;
reg    ap_condition_990;
reg    ap_condition_1000;
reg    ap_condition_606;
reg    ap_condition_169;
reg    ap_condition_1015;
reg    ap_condition_177;
reg    ap_condition_1083;
reg    ap_condition_985;
reg    ap_condition_2686;
reg    ap_condition_2692;
reg    ap_condition_2697;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

optical_flow_gradient_xy_calc_buf_V_0 #(
    .DataWidth( 128 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_V_0_addr_reg_3143_pp0_iter1_reg),
    .ce0(buf_V_0_ce0),
    .we0(buf_V_0_we0),
    .d0(buf_V_0_d0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .q1(buf_V_0_q1)
);

optical_flow_gradient_xy_calc_buf_V_0 #(
    .DataWidth( 128 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_V_1_addr_reg_3170_pp0_iter1_reg),
    .ce0(buf_V_1_ce0),
    .we0(buf_V_1_we0),
    .d0(buf_V_1_d0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .q1(buf_V_1_q1)
);

optical_flow_gradient_xy_calc_buf_V_0 #(
    .DataWidth( 128 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_V_2_addr_reg_3201_pp0_iter1_reg),
    .ce0(buf_V_2_ce0),
    .we0(buf_V_2_we0),
    .d0(buf_V_2_d0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .q1(buf_V_2_q1)
);

optical_flow_gradient_xy_calc_buf_V_0 #(
    .DataWidth( 128 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_V_3_addr_reg_3228_pp0_iter1_reg),
    .ce0(buf_V_3_ce0),
    .we0(buf_V_3_we0),
    .d0(buf_V_3_d0),
    .address1(buf_V_3_address1),
    .ce1(buf_V_3_ce1),
    .q1(buf_V_3_q1)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U31(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_2_reg_3387),
    .din1(grp_fu_2635_p1),
    .ce(grp_fu_2635_ce),
    .dout(grp_fu_2635_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U32(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_5_reg_3392),
    .din1(grp_fu_2644_p1),
    .ce(grp_fu_2644_ce),
    .dout(grp_fu_2644_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U33(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_8_reg_3409),
    .din1(grp_fu_2653_p1),
    .ce(grp_fu_2653_ce),
    .dout(grp_fu_2653_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U34(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_11_reg_3414),
    .din1(grp_fu_2662_p1),
    .ce(grp_fu_2662_ce),
    .dout(grp_fu_2662_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U35(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_14_reg_3431),
    .din1(grp_fu_2671_p1),
    .ce(grp_fu_2671_ce),
    .dout(grp_fu_2671_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U36(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_17_reg_3436),
    .din1(grp_fu_2680_p1),
    .ce(grp_fu_2680_ce),
    .dout(grp_fu_2680_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U37(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_20_reg_3453),
    .din1(grp_fu_2689_p1),
    .ce(grp_fu_2689_ce),
    .dout(grp_fu_2689_p2)
);

optical_flow_mul_32s_34ns_65_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_3_1_U38(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(add_ln703_23_reg_3458),
    .din1(grp_fu_2698_p1),
    .ce(grp_fu_2698_ce),
    .dout(grp_fu_2698_p2)
);

always @ (posedge ap_clk) begin
    ap_CS_fsm <= ap_NS_fsm;
end

always @ (posedge ap_clk) begin
    if ((ap_continue == 1'b1)) begin
        ap_done_reg <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done_reg <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_pp0_flush_enable)) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter0 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        if ((1'b1 == ap_condition_pp0_exit_iter2_state4)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == 1'b1)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((1'b1 == ap_condition_1005)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_1_reg_445 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_1_reg_445 <= ap_phi_reg_pp0_iter0_window_val_V_4_4_1_reg_445;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((1'b1 == ap_condition_1020)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_2_reg_459 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_2_reg_459 <= ap_phi_reg_pp0_iter0_window_val_V_4_4_2_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((1'b1 == ap_condition_1088)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_3_reg_643 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_3_reg_643 <= ap_phi_reg_pp0_iter0_window_val_V_4_4_3_reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_412)) begin
        if ((1'b1 == ap_condition_990)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_reg_431 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_window_val_V_4_4_reg_431 <= ap_phi_reg_pp0_iter0_window_val_V_4_4_reg_431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_606)) begin
        if ((1'b1 == ap_condition_1000)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_1_reg_445 <= 17'd0;
        end else if (((1'd1 == and_ln86_1_reg_3180) & (icmp_ln70_reg_3130 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_1_reg_445 <= frame_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_1_reg_445 <= ap_phi_reg_pp0_iter1_window_val_V_4_4_1_reg_445;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_606)) begin
        if ((1'b1 == ap_condition_1015)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_2_reg_459 <= 17'd0;
        end else if ((1'b1 == ap_condition_169)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_2_reg_459 <= frame_2_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_2_reg_459 <= ap_phi_reg_pp0_iter1_window_val_V_4_4_2_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_606)) begin
        if ((1'b1 == ap_condition_1083)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_3_reg_643 <= 17'd0;
        end else if ((1'b1 == ap_condition_177)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_3_reg_643 <= frame_3_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_3_reg_643 <= ap_phi_reg_pp0_iter1_window_val_V_4_4_3_reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_606)) begin
        if ((1'b1 == ap_condition_985)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_reg_431 <= 17'd0;
        end else if (((1'd1 == and_ln86_reg_3153) & (icmp_ln70_reg_3130 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_reg_431 <= frame_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_window_val_V_4_4_reg_431 <= ap_phi_reg_pp0_iter1_window_val_V_4_4_reg_431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_3_3_75_reg_833 <= ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_3_3_75_reg_833 <= ap_phi_mux_window_val_V_0_3_2_phi_fu_632_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_3_3_75_reg_833 <= ap_phi_reg_pp0_iter2_window_val_V_0_3_3_75_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_4_7_reg_819 <= select_ln86_17_fu_1876_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_4_7_reg_819 <= ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_0_4_7_reg_819 <= ap_phi_reg_pp0_iter2_window_val_V_0_4_7_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_3_3_74_reg_802 <= ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_3_3_74_reg_802 <= ap_phi_mux_window_val_V_1_3_2_phi_fu_604_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_3_3_74_reg_802 <= ap_phi_reg_pp0_iter2_window_val_V_1_3_3_74_reg_802;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_4_7_reg_788 <= select_ln86_16_fu_1869_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_4_7_reg_788 <= ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_1_4_7_reg_788 <= ap_phi_reg_pp0_iter2_window_val_V_1_4_7_reg_788;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_1_3_73_reg_771 <= ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_1_3_73_reg_771 <= ap_phi_mux_window_val_V_2_1_2_phi_fu_572_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_1_3_73_reg_771 <= ap_phi_reg_pp0_iter2_window_val_V_2_1_3_73_reg_771;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_2_3_reg_754 <= ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_2_3_reg_754 <= ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_2_2_3_reg_754 <= ap_phi_reg_pp0_iter2_window_val_V_2_2_3_reg_754;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_3_3_72_reg_737 <= ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_3_3_72_reg_737 <= ap_phi_mux_window_val_V_3_3_2_phi_fu_516_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_3_3_72_reg_737 <= ap_phi_reg_pp0_iter2_window_val_V_3_3_3_72_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_4_7_reg_723 <= select_ln86_14_fu_1852_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_4_7_reg_723 <= ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_window_val_V_3_4_7_reg_723 <= ap_phi_reg_pp0_iter2_window_val_V_3_4_7_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_396 <= add_ln72_fu_1296_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_396 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_374 <= add_ln70_fu_886_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_374 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_385 <= select_ln70_4_fu_1046_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_385 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
        start_once_reg <= 1'b1;
    end else if ((internal_ap_ready == 1'b1)) begin
        start_once_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_0_3_2_reg_629 <= window_val_V_0_3_6_fu_1530_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_0_3_2_reg_629 <= window_val_V_0_3_5_fu_1396_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_0_3_2_reg_629 <= ap_phi_reg_pp0_iter2_window_val_V_0_3_2_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_1_3_2_reg_601 <= window_val_V_1_3_6_fu_1519_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_1_3_2_reg_601 <= window_val_V_1_3_5_fu_1388_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_1_3_2_reg_601 <= ap_phi_reg_pp0_iter2_window_val_V_1_3_2_reg_601;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_2_1_2_reg_569 <= window_val_V_2_4_7_reg_688;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_1_2_reg_569 <= window_val_V_2_3_3_reg_704;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_1_2_reg_569 <= ap_phi_reg_pp0_iter2_window_val_V_2_1_2_reg_569;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_2_1_3_reg_554 <= window_val_V_2_3_5_fu_1377_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_1_3_reg_554 <= window_val_V_2_4_7_reg_688;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_1_3_reg_554 <= ap_phi_reg_pp0_iter2_window_val_V_2_1_3_reg_554;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_2_3_3_reg_704 <= ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_3_3_reg_704 <= ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_3_3_reg_704 <= ap_phi_reg_pp0_iter2_window_val_V_2_3_3_reg_704;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_2_4_7_reg_688 <= select_ln86_15_fu_1859_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_4_7_reg_688 <= ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_2_4_7_reg_688 <= ap_phi_reg_pp0_iter2_window_val_V_2_4_7_reg_688;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        window_val_V_3_3_2_reg_513 <= window_val_V_3_3_6_fu_1497_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_3_3_2_reg_513 <= window_val_V_3_3_5_fu_1369_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_3_3_2_reg_513 <= ap_phi_reg_pp0_iter2_window_val_V_3_3_2_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_3_reg_3189_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_11_reg_3414[31 : 11] <= add_ln703_11_fu_2314_p2[31 : 11];
        add_ln703_8_reg_3409[31 : 11] <= add_ln703_8_fu_2286_p2[31 : 11];
        tmp_175_reg_3419 <= add_ln703_8_fu_2286_p2[32'd31];
        tmp_178_reg_3425 <= add_ln703_11_fu_2314_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_13_reg_3346[31 : 11] <= add_ln703_13_fu_1749_p2[31 : 11];
        add_ln703_16_reg_3351[31 : 11] <= add_ln703_16_fu_1777_p2[31 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_3197_pp0_iter2_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_14_reg_3431[31 : 11] <= add_ln703_14_fu_2416_p2[31 : 11];
        add_ln703_17_reg_3436[31 : 11] <= add_ln703_17_fu_2427_p2[31 : 11];
        tmp_182_reg_3441 <= add_ln703_14_fu_2416_p2[32'd31];
        tmp_185_reg_3447 <= add_ln703_17_fu_2427_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_19_reg_3377[31 : 11] <= add_ln703_19_fu_1917_p2[31 : 11];
        sub_ln703_15_reg_3382 <= sub_ln703_15_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_1_reg_3224_pp0_iter2_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_20_reg_3453[31 : 11] <= add_ln703_20_fu_2542_p2[31 : 11];
        add_ln703_23_reg_3458[31 : 11] <= add_ln703_23_fu_2570_p2[31 : 11];
        tmp_189_reg_3463 <= add_ln703_20_fu_2542_p2[32'd31];
        tmp_192_reg_3469 <= add_ln703_23_fu_2570_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_1_reg_3162_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_2_reg_3387[31 : 11] <= add_ln703_2_fu_2129_p2[31 : 11];
        add_ln703_5_reg_3392[31 : 11] <= add_ln703_5_fu_2158_p2[31 : 11];
        tmp_166_reg_3397 <= add_ln703_2_fu_2129_p2[32'd31];
        tmp_169_reg_3403 <= add_ln703_5_fu_2158_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_7_reg_3336[31 : 11] <= add_ln703_7_fu_1578_p2[31 : 11];
        sub_ln703_7_reg_3341 <= sub_ln703_7_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln125_1_reg_3162 <= and_ln125_1_fu_1114_p2;
        and_ln125_3_reg_3189 <= and_ln125_3_fu_1190_p2;
        and_ln86_1_reg_3180 <= and_ln86_1_fu_1162_p2;
        and_ln86_reg_3153 <= and_ln86_fu_1086_p2;
        buf_V_0_addr_reg_3143 <= zext_ln84_fu_1064_p1;
        buf_V_1_addr_reg_3170 <= zext_ln84_fu_1064_p1;
        icmp_ln80_1_reg_3224 <= icmp_ln80_1_fu_1252_p2;
        icmp_ln80_reg_3197 <= icmp_ln80_fu_1214_p2;
        select_ln70_2_reg_3134 <= select_ln70_2_fu_1008_p3;
        tmp_164_reg_3149 <= select_ln70_fu_956_p3[32'd10];
        tmp_173_reg_3176 <= or_ln78_fu_1142_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln125_1_reg_3162_pp0_iter1_reg <= and_ln125_1_reg_3162;
        and_ln125_3_reg_3189_pp0_iter1_reg <= and_ln125_3_reg_3189;
        and_ln125_4_reg_3220_pp0_iter1_reg <= and_ln125_4_reg_3220;
        and_ln125_6_reg_3247_pp0_iter1_reg <= and_ln125_6_reg_3247;
        and_ln135_1_reg_3193_pp0_iter1_reg <= and_ln135_1_reg_3193;
        and_ln135_reg_3166_pp0_iter1_reg <= and_ln135_reg_3166;
        and_ln86_1_reg_3180_pp0_iter1_reg <= and_ln86_1_reg_3180;
        and_ln86_2_reg_3211_pp0_iter1_reg <= and_ln86_2_reg_3211;
        and_ln86_3_reg_3238_pp0_iter1_reg <= and_ln86_3_reg_3238;
        and_ln86_reg_3153_pp0_iter1_reg <= and_ln86_reg_3153;
        buf_V_0_addr_reg_3143_pp0_iter1_reg <= buf_V_0_addr_reg_3143;
        buf_V_1_addr_reg_3170_pp0_iter1_reg <= buf_V_1_addr_reg_3170;
        buf_V_2_addr_reg_3201_pp0_iter1_reg <= buf_V_2_addr_reg_3201;
        buf_V_3_addr_reg_3228_pp0_iter1_reg <= buf_V_3_addr_reg_3228;
        icmp_ln70_reg_3130 <= icmp_ln70_fu_944_p2;
        icmp_ln70_reg_3130_pp0_iter1_reg <= icmp_ln70_reg_3130;
        icmp_ln80_1_reg_3224_pp0_iter1_reg <= icmp_ln80_1_reg_3224;
        icmp_ln80_reg_3197_pp0_iter1_reg <= icmp_ln80_reg_3197;
        select_ln70_2_reg_3134_pp0_iter1_reg <= select_ln70_2_reg_3134;
        tmp_164_reg_3149_pp0_iter1_reg <= tmp_164_reg_3149;
        tmp_173_reg_3176_pp0_iter1_reg <= tmp_173_reg_3176;
        tmp_181_reg_3207_pp0_iter1_reg <= tmp_181_reg_3207;
        tmp_188_reg_3234_pp0_iter1_reg <= tmp_188_reg_3234;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln125_1_reg_3162_pp0_iter2_reg <= and_ln125_1_reg_3162_pp0_iter1_reg;
        and_ln125_1_reg_3162_pp0_iter3_reg <= and_ln125_1_reg_3162_pp0_iter2_reg;
        and_ln125_1_reg_3162_pp0_iter4_reg <= and_ln125_1_reg_3162_pp0_iter3_reg;
        and_ln125_1_reg_3162_pp0_iter5_reg <= and_ln125_1_reg_3162_pp0_iter4_reg;
        and_ln125_1_reg_3162_pp0_iter6_reg <= and_ln125_1_reg_3162_pp0_iter5_reg;
        and_ln125_1_reg_3162_pp0_iter7_reg <= and_ln125_1_reg_3162_pp0_iter6_reg;
        and_ln125_3_reg_3189_pp0_iter2_reg <= and_ln125_3_reg_3189_pp0_iter1_reg;
        and_ln125_3_reg_3189_pp0_iter3_reg <= and_ln125_3_reg_3189_pp0_iter2_reg;
        and_ln125_3_reg_3189_pp0_iter4_reg <= and_ln125_3_reg_3189_pp0_iter3_reg;
        and_ln125_3_reg_3189_pp0_iter5_reg <= and_ln125_3_reg_3189_pp0_iter4_reg;
        and_ln125_3_reg_3189_pp0_iter6_reg <= and_ln125_3_reg_3189_pp0_iter5_reg;
        and_ln125_3_reg_3189_pp0_iter7_reg <= and_ln125_3_reg_3189_pp0_iter6_reg;
        and_ln125_4_reg_3220_pp0_iter2_reg <= and_ln125_4_reg_3220_pp0_iter1_reg;
        and_ln125_4_reg_3220_pp0_iter3_reg <= and_ln125_4_reg_3220_pp0_iter2_reg;
        and_ln125_4_reg_3220_pp0_iter4_reg <= and_ln125_4_reg_3220_pp0_iter3_reg;
        and_ln125_4_reg_3220_pp0_iter5_reg <= and_ln125_4_reg_3220_pp0_iter4_reg;
        and_ln125_4_reg_3220_pp0_iter6_reg <= and_ln125_4_reg_3220_pp0_iter5_reg;
        and_ln125_4_reg_3220_pp0_iter7_reg <= and_ln125_4_reg_3220_pp0_iter6_reg;
        and_ln125_6_reg_3247_pp0_iter2_reg <= and_ln125_6_reg_3247_pp0_iter1_reg;
        and_ln125_6_reg_3247_pp0_iter3_reg <= and_ln125_6_reg_3247_pp0_iter2_reg;
        and_ln125_6_reg_3247_pp0_iter4_reg <= and_ln125_6_reg_3247_pp0_iter3_reg;
        and_ln125_6_reg_3247_pp0_iter5_reg <= and_ln125_6_reg_3247_pp0_iter4_reg;
        and_ln125_6_reg_3247_pp0_iter6_reg <= and_ln125_6_reg_3247_pp0_iter5_reg;
        and_ln125_6_reg_3247_pp0_iter7_reg <= and_ln125_6_reg_3247_pp0_iter6_reg;
        and_ln135_1_reg_3193_pp0_iter2_reg <= and_ln135_1_reg_3193_pp0_iter1_reg;
        and_ln135_1_reg_3193_pp0_iter3_reg <= and_ln135_1_reg_3193_pp0_iter2_reg;
        and_ln135_1_reg_3193_pp0_iter4_reg <= and_ln135_1_reg_3193_pp0_iter3_reg;
        and_ln135_1_reg_3193_pp0_iter5_reg <= and_ln135_1_reg_3193_pp0_iter4_reg;
        and_ln135_1_reg_3193_pp0_iter6_reg <= and_ln135_1_reg_3193_pp0_iter5_reg;
        and_ln135_1_reg_3193_pp0_iter7_reg <= and_ln135_1_reg_3193_pp0_iter6_reg;
        and_ln135_reg_3166_pp0_iter2_reg <= and_ln135_reg_3166_pp0_iter1_reg;
        and_ln135_reg_3166_pp0_iter3_reg <= and_ln135_reg_3166_pp0_iter2_reg;
        and_ln135_reg_3166_pp0_iter4_reg <= and_ln135_reg_3166_pp0_iter3_reg;
        and_ln135_reg_3166_pp0_iter5_reg <= and_ln135_reg_3166_pp0_iter4_reg;
        and_ln135_reg_3166_pp0_iter6_reg <= and_ln135_reg_3166_pp0_iter5_reg;
        and_ln135_reg_3166_pp0_iter7_reg <= and_ln135_reg_3166_pp0_iter6_reg;
        icmp_ln70_reg_3130_pp0_iter2_reg <= icmp_ln70_reg_3130_pp0_iter1_reg;
        icmp_ln70_reg_3130_pp0_iter3_reg <= icmp_ln70_reg_3130_pp0_iter2_reg;
        icmp_ln70_reg_3130_pp0_iter4_reg <= icmp_ln70_reg_3130_pp0_iter3_reg;
        icmp_ln70_reg_3130_pp0_iter5_reg <= icmp_ln70_reg_3130_pp0_iter4_reg;
        icmp_ln70_reg_3130_pp0_iter6_reg <= icmp_ln70_reg_3130_pp0_iter5_reg;
        icmp_ln70_reg_3130_pp0_iter7_reg <= icmp_ln70_reg_3130_pp0_iter6_reg;
        icmp_ln80_1_reg_3224_pp0_iter2_reg <= icmp_ln80_1_reg_3224_pp0_iter1_reg;
        icmp_ln80_1_reg_3224_pp0_iter3_reg <= icmp_ln80_1_reg_3224_pp0_iter2_reg;
        icmp_ln80_1_reg_3224_pp0_iter4_reg <= icmp_ln80_1_reg_3224_pp0_iter3_reg;
        icmp_ln80_1_reg_3224_pp0_iter5_reg <= icmp_ln80_1_reg_3224_pp0_iter4_reg;
        icmp_ln80_1_reg_3224_pp0_iter6_reg <= icmp_ln80_1_reg_3224_pp0_iter5_reg;
        icmp_ln80_1_reg_3224_pp0_iter7_reg <= icmp_ln80_1_reg_3224_pp0_iter6_reg;
        icmp_ln80_reg_3197_pp0_iter2_reg <= icmp_ln80_reg_3197_pp0_iter1_reg;
        icmp_ln80_reg_3197_pp0_iter3_reg <= icmp_ln80_reg_3197_pp0_iter2_reg;
        icmp_ln80_reg_3197_pp0_iter4_reg <= icmp_ln80_reg_3197_pp0_iter3_reg;
        icmp_ln80_reg_3197_pp0_iter5_reg <= icmp_ln80_reg_3197_pp0_iter4_reg;
        icmp_ln80_reg_3197_pp0_iter6_reg <= icmp_ln80_reg_3197_pp0_iter5_reg;
        icmp_ln80_reg_3197_pp0_iter7_reg <= icmp_ln80_reg_3197_pp0_iter6_reg;
        select_ln70_2_reg_3134_pp0_iter2_reg <= select_ln70_2_reg_3134_pp0_iter1_reg;
        select_ln70_2_reg_3134_pp0_iter3_reg <= select_ln70_2_reg_3134_pp0_iter2_reg;
        select_ln70_2_reg_3134_pp0_iter4_reg <= select_ln70_2_reg_3134_pp0_iter3_reg;
        select_ln70_2_reg_3134_pp0_iter5_reg <= select_ln70_2_reg_3134_pp0_iter4_reg;
        select_ln70_2_reg_3134_pp0_iter6_reg <= select_ln70_2_reg_3134_pp0_iter5_reg;
        select_ln70_2_reg_3134_pp0_iter7_reg <= select_ln70_2_reg_3134_pp0_iter6_reg;
        tmp_166_reg_3397_pp0_iter4_reg <= tmp_166_reg_3397;
        tmp_166_reg_3397_pp0_iter5_reg <= tmp_166_reg_3397_pp0_iter4_reg;
        tmp_166_reg_3397_pp0_iter6_reg <= tmp_166_reg_3397_pp0_iter5_reg;
        tmp_166_reg_3397_pp0_iter7_reg <= tmp_166_reg_3397_pp0_iter6_reg;
        tmp_169_reg_3403_pp0_iter4_reg <= tmp_169_reg_3403;
        tmp_169_reg_3403_pp0_iter5_reg <= tmp_169_reg_3403_pp0_iter4_reg;
        tmp_169_reg_3403_pp0_iter6_reg <= tmp_169_reg_3403_pp0_iter5_reg;
        tmp_169_reg_3403_pp0_iter7_reg <= tmp_169_reg_3403_pp0_iter6_reg;
        tmp_175_reg_3419_pp0_iter4_reg <= tmp_175_reg_3419;
        tmp_175_reg_3419_pp0_iter5_reg <= tmp_175_reg_3419_pp0_iter4_reg;
        tmp_175_reg_3419_pp0_iter6_reg <= tmp_175_reg_3419_pp0_iter5_reg;
        tmp_175_reg_3419_pp0_iter7_reg <= tmp_175_reg_3419_pp0_iter6_reg;
        tmp_178_reg_3425_pp0_iter4_reg <= tmp_178_reg_3425;
        tmp_178_reg_3425_pp0_iter5_reg <= tmp_178_reg_3425_pp0_iter4_reg;
        tmp_178_reg_3425_pp0_iter6_reg <= tmp_178_reg_3425_pp0_iter5_reg;
        tmp_178_reg_3425_pp0_iter7_reg <= tmp_178_reg_3425_pp0_iter6_reg;
        tmp_182_reg_3441_pp0_iter4_reg <= tmp_182_reg_3441;
        tmp_182_reg_3441_pp0_iter5_reg <= tmp_182_reg_3441_pp0_iter4_reg;
        tmp_182_reg_3441_pp0_iter6_reg <= tmp_182_reg_3441_pp0_iter5_reg;
        tmp_182_reg_3441_pp0_iter7_reg <= tmp_182_reg_3441_pp0_iter6_reg;
        tmp_185_reg_3447_pp0_iter4_reg <= tmp_185_reg_3447;
        tmp_185_reg_3447_pp0_iter5_reg <= tmp_185_reg_3447_pp0_iter4_reg;
        tmp_185_reg_3447_pp0_iter6_reg <= tmp_185_reg_3447_pp0_iter5_reg;
        tmp_185_reg_3447_pp0_iter7_reg <= tmp_185_reg_3447_pp0_iter6_reg;
        tmp_189_reg_3463_pp0_iter4_reg <= tmp_189_reg_3463;
        tmp_189_reg_3463_pp0_iter5_reg <= tmp_189_reg_3463_pp0_iter4_reg;
        tmp_189_reg_3463_pp0_iter6_reg <= tmp_189_reg_3463_pp0_iter5_reg;
        tmp_189_reg_3463_pp0_iter7_reg <= tmp_189_reg_3463_pp0_iter6_reg;
        tmp_192_reg_3469_pp0_iter4_reg <= tmp_192_reg_3469;
        tmp_192_reg_3469_pp0_iter5_reg <= tmp_192_reg_3469_pp0_iter4_reg;
        tmp_192_reg_3469_pp0_iter6_reg <= tmp_192_reg_3469_pp0_iter5_reg;
        tmp_192_reg_3469_pp0_iter7_reg <= tmp_192_reg_3469_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1214_p2 == 1'd0) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln125_4_reg_3220 <= and_ln125_4_fu_1240_p2;
        and_ln86_2_reg_3211 <= and_ln86_2_fu_1234_p2;
        buf_V_2_addr_reg_3201 <= zext_ln84_fu_1064_p1;
        tmp_181_reg_3207 <= or_ln78_1_fu_1208_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_1_fu_1252_p2 == 1'd0) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln125_6_reg_3247 <= and_ln125_6_fu_1290_p2;
        and_ln86_3_reg_3238 <= and_ln86_3_fu_1272_p2;
        buf_V_3_addr_reg_3228 <= zext_ln84_fu_1064_p1;
        tmp_188_reg_3234 <= or_ln78_2_fu_1246_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln125_3_fu_1190_p2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln135_1_reg_3193 <= and_ln135_1_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln125_1_fu_1114_p2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln135_reg_3166 <= and_ln135_fu_1136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_window_val_V_0_3_3_75_reg_833 <= ap_phi_reg_pp0_iter0_window_val_V_0_3_3_75_reg_833;
        ap_phi_reg_pp0_iter1_window_val_V_0_4_7_reg_819 <= ap_phi_reg_pp0_iter0_window_val_V_0_4_7_reg_819;
        ap_phi_reg_pp0_iter1_window_val_V_1_3_3_74_reg_802 <= ap_phi_reg_pp0_iter0_window_val_V_1_3_3_74_reg_802;
        ap_phi_reg_pp0_iter1_window_val_V_1_4_7_reg_788 <= ap_phi_reg_pp0_iter0_window_val_V_1_4_7_reg_788;
        ap_phi_reg_pp0_iter1_window_val_V_2_1_3_73_reg_771 <= ap_phi_reg_pp0_iter0_window_val_V_2_1_3_73_reg_771;
        ap_phi_reg_pp0_iter1_window_val_V_2_2_3_reg_754 <= ap_phi_reg_pp0_iter0_window_val_V_2_2_3_reg_754;
        ap_phi_reg_pp0_iter1_window_val_V_3_3_3_72_reg_737 <= ap_phi_reg_pp0_iter0_window_val_V_3_3_3_72_reg_737;
        ap_phi_reg_pp0_iter1_window_val_V_3_4_7_reg_723 <= ap_phi_reg_pp0_iter0_window_val_V_3_4_7_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_window_val_V_0_3_3_75_reg_833 <= ap_phi_reg_pp0_iter1_window_val_V_0_3_3_75_reg_833;
        ap_phi_reg_pp0_iter2_window_val_V_0_4_7_reg_819 <= ap_phi_reg_pp0_iter1_window_val_V_0_4_7_reg_819;
        ap_phi_reg_pp0_iter2_window_val_V_1_3_3_74_reg_802 <= ap_phi_reg_pp0_iter1_window_val_V_1_3_3_74_reg_802;
        ap_phi_reg_pp0_iter2_window_val_V_1_4_7_reg_788 <= ap_phi_reg_pp0_iter1_window_val_V_1_4_7_reg_788;
        ap_phi_reg_pp0_iter2_window_val_V_2_1_3_73_reg_771 <= ap_phi_reg_pp0_iter1_window_val_V_2_1_3_73_reg_771;
        ap_phi_reg_pp0_iter2_window_val_V_2_2_3_reg_754 <= ap_phi_reg_pp0_iter1_window_val_V_2_2_3_reg_754;
        ap_phi_reg_pp0_iter2_window_val_V_3_3_3_72_reg_737 <= ap_phi_reg_pp0_iter1_window_val_V_3_3_3_72_reg_737;
        ap_phi_reg_pp0_iter2_window_val_V_3_4_7_reg_723 <= ap_phi_reg_pp0_iter1_window_val_V_3_4_7_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        buf_V_0_load_reg_3256 <= buf_V_0_q1;
        buf_V_1_load_reg_3271 <= buf_V_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_3197 == 1'd0) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        buf_V_2_load_reg_3286 <= buf_V_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_1_reg_3224 == 1'd0) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        buf_V_3_load_reg_3301 <= buf_V_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_1_reg_3224_pp0_iter5_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1148_10_reg_3585 <= grp_fu_2698_p2;
        mul_ln1148_9_reg_3575 <= grp_fu_2689_p2;
        tmp_191_reg_3580 <= {{grp_fu_2689_p2[64:36]}};
        tmp_194_reg_3590 <= {{grp_fu_2698_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_1_reg_3162_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1148_4_reg_3525 <= grp_fu_2644_p2;
        mul_ln1148_reg_3515 <= grp_fu_2635_p2;
        tmp_168_reg_3520 <= {{grp_fu_2635_p2[64:36]}};
        tmp_171_reg_3530 <= {{grp_fu_2644_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_3_reg_3189_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1148_5_reg_3535 <= grp_fu_2653_p2;
        mul_ln1148_6_reg_3545 <= grp_fu_2662_p2;
        tmp_177_reg_3540 <= {{grp_fu_2653_p2[64:36]}};
        tmp_180_reg_3550 <= {{grp_fu_2662_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_3197_pp0_iter5_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1148_7_reg_3555 <= grp_fu_2671_p2;
        mul_ln1148_8_reg_3565 <= grp_fu_2680_p2;
        tmp_184_reg_3560 <= {{grp_fu_2671_p2[64:36]}};
        tmp_187_reg_3570 <= {{grp_fu_2680_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_1_reg_3162_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln1148_13_reg_3595 <= sext_ln1148_13_fu_2803_p1;
        sext_ln1148_16_reg_3605 <= sext_ln1148_16_fu_2838_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln125_3_reg_3189_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln1148_19_reg_3615 <= sext_ln1148_19_fu_2873_p1;
        sext_ln1148_22_reg_3625 <= sext_ln1148_22_fu_2908_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_3197_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln1148_25_reg_3635 <= sext_ln1148_25_fu_2943_p1;
        sext_ln1148_28_reg_3645 <= sext_ln1148_28_fu_2978_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_1_reg_3224_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln1148_31_reg_3655 <= sext_ln1148_31_fu_3013_p1;
        sext_ln1148_34_reg_3665 <= sext_ln1148_34_fu_3048_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_169_reg_3403_pp0_iter6_reg == 1'd1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_10_reg_3610 <= sub_ln1148_10_fu_2848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_175_reg_3419_pp0_iter6_reg == 1'd1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_12_reg_3620 <= sub_ln1148_12_fu_2883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_178_reg_3425_pp0_iter6_reg == 1'd1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_14_reg_3630 <= sub_ln1148_14_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_182_reg_3441_pp0_iter6_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_16_reg_3640 <= sub_ln1148_16_fu_2953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_185_reg_3447_pp0_iter6_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_18_reg_3650 <= sub_ln1148_18_fu_2988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_189_reg_3463_pp0_iter6_reg == 1'd1) & (icmp_ln80_1_reg_3224_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_20_reg_3660 <= sub_ln1148_20_fu_3023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_192_reg_3469_pp0_iter6_reg == 1'd1) & (icmp_ln80_1_reg_3224_pp0_iter6_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_22_reg_3670 <= sub_ln1148_22_fu_3058_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_166_reg_3397_pp0_iter6_reg == 1'd1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1148_8_reg_3600 <= sub_ln1148_8_fu_2813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln703_2_reg_3326 <= sub_ln703_2_fu_1411_p2;
        sub_ln703_3_reg_3331 <= sub_ln703_3_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op133_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_16_reg_3280 <= frame_1_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op137_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_17_reg_3295 <= frame_2_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op141_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_18_reg_3310 <= frame_3_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op129_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_reg_3265 <= frame_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_0_3_4_fu_178 <= ap_phi_reg_pp0_iter3_window_val_V_0_3_3_75_reg_833;
        window_val_V_0_3_fu_182 <= ap_phi_reg_pp0_iter3_window_val_V_0_4_7_reg_819;
        window_val_V_1_3_4_fu_186 <= ap_phi_reg_pp0_iter3_window_val_V_1_3_3_74_reg_802;
        window_val_V_1_3_fu_190 <= ap_phi_reg_pp0_iter3_window_val_V_1_4_7_reg_788;
        window_val_V_2_1_1_fu_194 <= ap_phi_reg_pp0_iter3_window_val_V_2_1_3_73_reg_771;
        window_val_V_2_1_fu_198 <= ap_phi_reg_pp0_iter3_window_val_V_2_2_3_reg_754;
        window_val_V_2_2_2_reg_419 <= window_val_V_2_3_3_reg_704;
        window_val_V_2_3_4_reg_407 <= window_val_V_2_4_7_reg_688;
        window_val_V_3_3_4_fu_202 <= ap_phi_reg_pp0_iter3_window_val_V_3_3_3_72_reg_737;
        window_val_V_3_3_fu_206 <= ap_phi_reg_pp0_iter3_window_val_V_3_4_7_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_0_3_5_reg_3321 <= window_val_V_0_3_5_fu_1396_p3;
        window_val_V_1_3_5_reg_3316 <= window_val_V_1_3_5_fu_1388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_val_V_4_3_4_fu_210 <= ap_phi_mux_window_val_V_4_3_3_71_phi_fu_674_p8;
        window_val_V_4_3_fu_214 <= ap_phi_mux_window_val_V_4_4_7_phi_fu_660_p8;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_0_3_2_phi_fu_632_p8 = window_val_V_0_3_6_fu_1530_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_0_3_2_phi_fu_632_p8 = window_val_V_0_3_5_fu_1396_p3;
    end else begin
        ap_phi_mux_window_val_V_0_3_2_phi_fu_632_p8 = ap_phi_reg_pp0_iter2_window_val_V_0_3_2_reg_629;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8 = select_ln86_12_fu_1693_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8 = window_val_V_0_3_6_fu_1530_p3;
    end else begin
        ap_phi_mux_window_val_V_0_3_3_phi_fu_618_p8 = ap_phi_reg_pp0_iter2_window_val_V_0_3_3_reg_615;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_1_3_2_phi_fu_604_p8 = window_val_V_1_3_6_fu_1519_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_1_3_2_phi_fu_604_p8 = window_val_V_1_3_5_fu_1388_p3;
    end else begin
        ap_phi_mux_window_val_V_1_3_2_phi_fu_604_p8 = ap_phi_reg_pp0_iter2_window_val_V_1_3_2_reg_601;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8 = select_ln86_11_fu_1683_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8 = window_val_V_1_3_6_fu_1519_p3;
    end else begin
        ap_phi_mux_window_val_V_1_3_3_phi_fu_590_p8 = ap_phi_reg_pp0_iter2_window_val_V_1_3_3_reg_587;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_2_1_2_phi_fu_572_p8 = window_val_V_2_4_7_reg_688;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_2_1_2_phi_fu_572_p8 = window_val_V_2_3_3_reg_704;
    end else begin
        ap_phi_mux_window_val_V_2_1_2_phi_fu_572_p8 = ap_phi_reg_pp0_iter2_window_val_V_2_1_2_reg_569;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8 = window_val_V_2_3_5_fu_1377_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8 = window_val_V_2_4_7_reg_688;
    end else begin
        ap_phi_mux_window_val_V_2_1_3_phi_fu_557_p8 = ap_phi_reg_pp0_iter2_window_val_V_2_1_3_reg_554;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8 = window_val_V_2_3_fu_1508_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8 = window_val_V_2_3_5_fu_1377_p3;
    end else begin
        ap_phi_mux_window_val_V_2_2_1_phi_fu_543_p8 = ap_phi_reg_pp0_iter2_window_val_V_2_2_1_reg_540;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8 = select_ln86_10_fu_1673_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8 = window_val_V_2_3_fu_1508_p3;
    end else begin
        ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8 = ap_phi_reg_pp0_iter2_window_val_V_2_3_1_reg_527;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_3_3_2_phi_fu_516_p8 = window_val_V_3_3_6_fu_1497_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_3_3_2_phi_fu_516_p8 = window_val_V_3_3_5_fu_1369_p3;
    end else begin
        ap_phi_mux_window_val_V_3_3_2_phi_fu_516_p8 = ap_phi_reg_pp0_iter2_window_val_V_3_3_2_reg_513;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8 = select_ln86_9_fu_1663_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8 = window_val_V_3_3_6_fu_1497_p3;
    end else begin
        ap_phi_mux_window_val_V_3_3_3_phi_fu_502_p8 = ap_phi_reg_pp0_iter2_window_val_V_3_3_3_reg_499;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8 = window_val_V_4_3_6_fu_1486_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8 = window_val_V_4_3_5_fu_1361_p3;
    end else begin
        ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8 = ap_phi_reg_pp0_iter2_window_val_V_4_3_2_reg_486;
    end
end

always @ (*) begin
    if ((((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg)) | ((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg)) | ((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_4_3_3_71_phi_fu_674_p8 = ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8;
    end else if (((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_4_3_3_71_phi_fu_674_p8 = ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8;
    end else begin
        ap_phi_mux_window_val_V_4_3_3_71_phi_fu_674_p8 = ap_phi_reg_pp0_iter2_window_val_V_4_3_3_71_reg_671;
    end
end

always @ (*) begin
    if ((((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)) | ((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8 = select_ln86_fu_1653_p3;
    end else if (((icmp_ln80_reg_3197_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8 = window_val_V_4_3_6_fu_1486_p3;
    end else begin
        ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8 = ap_phi_reg_pp0_iter2_window_val_V_4_3_3_reg_473;
    end
end

always @ (*) begin
    if ((((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter1_reg)) | ((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg)) | ((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter1_reg)))) begin
        ap_phi_mux_window_val_V_4_4_7_phi_fu_660_p8 = select_ln86_13_fu_1842_p3;
    end else if (((icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_window_val_V_4_4_7_phi_fu_660_p8 = ap_phi_mux_window_val_V_4_3_3_phi_fu_476_p8;
    end else begin
        ap_phi_mux_window_val_V_4_4_7_phi_fu_660_p8 = ap_phi_reg_pp0_iter2_window_val_V_4_4_7_reg_657;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_reg_3153_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_164_reg_3149_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_reg_3153_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_0_ce1 = 1'b1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2686)) begin
        if ((1'd1 == and_ln86_reg_3153_pp0_iter1_reg)) begin
            buf_V_0_d0 = sext_ln95_fu_1320_p1;
        end else if (((tmp_164_reg_3149_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_reg_3153_pp0_iter1_reg))) begin
            buf_V_0_d0 = tmp_29_fu_1302_p3;
        end else begin
            buf_V_0_d0 = 'bx;
        end
    end else begin
        buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_reg_3153_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_164_reg_3149_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_reg_3153_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_0_we0 = 1'b1;
    end else begin
        buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_1_reg_3180_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_173_reg_3176_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_1_reg_3180_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2686)) begin
        if ((1'd1 == and_ln86_1_reg_3180_pp0_iter1_reg)) begin
            buf_V_1_d0 = sext_ln95_1_fu_1445_p1;
        end else if (((tmp_173_reg_3176_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_1_reg_3180_pp0_iter1_reg))) begin
            buf_V_1_d0 = tmp_32_fu_1427_p3;
        end else begin
            buf_V_1_d0 = 'bx;
        end
    end else begin
        buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_1_reg_3180_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_173_reg_3176_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_1_reg_3180_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_2_reg_3211_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_181_reg_3207_pp0_iter1_reg == 1'd0) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_2_reg_3211_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2692)) begin
        if ((1'd1 == and_ln86_2_reg_3211_pp0_iter1_reg)) begin
            buf_V_2_d0 = sext_ln95_2_fu_1612_p1;
        end else if (((tmp_181_reg_3207_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_2_reg_3211_pp0_iter1_reg))) begin
            buf_V_2_d0 = tmp_35_fu_1594_p3;
        end else begin
            buf_V_2_d0 = 'bx;
        end
    end else begin
        buf_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_2_reg_3211_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_181_reg_3207_pp0_iter1_reg == 1'd0) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_2_reg_3211_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_3_reg_3238_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_188_reg_3234_pp0_iter1_reg == 1'd0) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_3_reg_3238_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_3_ce1 = 1'b1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2697)) begin
        if ((1'd1 == and_ln86_3_reg_3238_pp0_iter1_reg)) begin
            buf_V_3_d0 = sext_ln95_3_fu_1801_p1;
        end else if (((tmp_188_reg_3234_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_3_reg_3238_pp0_iter1_reg))) begin
            buf_V_3_d0 = tmp_38_fu_1783_p3;
        end else begin
            buf_V_3_d0 = 'bx;
        end
    end else begin
        buf_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln86_3_reg_3238_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_188_reg_3234_pp0_iter1_reg == 1'd0) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln86_3_reg_3238_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_3_we0 = 1'b1;
    end else begin
        buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln86_1_reg_3180) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_1_V_V_blk_n = frame_1_V_V_empty_n;
    end else begin
        frame_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op133_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_1_V_V_read = 1'b1;
    end else begin
        frame_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_3197 == 1'd0) & (1'd1 == and_ln86_2_reg_3211) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_2_V_V_blk_n = frame_2_V_V_empty_n;
    end else begin
        frame_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op137_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_2_V_V_read = 1'b1;
    end else begin
        frame_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_1_reg_3224 == 1'd0) & (1'd1 == and_ln86_3_reg_3238) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_3_V_V_blk_n = frame_3_V_V_empty_n;
    end else begin
        frame_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op141_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_3_V_V_read = 1'b1;
    end else begin
        frame_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln86_reg_3153) & (icmp_ln70_reg_3130 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_V_V_blk_n = frame_V_V_empty_n;
    end else begin
        frame_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op129_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        frame_V_V_read = 1'b1;
    end else begin
        frame_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln125_6_reg_3247_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_6_reg_3247_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_1_V_V_blk_n = gradient_x_1_V_V_full_n;
    end else begin
        gradient_x_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op302_write_state5 == 1'b1)) begin
            gradient_x_1_V_V_din = select_ln1148_20_fu_1979_p3;
        end else if ((ap_predicate_op299_write_state5 == 1'b1)) begin
            gradient_x_1_V_V_din = 32'd0;
        end else begin
            gradient_x_1_V_V_din = 'bx;
        end
    end else begin
        gradient_x_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op302_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op299_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_x_1_V_V_write = 1'b1;
    end else begin
        gradient_x_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln135_reg_3166_pp0_iter7_reg) & (1'd0 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_2_V_V_blk_n = gradient_x_2_V_V_full_n;
    end else begin
        gradient_x_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) begin
            gradient_x_2_V_V_din = select_ln1148_8_fu_1943_p3;
        end else if ((ap_predicate_op277_write_state5 == 1'b1)) begin
            gradient_x_2_V_V_din = 32'd0;
        end else begin
            gradient_x_2_V_V_din = 'bx;
        end
    end else begin
        gradient_x_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op277_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_x_2_V_V_write = 1'b1;
    end else begin
        gradient_x_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln135_1_reg_3193_pp0_iter7_reg) & (1'd0 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_3_V_V_blk_n = gradient_x_3_V_V_full_n;
    end else begin
        gradient_x_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) begin
            gradient_x_3_V_V_din = select_ln1148_12_fu_1955_p3;
        end else if ((ap_predicate_op285_write_state5 == 1'b1)) begin
            gradient_x_3_V_V_din = 32'd0;
        end else begin
            gradient_x_3_V_V_din = 'bx;
        end
    end else begin
        gradient_x_3_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op285_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_x_3_V_V_write = 1'b1;
    end else begin
        gradient_x_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln125_4_reg_3220_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_4_reg_3220_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_V_V_blk_n = gradient_x_V_V_full_n;
    end else begin
        gradient_x_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op296_write_state5 == 1'b1)) begin
            gradient_x_V_V_din = select_ln1148_16_fu_1967_p3;
        end else if ((ap_predicate_op293_write_state5 == 1'b1)) begin
            gradient_x_V_V_din = 32'd0;
        end else begin
            gradient_x_V_V_din = 'bx;
        end
    end else begin
        gradient_x_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op296_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op293_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_x_V_V_write = 1'b1;
    end else begin
        gradient_x_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln125_6_reg_3247_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_6_reg_3247_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_1_V_V_blk_n = gradient_y_1_V_V_full_n;
    end else begin
        gradient_y_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op304_write_state5 == 1'b1)) begin
            gradient_y_1_V_V_din = select_ln1148_22_fu_1985_p3;
        end else if ((ap_predicate_op300_write_state5 == 1'b1)) begin
            gradient_y_1_V_V_din = 32'd0;
        end else begin
            gradient_y_1_V_V_din = 'bx;
        end
    end else begin
        gradient_y_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op304_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op300_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_y_1_V_V_write = 1'b1;
    end else begin
        gradient_y_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln135_reg_3166_pp0_iter7_reg) & (1'd0 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_2_V_V_blk_n = gradient_y_2_V_V_full_n;
    end else begin
        gradient_y_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) begin
            gradient_y_2_V_V_din = select_ln1148_10_fu_1949_p3;
        end else if ((ap_predicate_op278_write_state5 == 1'b1)) begin
            gradient_y_2_V_V_din = 32'd0;
        end else begin
            gradient_y_2_V_V_din = 'bx;
        end
    end else begin
        gradient_y_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op278_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_y_2_V_V_write = 1'b1;
    end else begin
        gradient_y_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln135_1_reg_3193_pp0_iter7_reg) & (1'd0 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_3_V_V_blk_n = gradient_y_3_V_V_full_n;
    end else begin
        gradient_y_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) begin
            gradient_y_3_V_V_din = select_ln1148_14_fu_1961_p3;
        end else if ((ap_predicate_op286_write_state5 == 1'b1)) begin
            gradient_y_3_V_V_din = 32'd0;
        end else begin
            gradient_y_3_V_V_din = 'bx;
        end
    end else begin
        gradient_y_3_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op286_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_y_3_V_V_write = 1'b1;
    end else begin
        gradient_y_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln125_4_reg_3220_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd1 == and_ln125_4_reg_3220_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_V_V_blk_n = gradient_y_V_V_full_n;
    end else begin
        gradient_y_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op298_write_state5 == 1'b1)) begin
            gradient_y_V_V_din = select_ln1148_18_fu_1973_p3;
        end else if ((ap_predicate_op294_write_state5 == 1'b1)) begin
            gradient_y_V_V_din = 32'd0;
        end else begin
            gradient_y_V_V_din = 'bx;
        end
    end else begin
        gradient_y_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op298_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op294_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_y_V_V_write = 1'b1;
    end else begin
        gradient_y_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2635_ce = 1'b1;
    end else begin
        grp_fu_2635_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2644_ce = 1'b1;
    end else begin
        grp_fu_2644_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2653_ce = 1'b1;
    end else begin
        grp_fu_2653_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2662_ce = 1'b1;
    end else begin
        grp_fu_2662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2671_ce = 1'b1;
    end else begin
        grp_fu_2671_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2680_ce = 1'b1;
    end else begin
        grp_fu_2680_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2689_ce = 1'b1;
    end else begin
        grp_fu_2689_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2698_ce = 1'b1;
    end else begin
        grp_fu_2698_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_10_fu_2308_p2 = ($signed(sext_ln703_15_fu_2276_p1) + $signed(sext_ln703_19_fu_2298_p1));

assign add_ln703_11_fu_2314_p2 = (add_ln703_10_fu_2308_p2 + add_ln703_9_fu_2302_p2);

assign add_ln703_12_fu_2410_p2 = ($signed(shl_ln703_9_fu_2377_p3) + $signed(sext_ln703_20_fu_2344_p1));

assign add_ln703_13_fu_1749_p2 = ($signed(sext_ln703_24_fu_1711_p1) + $signed(sext_ln703_27_fu_1745_p1));

assign add_ln703_14_fu_2416_p2 = (add_ln703_13_reg_3346 + add_ln703_12_fu_2410_p2);

assign add_ln703_15_fu_2421_p2 = ($signed(shl_ln703_11_fu_2402_p3) + $signed(sext_ln703_21_fu_2355_p1));

assign add_ln703_16_fu_1777_p2 = ($signed(sext_ln703_25_fu_1723_p1) + $signed(sext_ln703_29_fu_1773_p1));

assign add_ln703_17_fu_2427_p2 = (add_ln703_16_reg_3351 + add_ln703_15_fu_2421_p2);

assign add_ln703_18_fu_2536_p2 = ($signed(shl_ln703_13_fu_2490_p3) + $signed(sext_ln703_30_fu_2456_p1));

assign add_ln703_19_fu_1917_p2 = ($signed(sext_ln703_34_fu_1891_p1) + $signed(sext_ln703_37_fu_1913_p1));

assign add_ln703_1_fu_2123_p2 = ($signed(sext_ln703_4_fu_2090_p1) + $signed(sext_ln703_7_fu_2113_p1));

assign add_ln703_20_fu_2542_p2 = (add_ln703_19_reg_3377 + add_ln703_18_fu_2536_p2);

assign add_ln703_21_fu_2558_p2 = ($signed(shl_ln703_15_fu_2516_p3) + $signed(sext_ln703_31_fu_2468_p1));

assign add_ln703_22_fu_2564_p2 = ($signed(sext_ln703_35_fu_2532_p1) + $signed(sext_ln703_39_fu_2554_p1));

assign add_ln703_23_fu_2570_p2 = (add_ln703_22_fu_2564_p2 + add_ln703_21_fu_2558_p2);

assign add_ln703_2_fu_2129_p2 = (add_ln703_1_fu_2123_p2 + add_ln703_fu_2117_p2);

assign add_ln703_3_fu_2146_p2 = ($signed(shl_ln703_5_fu_2074_p3) + $signed(sext_ln703_1_fu_2026_p1));

assign add_ln703_4_fu_2152_p2 = ($signed(sext_ln703_5_fu_2102_p1) + $signed(sext_ln703_9_fu_2142_p1));

assign add_ln703_5_fu_2158_p2 = (add_ln703_4_fu_2152_p2 + add_ln703_3_fu_2146_p2);

assign add_ln703_6_fu_2280_p2 = ($signed(shl_ln703_1_fu_2234_p3) + $signed(sext_ln703_10_fu_2200_p1));

assign add_ln703_7_fu_1578_p2 = ($signed(sext_ln703_14_fu_1552_p1) + $signed(sext_ln703_17_fu_1574_p1));

assign add_ln703_8_fu_2286_p2 = (add_ln703_7_reg_3336 + add_ln703_6_fu_2280_p2);

assign add_ln703_9_fu_2302_p2 = ($signed(shl_ln703_7_fu_2260_p3) + $signed(sext_ln703_11_fu_2212_p1));

assign add_ln703_fu_2117_p2 = ($signed(shl_ln703_3_fu_2048_p3) + $signed(sext_ln703_fu_2014_p1));

assign add_ln70_1_fu_964_p2 = (r_reg_385 + 10'd1);

assign add_ln70_fu_886_p2 = (indvar_flatten_reg_374 + 18'd1);

assign add_ln72_fu_1296_p2 = (select_ln70_fu_956_p3 + 11'd4);

assign and_ln125_1_fu_1114_p2 = (xor_ln86_fu_1080_p2 & and_ln125_fu_1108_p2);

assign and_ln125_2_fu_1184_p2 = (xor_ln86_1_fu_1156_p2 & select_ln70_3_fu_1038_p3);

assign and_ln125_3_fu_1190_p2 = (icmp_ln125_1_fu_1178_p2 & and_ln125_2_fu_1184_p2);

assign and_ln125_4_fu_1240_p2 = (xor_ln86_2_fu_1228_p2 & and_ln125_fu_1108_p2);

assign and_ln125_5_fu_1284_p2 = (xor_ln86_3_fu_1266_p2 & select_ln70_3_fu_1038_p3);

assign and_ln125_6_fu_1290_p2 = (icmp_ln125_2_fu_1278_p2 & and_ln125_5_fu_1284_p2);

assign and_ln125_fu_1108_p2 = (select_ln70_3_fu_1038_p3 & icmp_ln125_fu_1102_p2);

assign and_ln135_1_fu_1202_p2 = (select_ln70_2_fu_1008_p3 & icmp_ln135_1_fu_1196_p2);

assign and_ln135_fu_1136_p2 = (select_ln70_2_fu_1008_p3 & icmp_ln135_fu_1130_p2);

assign and_ln86_1_fu_1162_p2 = (xor_ln86_1_fu_1156_p2 & select_ln70_1_fu_984_p3);

assign and_ln86_2_fu_1234_p2 = (xor_ln86_2_fu_1228_p2 & select_ln70_1_fu_984_p3);

assign and_ln86_3_fu_1272_p2 = (xor_ln86_3_fu_1266_p2 & select_ln70_1_fu_984_p3);

assign and_ln86_fu_1086_p2 = (xor_ln86_fu_1080_p2 & select_ln70_1_fu_984_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op304_write_state5 == 1'b1)) | ((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op300_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op302_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op298_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op294_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op296_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op293_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (ap_predicate_op286_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_x_3_V_V_full_n == 1'b0) & (ap_predicate_op285_write_state5 == 1'b1)) | ((gradient_x_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_y_2_V_V_full_n == 1'b0) & (ap_predicate_op278_write_state5 == 1'b1)) | ((gradient_y_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) | ((gradient_x_2_V_V_full_n == 1'b0) & (ap_predicate_op277_write_state5 == 1'b1)) | ((gradient_x_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((frame_3_V_V_empty_n == 1'b0) & (ap_predicate_op141_read_state3 == 1'b1)) | ((frame_2_V_V_empty_n == 1'b0) & (ap_predicate_op137_read_state3 == 1'b1)) | ((frame_1_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1)) | ((frame_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op304_write_state5 == 1'b1)) | ((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op300_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op302_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op298_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op294_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op296_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op293_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (ap_predicate_op286_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_x_3_V_V_full_n == 1'b0) & (ap_predicate_op285_write_state5 == 1'b1)) | ((gradient_x_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_y_2_V_V_full_n == 1'b0) & (ap_predicate_op278_write_state5 == 1'b1)) | ((gradient_y_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) | ((gradient_x_2_V_V_full_n == 1'b0) & (ap_predicate_op277_write_state5 == 1'b1)) | ((gradient_x_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((frame_3_V_V_empty_n == 1'b0) & (ap_predicate_op141_read_state3 == 1'b1)) | ((frame_2_V_V_empty_n == 1'b0) & (ap_predicate_op137_read_state3 == 1'b1)) | ((frame_1_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1)) | ((frame_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op304_write_state5 == 1'b1)) | ((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op300_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op302_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op298_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op294_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op296_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op293_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (ap_predicate_op286_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_x_3_V_V_full_n == 1'b0) & (ap_predicate_op285_write_state5 == 1'b1)) | ((gradient_x_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_y_2_V_V_full_n == 1'b0) & (ap_predicate_op278_write_state5 == 1'b1)) | ((gradient_y_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) | ((gradient_x_2_V_V_full_n == 1'b0) & (ap_predicate_op277_write_state5 == 1'b1)) | ((gradient_x_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((frame_3_V_V_empty_n == 1'b0) & (ap_predicate_op141_read_state3 == 1'b1)) | ((frame_2_V_V_empty_n == 1'b0) & (ap_predicate_op137_read_state3 == 1'b1)) | ((frame_1_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1)) | ((frame_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((frame_3_V_V_empty_n == 1'b0) & (ap_predicate_op141_read_state3 == 1'b1)) | ((frame_2_V_V_empty_n == 1'b0) & (ap_predicate_op137_read_state3 == 1'b1)) | ((frame_1_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1)) | ((frame_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter8 = (((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op304_write_state5 == 1'b1)) | ((gradient_y_1_V_V_full_n == 1'b0) & (ap_predicate_op300_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op302_write_state5 == 1'b1)) | ((gradient_x_1_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op298_write_state5 == 1'b1)) | ((gradient_y_V_V_full_n == 1'b0) & (ap_predicate_op294_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op296_write_state5 == 1'b1)) | ((gradient_x_V_V_full_n == 1'b0) & (ap_predicate_op293_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (ap_predicate_op286_write_state5 == 1'b1)) | ((gradient_y_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_x_3_V_V_full_n == 1'b0) & (ap_predicate_op285_write_state5 == 1'b1)) | ((gradient_x_3_V_V_full_n == 1'b0) & (1'd1 == and_ln125_3_reg_3189_pp0_iter7_reg)) | ((gradient_y_2_V_V_full_n == 1'b0) & (ap_predicate_op278_write_state5 == 1'b1)) | ((gradient_y_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)) | ((gradient_x_2_V_V_full_n == 1'b0) & (ap_predicate_op277_write_state5 == 1'b1)) | ((gradient_x_2_V_V_full_n == 1'b0) & (1'd1 == and_ln125_1_reg_3162_pp0_iter7_reg)));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1000 = ((tmp_173_reg_3176 == 1'd0) & (1'd0 == and_ln86_1_reg_3180) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_1005 = ((tmp_173_fu_1148_p3 == 1'd1) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'd0 == and_ln86_1_fu_1162_p2));
end

always @ (*) begin
    ap_condition_1015 = ((tmp_181_reg_3207 == 1'd0) & (icmp_ln80_reg_3197 == 1'd0) & (1'd0 == and_ln86_2_reg_3211) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_1020 = ((tmp_181_fu_1220_p3 == 1'd1) & (icmp_ln80_fu_1214_p2 == 1'd0) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'd0 == and_ln86_2_fu_1234_p2));
end

always @ (*) begin
    ap_condition_1083 = ((tmp_188_reg_3234 == 1'd0) & (icmp_ln80_1_reg_3224 == 1'd0) & (1'd0 == and_ln86_3_reg_3238) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_1088 = ((tmp_188_fu_1258_p3 == 1'd1) & (icmp_ln80_1_fu_1252_p2 == 1'd0) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'd0 == and_ln86_3_fu_1272_p2));
end

always @ (*) begin
    ap_condition_169 = ((icmp_ln80_reg_3197 == 1'd0) & (1'd1 == and_ln86_2_reg_3211) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_177 = ((icmp_ln80_1_reg_3224 == 1'd0) & (1'd1 == and_ln86_3_reg_3238) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_2686 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2692 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_3197_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2697 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_1_reg_3224_pp0_iter1_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_412 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_606 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_985 = ((tmp_164_reg_3149 == 1'd0) & (1'd0 == and_ln86_reg_3153) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_condition_990 = ((tmp_164_fu_1072_p3 == 1'd1) & (icmp_ln70_fu_944_p2 == 1'd0) & (1'd0 == and_ln86_fu_1086_p2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_window_val_V_0_3_3_75_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_0_4_7_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_1_3_3_74_reg_802 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_1_4_7_reg_788 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_2_1_3_73_reg_771 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_2_2_3_reg_754 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_3_3_3_72_reg_737 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_3_4_7_reg_723 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_4_4_1_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_4_4_2_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_4_4_3_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter0_window_val_V_4_4_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_0_3_2_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_0_3_3_reg_615 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_1_3_2_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_1_3_3_reg_587 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_1_2_reg_569 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_1_3_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_2_1_reg_540 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_3_1_reg_527 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_3_3_reg_704 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_2_4_7_reg_688 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_3_3_2_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_3_3_3_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_4_3_2_reg_486 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_4_3_3_71_reg_671 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_4_3_3_reg_473 = 'bx;

assign ap_phi_reg_pp0_iter2_window_val_V_4_4_7_reg_657 = 'bx;

always @ (*) begin
    ap_predicate_op129_read_state3 = ((1'd1 == and_ln86_reg_3153) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_predicate_op133_read_state3 = ((1'd1 == and_ln86_1_reg_3180) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_read_state3 = ((icmp_ln80_reg_3197 == 1'd0) & (1'd1 == and_ln86_2_reg_3211) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_read_state3 = ((icmp_ln80_1_reg_3224 == 1'd0) & (1'd1 == and_ln86_3_reg_3238) & (icmp_ln70_reg_3130 == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_write_state5 = ((1'd1 == and_ln135_reg_3166_pp0_iter7_reg) & (1'd0 == and_ln125_1_reg_3162_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op278_write_state5 = ((1'd1 == and_ln135_reg_3166_pp0_iter7_reg) & (1'd0 == and_ln125_1_reg_3162_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op285_write_state5 = ((1'd1 == and_ln135_1_reg_3193_pp0_iter7_reg) & (1'd0 == and_ln125_3_reg_3189_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op286_write_state5 = ((1'd1 == and_ln135_1_reg_3193_pp0_iter7_reg) & (1'd0 == and_ln125_3_reg_3189_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op293_write_state5 = ((select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op294_write_state5 = ((select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd0 == and_ln125_4_reg_3220_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op296_write_state5 = ((icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op298_write_state5 = ((icmp_ln80_reg_3197_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd1 == and_ln125_4_reg_3220_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op299_write_state5 = ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op300_write_state5 = ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (select_ln70_2_reg_3134_pp0_iter7_reg == 1'd1) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd0 == and_ln125_6_reg_3247_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op302_write_state5 = ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter7_reg));
end

always @ (*) begin
    ap_predicate_op304_write_state5 = ((icmp_ln80_1_reg_3224_pp0_iter7_reg == 1'd0) & (icmp_ln70_reg_3130_pp0_iter7_reg == 1'd0) & (1'd1 == and_ln125_6_reg_3247_pp0_iter7_reg));
end

assign ap_ready = internal_ap_ready;

assign brmerge_not_fu_938_p2 = (rev_fu_900_p2 & icmp123_fu_932_p2);

assign brmerge_not_mid1_fu_1032_p2 = (rev139_fu_978_p2 & icmp145_fu_1026_p2);

assign buf_V_0_address1 = zext_ln84_fu_1064_p1;

assign buf_V_1_address1 = zext_ln84_fu_1064_p1;

assign buf_V_2_address1 = zext_ln84_fu_1064_p1;

assign buf_V_3_address1 = zext_ln84_fu_1064_p1;

assign grp_fu_2635_p1 = 65'd5726623062;

assign grp_fu_2644_p1 = 65'd5726623062;

assign grp_fu_2653_p1 = 65'd5726623062;

assign grp_fu_2662_p1 = 65'd5726623062;

assign grp_fu_2671_p1 = 65'd5726623062;

assign grp_fu_2680_p1 = 65'd5726623062;

assign grp_fu_2689_p1 = 65'd5726623062;

assign grp_fu_2698_p1 = 65'd5726623062;

assign grp_fu_850_p4 = {{buf_V_0_load_reg_3256[127:32]}};

assign grp_fu_859_p4 = {{buf_V_1_load_reg_3271[127:32]}};

assign grp_fu_868_p4 = {{buf_V_2_load_reg_3286[127:32]}};

assign grp_fu_877_p4 = {{buf_V_3_load_reg_3301[127:32]}};

assign icmp123_fu_932_p2 = ((tmp_160_fu_922_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp142_fu_1002_p2 = ((tmp_162_fu_992_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp145_fu_1026_p2 = ((tmp_163_fu_1016_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_916_p2 = ((tmp_159_fu_906_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_1178_p2 = ((tmp_174_fu_1168_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln125_2_fu_1278_p2 = ((or_ln78_2_fu_1246_p2 != 11'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1102_p2 = ((tmp_165_fu_1092_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln135_1_fu_1196_p2 = ((or_ln78_fu_1142_p2 != 11'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1130_p2 = ((tmp_172_fu_1120_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_944_p2 = ((indvar_flatten_reg_374 == 18'd132098) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_950_p2 = ((c_reg_396 < 11'd1026) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_1252_p2 = ((or_ln78_2_fu_1246_p2 > 11'd1025) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_1214_p2 = ((or_ln78_1_fu_1208_p2 > 11'd1025) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1054_p4 = {{select_ln70_fu_956_p3[9:2]}};

assign or_ln78_1_fu_1208_p2 = (select_ln70_fu_956_p3 | 11'd2);

assign or_ln78_2_fu_1246_p2 = (select_ln70_fu_956_p3 | 11'd3);

assign or_ln78_fu_1142_p2 = (select_ln70_fu_956_p3 | 11'd1);

assign rev139_fu_978_p2 = (tmp_161_fu_970_p3 ^ 1'd1);

assign rev_fu_900_p2 = (tmp_158_fu_892_p3 ^ 1'd1);

assign select_ln1148_10_fu_1949_p3 = ((tmp_169_reg_3403_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_10_reg_3610 : sext_ln1148_16_reg_3605);

assign select_ln1148_11_fu_2876_p3 = ((tmp_175_reg_3419_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_18_fu_2869_p1 : sext_ln1148_19_fu_2873_p1);

assign select_ln1148_12_fu_1955_p3 = ((tmp_175_reg_3419_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_12_reg_3620 : sext_ln1148_19_reg_3615);

assign select_ln1148_13_fu_2911_p3 = ((tmp_178_reg_3425_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_21_fu_2904_p1 : sext_ln1148_22_fu_2908_p1);

assign select_ln1148_14_fu_1961_p3 = ((tmp_178_reg_3425_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_14_reg_3630 : sext_ln1148_22_reg_3625);

assign select_ln1148_15_fu_2946_p3 = ((tmp_182_reg_3441_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_24_fu_2939_p1 : sext_ln1148_25_fu_2943_p1);

assign select_ln1148_16_fu_1967_p3 = ((tmp_182_reg_3441_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_16_reg_3640 : sext_ln1148_25_reg_3635);

assign select_ln1148_17_fu_2981_p3 = ((tmp_185_reg_3447_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_27_fu_2974_p1 : sext_ln1148_28_fu_2978_p1);

assign select_ln1148_18_fu_1973_p3 = ((tmp_185_reg_3447_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_18_reg_3650 : sext_ln1148_28_reg_3645);

assign select_ln1148_19_fu_3016_p3 = ((tmp_189_reg_3463_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_30_fu_3009_p1 : sext_ln1148_31_fu_3013_p1);

assign select_ln1148_20_fu_1979_p3 = ((tmp_189_reg_3463_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_20_reg_3660 : sext_ln1148_31_reg_3655);

assign select_ln1148_21_fu_3051_p3 = ((tmp_192_reg_3469_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_33_fu_3044_p1 : sext_ln1148_34_fu_3048_p1);

assign select_ln1148_22_fu_1985_p3 = ((tmp_192_reg_3469_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_22_reg_3670 : sext_ln1148_34_reg_3665);

assign select_ln1148_8_fu_1943_p3 = ((tmp_166_reg_3397_pp0_iter7_reg[0:0] == 1'b1) ? sub_ln1148_8_reg_3600 : sext_ln1148_13_reg_3595);

assign select_ln1148_9_fu_2841_p3 = ((tmp_169_reg_3403_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_15_fu_2834_p1 : sext_ln1148_16_fu_2838_p1);

assign select_ln1148_fu_2806_p3 = ((tmp_166_reg_3397_pp0_iter6_reg[0:0] == 1'b1) ? sext_ln1148_12_fu_2799_p1 : sext_ln1148_13_fu_2803_p1);

assign select_ln70_1_fu_984_p3 = ((icmp_ln72_fu_950_p2[0:0] == 1'b1) ? rev_fu_900_p2 : rev139_fu_978_p2);

assign select_ln70_2_fu_1008_p3 = ((icmp_ln72_fu_950_p2[0:0] == 1'b1) ? icmp_fu_916_p2 : icmp142_fu_1002_p2);

assign select_ln70_3_fu_1038_p3 = ((icmp_ln72_fu_950_p2[0:0] == 1'b1) ? brmerge_not_fu_938_p2 : brmerge_not_mid1_fu_1032_p2);

assign select_ln70_4_fu_1046_p3 = ((icmp_ln72_fu_950_p2[0:0] == 1'b1) ? r_reg_385 : add_ln70_1_fu_964_p2);

assign select_ln70_fu_956_p3 = ((icmp_ln72_fu_950_p2[0:0] == 1'b1) ? c_reg_396 : 11'd0);

assign select_ln86_10_fu_1673_p3 = ((and_ln86_2_reg_3211_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_2_4_2_fu_1635_p4 : 17'd0);

assign select_ln86_11_fu_1683_p3 = ((and_ln86_2_reg_3211_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_1_4_2_fu_1626_p4 : 17'd0);

assign select_ln86_12_fu_1693_p3 = ((and_ln86_2_reg_3211_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_0_4_2_fu_1617_p4 : 17'd0);

assign select_ln86_13_fu_1842_p3 = ((and_ln86_3_reg_3238_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_window_val_V_4_4_3_reg_643 : 17'd0);

assign select_ln86_14_fu_1852_p3 = ((and_ln86_3_reg_3238_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_3_4_3_fu_1833_p4 : 17'd0);

assign select_ln86_15_fu_1859_p3 = ((and_ln86_3_reg_3238_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_2_4_3_fu_1824_p4 : 17'd0);

assign select_ln86_16_fu_1869_p3 = ((and_ln86_3_reg_3238_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_1_4_3_fu_1815_p4 : 17'd0);

assign select_ln86_17_fu_1876_p3 = ((and_ln86_3_reg_3238_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_0_4_3_fu_1806_p4 : 17'd0);

assign select_ln86_9_fu_1663_p3 = ((and_ln86_2_reg_3211_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_3_4_2_fu_1644_p4 : 17'd0);

assign select_ln86_fu_1653_p3 = ((and_ln86_2_reg_3211_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_window_val_V_4_4_2_reg_459 : 17'd0);

assign sext_ln1148_12_fu_2799_p1 = $signed(tmp_167_fu_2789_p4);

assign sext_ln1148_13_fu_2803_p1 = $signed(tmp_168_reg_3520);

assign sext_ln1148_15_fu_2834_p1 = $signed(tmp_170_fu_2824_p4);

assign sext_ln1148_16_fu_2838_p1 = $signed(tmp_171_reg_3530);

assign sext_ln1148_18_fu_2869_p1 = $signed(tmp_176_fu_2859_p4);

assign sext_ln1148_19_fu_2873_p1 = $signed(tmp_177_reg_3540);

assign sext_ln1148_21_fu_2904_p1 = $signed(tmp_179_fu_2894_p4);

assign sext_ln1148_22_fu_2908_p1 = $signed(tmp_180_reg_3550);

assign sext_ln1148_24_fu_2939_p1 = $signed(tmp_183_fu_2929_p4);

assign sext_ln1148_25_fu_2943_p1 = $signed(tmp_184_reg_3560);

assign sext_ln1148_27_fu_2974_p1 = $signed(tmp_186_fu_2964_p4);

assign sext_ln1148_28_fu_2978_p1 = $signed(tmp_187_reg_3570);

assign sext_ln1148_30_fu_3009_p1 = $signed(tmp_190_fu_2999_p4);

assign sext_ln1148_31_fu_3013_p1 = $signed(tmp_191_reg_3580);

assign sext_ln1148_33_fu_3044_p1 = $signed(tmp_193_fu_3034_p4);

assign sext_ln1148_34_fu_3048_p1 = $signed(tmp_194_reg_3590);

assign sext_ln703_10_fu_2200_p1 = $signed(tmp_117_fu_2192_p3);

assign sext_ln703_11_fu_2212_p1 = $signed(tmp_118_fu_2204_p3);

assign sext_ln703_12_fu_2224_p1 = $signed(shl_ln703_s_fu_2216_p3);

assign sext_ln703_13_fu_2250_p1 = $signed(shl_ln703_6_fu_2242_p3);

assign sext_ln703_14_fu_1552_p1 = $signed(tmp_119_fu_1544_p3);

assign sext_ln703_15_fu_2276_p1 = $signed(tmp_120_fu_2268_p3);

assign sext_ln703_16_fu_1556_p1 = window_val_V_2_3_fu_1508_p3;

assign sext_ln703_17_fu_1574_p1 = $signed(tmp_121_fu_1566_p3);

assign sext_ln703_18_fu_1584_p0 = window_val_V_4_3_fu_214;

assign sext_ln703_18_fu_1584_p1 = sext_ln703_18_fu_1584_p0;

assign sext_ln703_19_fu_2298_p1 = $signed(tmp_122_fu_2291_p3);

assign sext_ln703_1_fu_2026_p1 = $signed(tmp_112_fu_2018_p3);

assign sext_ln703_20_fu_2344_p1 = $signed(tmp_123_fu_2336_p3);

assign sext_ln703_21_fu_2355_p1 = $signed(tmp_124_fu_2348_p3);

assign sext_ln703_22_fu_2367_p1 = $signed(shl_ln703_8_fu_2359_p3);

assign sext_ln703_23_fu_2392_p1 = $signed(shl_ln703_10_fu_2385_p3);

assign sext_ln703_24_fu_1711_p1 = $signed(tmp_125_fu_1703_p3);

assign sext_ln703_25_fu_1723_p1 = $signed(tmp_126_fu_1715_p3);

assign sext_ln703_26_fu_1727_p1 = select_ln86_10_fu_1673_p3;

assign sext_ln703_27_fu_1745_p1 = $signed(tmp_127_fu_1737_p3);

assign sext_ln703_28_fu_1755_p1 = window_val_V_4_3_5_fu_1361_p3;

assign sext_ln703_29_fu_1773_p1 = $signed(tmp_128_fu_1765_p3);

assign sext_ln703_2_fu_2038_p1 = $signed(shl_ln703_2_fu_2030_p3);

assign sext_ln703_30_fu_2456_p1 = $signed(tmp_129_fu_2448_p3);

assign sext_ln703_31_fu_2468_p1 = $signed(tmp_130_fu_2460_p3);

assign sext_ln703_32_fu_2480_p1 = $signed(shl_ln703_12_fu_2472_p3);

assign sext_ln703_33_fu_2506_p1 = $signed(shl_ln703_14_fu_2498_p3);

assign sext_ln703_34_fu_1891_p1 = $signed(tmp_131_fu_1883_p3);

assign sext_ln703_35_fu_2532_p1 = $signed(tmp_132_fu_2524_p3);

assign sext_ln703_36_fu_1895_p1 = select_ln86_15_fu_1859_p3;

assign sext_ln703_37_fu_1913_p1 = $signed(tmp_133_fu_1905_p3);

assign sext_ln703_38_fu_1923_p1 = ap_phi_mux_window_val_V_4_3_2_phi_fu_489_p8;

assign sext_ln703_39_fu_2554_p1 = $signed(tmp_134_fu_2547_p3);

assign sext_ln703_3_fu_2064_p1 = $signed(shl_ln703_4_fu_2056_p3);

assign sext_ln703_4_fu_2090_p1 = $signed(tmp_113_fu_2082_p3);

assign sext_ln703_5_fu_2102_p1 = $signed(tmp_114_fu_2094_p3);

assign sext_ln703_6_fu_1407_p1 = window_val_V_2_3_5_fu_1377_p3;

assign sext_ln703_7_fu_2113_p1 = $signed(tmp_115_fu_2106_p3);

assign sext_ln703_8_fu_1417_p0 = window_val_V_4_3_4_fu_210;

assign sext_ln703_8_fu_1417_p1 = sext_ln703_8_fu_1417_p0;

assign sext_ln703_9_fu_2142_p1 = $signed(tmp_116_fu_2135_p3);

assign sext_ln703_fu_2014_p1 = $signed(tmp_111_fu_2006_p3);

assign sext_ln95_1_fu_1445_p1 = $signed(tmp_8_fu_1436_p4);

assign sext_ln95_2_fu_1612_p1 = $signed(tmp_9_fu_1603_p4);

assign sext_ln95_3_fu_1801_p1 = $signed(tmp_10_fu_1792_p4);

assign sext_ln95_fu_1320_p1 = $signed(tmp_7_fu_1311_p4);

assign shl_ln703_10_fu_2385_p3 = {{window_val_V_1_3_5_reg_3316}, {3'd0}};

assign shl_ln703_11_fu_2402_p3 = {{sub_ln703_9_fu_2396_p2}, {11'd0}};

assign shl_ln703_12_fu_2472_p3 = {{window_val_V_2_1_3_reg_554}, {3'd0}};

assign shl_ln703_13_fu_2490_p3 = {{sub_ln703_12_fu_2484_p2}, {11'd0}};

assign shl_ln703_14_fu_2498_p3 = {{window_val_V_1_3_2_reg_601}, {3'd0}};

assign shl_ln703_15_fu_2516_p3 = {{sub_ln703_13_fu_2510_p2}, {11'd0}};

assign shl_ln703_1_fu_2234_p3 = {{sub_ln703_4_fu_2228_p2}, {11'd0}};

assign shl_ln703_2_fu_2030_p3 = {{window_val_V_2_1_fu_198}, {3'd0}};

assign shl_ln703_3_fu_2048_p3 = {{sub_ln703_fu_2042_p2}, {11'd0}};

assign shl_ln703_4_fu_2056_p3 = {{window_val_V_1_3_4_fu_186}, {3'd0}};

assign shl_ln703_5_fu_2074_p3 = {{sub_ln703_1_fu_2068_p2}, {11'd0}};

assign shl_ln703_6_fu_2242_p3 = {{window_val_V_1_3_fu_190}, {3'd0}};

assign shl_ln703_7_fu_2260_p3 = {{sub_ln703_5_fu_2254_p2}, {11'd0}};

assign shl_ln703_8_fu_2359_p3 = {{window_val_V_2_3_4_reg_407}, {3'd0}};

assign shl_ln703_9_fu_2377_p3 = {{sub_ln703_8_fu_2371_p2}, {11'd0}};

assign shl_ln703_s_fu_2216_p3 = {{window_val_V_2_2_2_reg_419}, {3'd0}};

assign start_out = real_start;

assign sub_ln1148_10_fu_2848_p2 = (32'd0 - select_ln1148_9_fu_2841_p3);

assign sub_ln1148_11_fu_2854_p2 = (65'd0 - mul_ln1148_5_reg_3535);

assign sub_ln1148_12_fu_2883_p2 = (32'd0 - select_ln1148_11_fu_2876_p3);

assign sub_ln1148_13_fu_2889_p2 = (65'd0 - mul_ln1148_6_reg_3545);

assign sub_ln1148_14_fu_2918_p2 = (32'd0 - select_ln1148_13_fu_2911_p3);

assign sub_ln1148_15_fu_2924_p2 = (65'd0 - mul_ln1148_7_reg_3555);

assign sub_ln1148_16_fu_2953_p2 = (32'd0 - select_ln1148_15_fu_2946_p3);

assign sub_ln1148_17_fu_2959_p2 = (65'd0 - mul_ln1148_8_reg_3565);

assign sub_ln1148_18_fu_2988_p2 = (32'd0 - select_ln1148_17_fu_2981_p3);

assign sub_ln1148_19_fu_2994_p2 = (65'd0 - mul_ln1148_9_reg_3575);

assign sub_ln1148_20_fu_3023_p2 = (32'd0 - select_ln1148_19_fu_3016_p3);

assign sub_ln1148_21_fu_3029_p2 = (65'd0 - mul_ln1148_10_reg_3585);

assign sub_ln1148_22_fu_3058_p2 = (32'd0 - select_ln1148_21_fu_3051_p3);

assign sub_ln1148_8_fu_2813_p2 = (32'd0 - select_ln1148_fu_2806_p3);

assign sub_ln1148_9_fu_2819_p2 = (65'd0 - mul_ln1148_4_reg_3525);

assign sub_ln1148_fu_2784_p2 = (65'd0 - mul_ln1148_reg_3515);

assign sub_ln703_10_fu_1731_p2 = ($signed(18'd0) - $signed(sext_ln703_26_fu_1727_p1));

assign sub_ln703_11_fu_1759_p2 = ($signed(18'd0) - $signed(sext_ln703_28_fu_1755_p1));

assign sub_ln703_12_fu_2484_p2 = ($signed(21'd0) - $signed(sext_ln703_32_fu_2480_p1));

assign sub_ln703_13_fu_2510_p2 = ($signed(21'd0) - $signed(sext_ln703_33_fu_2506_p1));

assign sub_ln703_14_fu_1899_p2 = ($signed(18'd0) - $signed(sext_ln703_36_fu_1895_p1));

assign sub_ln703_15_fu_1927_p2 = ($signed(18'd0) - $signed(sext_ln703_38_fu_1923_p1));

assign sub_ln703_1_fu_2068_p2 = ($signed(21'd0) - $signed(sext_ln703_3_fu_2064_p1));

assign sub_ln703_2_fu_1411_p2 = ($signed(18'd0) - $signed(sext_ln703_6_fu_1407_p1));

assign sub_ln703_3_fu_1421_p2 = ($signed(18'd0) - $signed(sext_ln703_8_fu_1417_p1));

assign sub_ln703_4_fu_2228_p2 = ($signed(21'd0) - $signed(sext_ln703_12_fu_2224_p1));

assign sub_ln703_5_fu_2254_p2 = ($signed(21'd0) - $signed(sext_ln703_13_fu_2250_p1));

assign sub_ln703_6_fu_1560_p2 = ($signed(18'd0) - $signed(sext_ln703_16_fu_1556_p1));

assign sub_ln703_7_fu_1588_p2 = ($signed(18'd0) - $signed(sext_ln703_18_fu_1584_p1));

assign sub_ln703_8_fu_2371_p2 = ($signed(21'd0) - $signed(sext_ln703_22_fu_2367_p1));

assign sub_ln703_9_fu_2396_p2 = ($signed(21'd0) - $signed(sext_ln703_23_fu_2392_p1));

assign sub_ln703_fu_2042_p2 = ($signed(21'd0) - $signed(sext_ln703_2_fu_2038_p1));

assign tmp_10_fu_1792_p4 = {{{tmp_V_18_reg_3310}, {11'd0}}, {grp_fu_877_p4}};

assign tmp_111_fu_2006_p3 = {{window_val_V_2_1_1_fu_194}, {11'd0}};

assign tmp_112_fu_2018_p3 = {{window_val_V_0_3_4_fu_178}, {11'd0}};

assign tmp_113_fu_2082_p3 = {{window_val_V_2_3_4_reg_407}, {14'd0}};

assign tmp_114_fu_2094_p3 = {{window_val_V_3_3_4_fu_202}, {14'd0}};

assign tmp_115_fu_2106_p3 = {{sub_ln703_2_reg_3326}, {11'd0}};

assign tmp_116_fu_2135_p3 = {{sub_ln703_3_reg_3331}, {11'd0}};

assign tmp_117_fu_2192_p3 = {{window_val_V_2_1_fu_198}, {11'd0}};

assign tmp_118_fu_2204_p3 = {{window_val_V_0_3_fu_182}, {11'd0}};

assign tmp_119_fu_1544_p3 = {{window_val_V_2_3_5_fu_1377_p3}, {14'd0}};

assign tmp_120_fu_2268_p3 = {{window_val_V_3_3_fu_206}, {14'd0}};

assign tmp_121_fu_1566_p3 = {{sub_ln703_6_fu_1560_p2}, {11'd0}};

assign tmp_122_fu_2291_p3 = {{sub_ln703_7_reg_3341}, {11'd0}};

assign tmp_123_fu_2336_p3 = {{window_val_V_2_2_2_reg_419}, {11'd0}};

assign tmp_124_fu_2348_p3 = {{window_val_V_0_3_5_reg_3321}, {11'd0}};

assign tmp_125_fu_1703_p3 = {{window_val_V_2_3_fu_1508_p3}, {14'd0}};

assign tmp_126_fu_1715_p3 = {{window_val_V_3_3_5_fu_1369_p3}, {14'd0}};

assign tmp_127_fu_1737_p3 = {{sub_ln703_10_fu_1731_p2}, {11'd0}};

assign tmp_128_fu_1765_p3 = {{sub_ln703_11_fu_1759_p2}, {11'd0}};

assign tmp_129_fu_2448_p3 = {{window_val_V_2_1_2_reg_569}, {11'd0}};

assign tmp_130_fu_2460_p3 = {{window_val_V_0_3_2_reg_629}, {11'd0}};

assign tmp_131_fu_1883_p3 = {{ap_phi_mux_window_val_V_2_3_1_phi_fu_530_p8}, {14'd0}};

assign tmp_132_fu_2524_p3 = {{window_val_V_3_3_2_reg_513}, {14'd0}};

assign tmp_133_fu_1905_p3 = {{sub_ln703_14_fu_1899_p2}, {11'd0}};

assign tmp_134_fu_2547_p3 = {{sub_ln703_15_reg_3382}, {11'd0}};

assign tmp_158_fu_892_p3 = r_reg_385[32'd9];

assign tmp_159_fu_906_p4 = {{r_reg_385[9:1]}};

assign tmp_160_fu_922_p4 = {{r_reg_385[9:2]}};

assign tmp_161_fu_970_p3 = add_ln70_1_fu_964_p2[32'd9];

assign tmp_162_fu_992_p4 = {{add_ln70_1_fu_964_p2[9:1]}};

assign tmp_163_fu_1016_p4 = {{add_ln70_1_fu_964_p2[9:2]}};

assign tmp_164_fu_1072_p3 = select_ln70_fu_956_p3[32'd10];

assign tmp_165_fu_1092_p4 = {{select_ln70_fu_956_p3[10:2]}};

assign tmp_167_fu_2789_p4 = {{sub_ln1148_fu_2784_p2[64:36]}};

assign tmp_170_fu_2824_p4 = {{sub_ln1148_9_fu_2819_p2[64:36]}};

assign tmp_172_fu_1120_p4 = {{select_ln70_fu_956_p3[10:1]}};

assign tmp_173_fu_1148_p3 = or_ln78_fu_1142_p2[32'd10];

assign tmp_174_fu_1168_p4 = {{or_ln78_fu_1142_p2[10:2]}};

assign tmp_176_fu_2859_p4 = {{sub_ln1148_11_fu_2854_p2[64:36]}};

assign tmp_179_fu_2894_p4 = {{sub_ln1148_13_fu_2889_p2[64:36]}};

assign tmp_181_fu_1220_p3 = or_ln78_1_fu_1208_p2[32'd10];

assign tmp_183_fu_2929_p4 = {{sub_ln1148_15_fu_2924_p2[64:36]}};

assign tmp_186_fu_2964_p4 = {{sub_ln1148_17_fu_2959_p2[64:36]}};

assign tmp_188_fu_1258_p3 = or_ln78_2_fu_1246_p2[32'd10];

assign tmp_190_fu_2999_p4 = {{sub_ln1148_19_fu_2994_p2[64:36]}};

assign tmp_193_fu_3034_p4 = {{sub_ln1148_21_fu_3029_p2[64:36]}};

assign tmp_29_fu_1302_p3 = {{32'd0}, {grp_fu_850_p4}};

assign tmp_32_fu_1427_p3 = {{32'd0}, {grp_fu_859_p4}};

assign tmp_35_fu_1594_p3 = {{32'd0}, {grp_fu_868_p4}};

assign tmp_38_fu_1783_p3 = {{32'd0}, {grp_fu_877_p4}};

assign tmp_7_fu_1311_p4 = {{{tmp_V_reg_3265}, {11'd0}}, {grp_fu_850_p4}};

assign tmp_8_fu_1436_p4 = {{{tmp_V_16_reg_3280}, {11'd0}}, {grp_fu_859_p4}};

assign tmp_9_fu_1603_p4 = {{{tmp_V_17_reg_3295}, {11'd0}}, {grp_fu_868_p4}};

assign window_val_V_0_3_5_fu_1396_p3 = ((and_ln86_reg_3153_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_0_4_fu_1325_p4 : 17'd0);

assign window_val_V_0_3_6_fu_1530_p3 = ((and_ln86_1_reg_3180_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_0_4_1_fu_1450_p4 : 17'd0);

assign window_val_V_0_4_1_fu_1450_p4 = {{buf_V_1_load_reg_3271[27:11]}};

assign window_val_V_0_4_2_fu_1617_p4 = {{buf_V_2_load_reg_3286[27:11]}};

assign window_val_V_0_4_3_fu_1806_p4 = {{buf_V_3_load_reg_3301[27:11]}};

assign window_val_V_0_4_fu_1325_p4 = {{buf_V_0_load_reg_3256[27:11]}};

assign window_val_V_1_3_5_fu_1388_p3 = ((and_ln86_reg_3153_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_1_4_fu_1334_p4 : 17'd0);

assign window_val_V_1_3_6_fu_1519_p3 = ((and_ln86_1_reg_3180_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_1_4_1_fu_1459_p4 : 17'd0);

assign window_val_V_1_4_1_fu_1459_p4 = {{buf_V_1_load_reg_3271[59:43]}};

assign window_val_V_1_4_2_fu_1626_p4 = {{buf_V_2_load_reg_3286[59:43]}};

assign window_val_V_1_4_3_fu_1815_p4 = {{buf_V_3_load_reg_3301[59:43]}};

assign window_val_V_1_4_fu_1334_p4 = {{buf_V_0_load_reg_3256[59:43]}};

assign window_val_V_2_3_5_fu_1377_p3 = ((and_ln86_reg_3153_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_2_4_fu_1343_p4 : 17'd0);

assign window_val_V_2_3_fu_1508_p3 = ((and_ln86_1_reg_3180_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_2_4_1_fu_1468_p4 : 17'd0);

assign window_val_V_2_4_1_fu_1468_p4 = {{buf_V_1_load_reg_3271[91:75]}};

assign window_val_V_2_4_2_fu_1635_p4 = {{buf_V_2_load_reg_3286[91:75]}};

assign window_val_V_2_4_3_fu_1824_p4 = {{buf_V_3_load_reg_3301[91:75]}};

assign window_val_V_2_4_fu_1343_p4 = {{buf_V_0_load_reg_3256[91:75]}};

assign window_val_V_3_3_5_fu_1369_p3 = ((and_ln86_reg_3153_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_3_4_fu_1352_p4 : 17'd0);

assign window_val_V_3_3_6_fu_1497_p3 = ((and_ln86_1_reg_3180_pp0_iter1_reg[0:0] == 1'b1) ? window_val_V_3_4_1_fu_1477_p4 : 17'd0);

assign window_val_V_3_4_1_fu_1477_p4 = {{buf_V_1_load_reg_3271[123:107]}};

assign window_val_V_3_4_2_fu_1644_p4 = {{buf_V_2_load_reg_3286[123:107]}};

assign window_val_V_3_4_3_fu_1833_p4 = {{buf_V_3_load_reg_3301[123:107]}};

assign window_val_V_3_4_fu_1352_p4 = {{buf_V_0_load_reg_3256[123:107]}};

assign window_val_V_4_3_5_fu_1361_p3 = ((and_ln86_reg_3153_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_window_val_V_4_4_reg_431 : 17'd0);

assign window_val_V_4_3_6_fu_1486_p3 = ((and_ln86_1_reg_3180_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_window_val_V_4_4_1_reg_445 : 17'd0);

assign xor_ln86_1_fu_1156_p2 = (tmp_173_fu_1148_p3 ^ 1'd1);

assign xor_ln86_2_fu_1228_p2 = (tmp_181_fu_1220_p3 ^ 1'd1);

assign xor_ln86_3_fu_1266_p2 = (tmp_188_fu_1258_p3 ^ 1'd1);

assign xor_ln86_fu_1080_p2 = (tmp_164_fu_1072_p3 ^ 1'd1);

assign zext_ln84_fu_1064_p1 = lshr_ln_fu_1054_p4;

always @ (posedge ap_clk) begin
    add_ln703_7_reg_3336[10:0] <= 11'b00000000000;
    add_ln703_13_reg_3346[10:0] <= 11'b00000000000;
    add_ln703_16_reg_3351[10:0] <= 11'b00000000000;
    add_ln703_19_reg_3377[10:0] <= 11'b00000000000;
    add_ln703_2_reg_3387[10:0] <= 11'b00000000000;
    add_ln703_5_reg_3392[10:0] <= 11'b00000000000;
    add_ln703_8_reg_3409[10:0] <= 11'b00000000000;
    add_ln703_11_reg_3414[10:0] <= 11'b00000000000;
    add_ln703_14_reg_3431[10:0] <= 11'b00000000000;
    add_ln703_17_reg_3436[10:0] <= 11'b00000000000;
    add_ln703_20_reg_3453[10:0] <= 11'b00000000000;
    add_ln703_23_reg_3458[10:0] <= 11'b00000000000;
end

endmodule //optical_flow_gradient_xy_calc
