#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

/*=================CMUCAL version: LASSEN================================*/

/*====================The section of SFR Block===================*/
enum sfr_block_id {
	APM = SFR_BLOCK_TYPE,
	CAM,
	CMU,
	CORE,
	CPUCL0,
	CPUCL1,
	CPUCL2,
	DISPAUD,
	FSYS,
	G3D,
	ISP,
	MFCMSCL,
	MIF,
	MIF1,
	PERI,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

/*====================The section of SFR===================*/
enum sfr_id {
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER = SFR_TYPE,
	PLL_CON2_MUX_CLKCMU_APM_BUS_USER,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_SYS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_INTMEM,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_NORET_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT0,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_AP_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_CP_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MP_APBSEMA_HWACG_2CH_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_CPU,
	CLK_CON_DIV_DIV_CLK_APM_I2C,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I2C_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TOP_RTC_QCH,
	QCH_CON_APM_QCH_CPU,
	QCH_CON_APM_QCH_INTMEM,
	QCH_CON_APM_QCH_DBG,
	QCH_CON_APM_QCH_SYS,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_I2C_APM_QCH,
	QCH_CON_IP_BATCHER_AP_QCH,
	QCH_CON_IP_BATCHER_CP_QCH,
	QCH_CON_LHM_AXI_P_ALIVE_QCH,
	QCH_CON_LHS_AXI_D_ALIVE_QCH,
	QCH_CON_MAILBOX_APM2AP_QCH,
	QCH_CON_MAILBOX_APM2CP_QCH,
	QCH_CON_MAILBOX_APM2GNSS_QCH,
	QCH_CON_MAILBOX_APM2WLBT_QCH,
	QCH_CON_MP_APBSEMA_HWACG_2CH_QCH,
	QCH_CON_SPEEDY_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	PLL_CON0_MUX_CLKCMU_CAM_BUS_USER,
	PLL_CON2_MUX_CLKCMU_CAM_BUS_USER,
	CLK_CON_DIV_DIV_CLK_CAM_BUSP,
	CLK_CON_GAT_CLK_BLK_CAM_UID_CAM_CMU_CAM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_P_CAM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM0,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM1,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS0,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS1,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS2,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS3,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA0,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA1,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_D_CAM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_PCLK_PPMU_CAM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_PPMU_CAM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_SMMU_CAM,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_SYSREG_CAM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_ATB_CAMISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHM_AXI_P_CAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_AXI_D_CAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSP_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT0,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS_DMA,
	QCH_CON_CAM_CMU_CAM_QCH,
	QCH_CON_LHM_AXI_P_CAM_QCH_S_LH,
	QCH_CON_LHS_ATB_CAMISP_QCH_S_LH,
	QCH_CON_LHS_AXI_D_CAM_QCH_S_LH,
	QCH_CON_SYSREG_CAM_QCH_S,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_SMMU,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_PPMU,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA1,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA0,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS_DMA,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS3,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS2,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS1,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS0,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_ISP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ISP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CAM_BUS,
	CLK_CON_DIV_CLKCMU_CAM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ISP_GDC,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_BUS,
	CLK_CON_DIV_CLKCMU_DISPAUD_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS,
	CLK_CON_DIV_CLKCMU_FSYS_BUS,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC,
	CLK_CON_DIV_CLKCMU_ISP_GDC,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS,
	CLK_CON_DIV_CLKCMU_PERI_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_0,
	CLK_CON_DIV_CLKCMU_PERI_UART_0,
	CLK_CON_DIV_CLKCMU_PERI_UART_1,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1,
	CLK_CON_GAT_GATE_CLKCMUC_PERI_UART_1,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI2,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI2,
	CLK_CON_DIV_CLKCMU_PERI_USI2,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_0,
	CLK_CON_DIV_CLKCMU_PERI_SPI_0,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_1,
	CLK_CON_DIV_CLKCMU_PERI_SPI_1,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT0,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT1,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI0,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI0,
	CLK_CON_DIV_CLKCMU_PERI_USI0,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI1,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI1,
	CLK_CON_DIV_CLKCMU_PERI_USI1,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_VCLK,
	PLL_CON0_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON0_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED1,
	CLK_CON_DIV_CLKCMU_ISP_VRA,
	CLK_CON_GAT_GATE_CLKCMU_ISP_VRA,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_2,
	CLK_CON_DIV_CLKCMU_PERI_UART_2,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SECJTAG,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI,
	CLK_CON_DIV_CLKCMU_CORE_CCI,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD,
	CLK_CON_DIV_CLKCMU_FSYS_USB30DRD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD,
	CLK_CON_GAT_GATE_CLKCMU_CORE_G3D,
	CLK_CON_DIV_CLKCMU_CORE_G3D,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI,
	CLK_CON_MUX_MUX_CLKCMU_CORE_G3D,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_PLL_SHARED0_DIV5,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_MUX_MUX_CLKCMU_CAM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_ISP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_ISP_GDC,
	CLK_CON_MUX_MUX_CLKCMU_ISP_VRA,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU,
	CLK_CON_MUX_MUX_CLK_ISP_LOWFREQ,
	DMYQCH_CON_CMU_CMU_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS2,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON2_MUX_CLKCMU_CORE_BUS_USER,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_MUX_MUX_CLK_CORE_GIC,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER,
	PLL_CON2_MUX_CLKCMU_CORE_CCI_USER,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADS_APB_G_CSSYS_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB_BRIDGE_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_CSSYS_DBG_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_CORE_CSSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_COREP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_2MB_BUSCP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_ISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_CP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_ISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_CM4_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_OCC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT0,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP1_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_1MB_COREP2_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_PCLK,
	PLL_CON0_MUX_CLKCMU_CORE_G3D_USER,
	PLL_CON2_MUX_CLKCMU_CORE_G3D_USER,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_OCC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ASYNCSFR_WR_DMC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_SDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_ISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_PDMA_3X1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_GCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	DMYQCH_CON_ASYNCSFR_WR_DMC_QCH,
	DMYQCH_CON_AXI2AHB_CORE_CSSYS_QCH,
	QCH_CON_CCI_550_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_GIC400_AIHWACG_QCH,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH,
	QCH_CON_LHM_ACE_D_CPUCL2_QCH,
	QCH_CON_LHM_AXI_D0_ISP_QCH,
	QCH_CON_LHM_AXI_D1_ISP_QCH,
	QCH_CON_LHM_AXI_D_ABOX_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_CAM_QCH,
	QCH_CON_LHM_AXI_D_CP_QCH,
	QCH_CON_LHM_AXI_D_CSSYS_QCH,
	QCH_CON_LHM_AXI_D_DPU_QCH,
	QCH_CON_LHM_AXI_D_FSYS_QCH,
	QCH_CON_LHM_AXI_D_G3D_QCH,
	QCH_CON_LHM_AXI_D_GNSS_QCH,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH,
	QCH_CON_LHM_AXI_D_WLBT_QCH,
	QCH_CON_LHM_AXI_P_CP_QCH,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_CAM_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH,
	QCH_CON_LHS_AXI_P_FSYS_QCH,
	QCH_CON_LHS_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_P_ISP_QCH,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_P_MIF0_QCH,
	QCH_CON_LHS_AXI_P_MIF1_QCH,
	QCH_CON_LHS_AXI_P_PERI_QCH,
	QCH_CON_MAILBOX_ABOX_QCH,
	QCH_CON_MAILBOX_CP_QCH,
	QCH_CON_MAILBOX_CP_SECURE_QCH,
	QCH_CON_MAILBOX_GNSS_QCH,
	QCH_CON_MAILBOX_WLBT_QCH,
	QCH_CON_MAILBOX_WLBT_CM4_QCH,
	QCH_CON_PDMA_CORE_QCH,
	QCH_CON_PPCFW_G3D_QCH,
	QCH_CON_PPMU_ACE_CPUCL0_QCH,
	QCH_CON_PPMU_ACE_CPUCL1_QCH,
	QCH_CON_PPMU_ACE_CPUCL2_QCH,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_CCI_OCC_QCH_OCC,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SPDMA_CORE_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P_CORE_QCH,
	QCH_CON_WRAP_ADC_IF_QCH_0,
	QCH_CON_WRAP_ADC_IF_QCH_1,
	PLL_CON0_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT0,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT1,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_P_CSSYS_DBG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_T_CSSYS_DBG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER1_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_SSS_IPCLKPORT_HCLK,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SECJTAG_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SECJTAG_USER,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL_SECJTAG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER2_IPCLKPORT_PCLKS,
	DMYQCH_CON_CLUSTER0_QCH_CPU,
	DMYQCH_CON_CLUSTER0_QCH_DBG,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	DMYQCH_CON_CSSYS_DBG_QCH,
	QCH_CON_DUMP_PC_CPUCL0_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH,
	QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	PLL_CON0_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_CPUCL1,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLKDBG_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT1,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CPUCL1_IPCLKPORT_PCLKM,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT0,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK,
	DMYQCH_CON_CLUSTER1_QCH_CPU,
	DMYQCH_CON_CLUSTER1_QCH_DBG,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	QCH_CON_DUMP_PC_CPUCL1_QCH,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH,
	QCH_CON_SYSREG_CPUCL1_QCH,
	PLL_CON0_PLL_CPUCL2,
	PLL_LOCKTIME_PLL_CPUCL2,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ACLK,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ATCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CNTCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHS_ACE_D_CPUCL2_IPCLKPORT_I_CLK,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT0,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_ADM_APB_G_CPUCL2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_DUMP_PC_CPUCL2_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLKDBG_IPCLKPORT_CLK,
	DMYQCH_CON_CLUSTER2_QCH_CPU,
	DMYQCH_CON_CLUSTER2_QCH_DBG,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH,
	QCH_CON_DUMP_PC_CPUCL2_QCH,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH,
	QCH_CON_LHS_ACE_D_CPUCL2_QCH,
	QCH_CON_SYSREG_QCH,
	CLK_CON_DIV_DIV_CLK_AUD_BUS,
	CLK_CON_DIV_DIV_CLK_AUD_PLL,
	CLK_CON_MUX_MUX_CLK_AUD_CPU,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON2_MUX_CLKCMU_AUD_CPU_USER,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_ABOXCPU_IPCLKPORT_PCLK,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_AUD_FM,
	PLL_CON0_MUX_CLKCMU_DISPAUD_BUS_USER,
	PLL_CON2_MUX_CLKCMU_DISPAUD_BUS_USER,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP,
	PLL_CON0_PLL_AUD,
	PLL_CON3_PLL_AUD,
	PLL_LOCKTIME_PLL_AUD,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DSIM0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI2APB_DISPAUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON0,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_XIU_P_DISPAUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_DAP_IPCLKPORT_DAPCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKS,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_AUD_FM,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY,
	DMYQCH_CON_ABOX_QCH_ABOX,
	DMYQCH_CON_ABOX_QCH_CPU,
	QCH_CON_ABOX_QCH_BUS,
	QCH_CON_ABOX_QCH_UAIF0,
	QCH_CON_ABOX_QCH_UAIF2,
	QCH_CON_ABOX_QCH_UAIF3,
	DMYQCH_CON_ABOX_QCH_FM,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH,
	QCH_CON_DPU_QCH_DPP,
	QCH_CON_DPU_QCH_DMA,
	QCH_CON_DPU_QCH_DECON0,
	QCH_CON_GPIO_DISPAUD_QCH,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH,
	QCH_CON_LHS_AXI_D_ABOX_QCH,
	QCH_CON_LHS_AXI_D_DPU_QCH,
	QCH_CON_PPMU_ABOX_QCH,
	QCH_CON_PPMU_DPU_QCH,
	QCH_CON_SMMU_ABOX_QCH,
	QCH_CON_SMMU_DPU_QCH,
	QCH_CON_SYSREG_DISPAUD_QCH,
	QCH_CON_WDT_ABOXCPU_QCH,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20PHY_IPCLKPORT_CLKCORE,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_20PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AXI2AHB_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_1X4_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT0,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHB2APB_FSYS_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_SDIO_USER,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_I_ACLK,
	PLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_USB30DRD_USER,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_REF_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK,
	PLL_CON0_PLL_USB,
	PLL_LOCKTIME_PLL_USB,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_0,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_1,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_FSYS_CMU_FSYS_QCH,
	QCH_CON_GPIO_FSYS_QCH,
	QCH_CON_LHM_AXI_P_FSYS_QCH,
	QCH_CON_LHS_AXI_D_FSYS_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_MMC_EMBD_QCH,
	QCH_CON_MMC_SDIO_QCH,
	QCH_CON_PPMU_FSYS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSREG_FSYS_QCH,
	DMYQCH_CON_USB20PHY_QCH,
	QCH_CON_USB30DRD_QCH_HSDRD,
	QCH_CON_USB30DRD_QCH_USB20,
	QCH_CON_USB30DRD_QCH_USB30_0,
	QCH_CON_USB30DRD_QCH_USB30_1,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	PLL_CON0_PLL_G3D,
	PLL_LOCKTIME_PLL_G3D,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_G3D_SWITCH_USER,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT0,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_GPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK,
	QCH_CON_AGPU_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_LHM_AXI_G3DSFR_QCH,
	QCH_CON_LHM_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_D_G3D_QCH,
	QCH_CON_LHS_AXI_G3DSFR_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	PLL_CON0_MUX_CLKCMU_ISP_VRA_USER,
	PLL_CON2_MUX_CLKCMU_ISP_VRA_USER,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_VRA_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT0,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT1,
	PLL_CON0_MUX_CLKCMU_ISP_BUS_USER,
	PLL_CON2_MUX_CLKCMU_ISP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_ISP_GDC_USER,
	PLL_CON2_MUX_CLKCMU_ISP_GDC_USER,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_GDC_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_ISP_BUSP,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_ATB_CAMISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_AXI_P_ISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D0_ISP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKS,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_P_ISP,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP0,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP1,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_ISP,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_MCSC,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_VRA,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_GDC,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_VRA,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_VRA,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_GDC,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_GDC,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_D_ISP,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP0,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP0,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP0,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP1,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP1,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP1,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D1_ISP_IPCLKPORT_I_CLK,
	QCH_CON_ISP_CMU_ISP_QCH,
	QCH_CON_LHM_ATB_CAMISP_QCH_S_LH,
	QCH_CON_LHM_AXI_P_ISP_QCH_S_LH,
	QCH_CON_LHS_AXI_D0_ISP_QCH_S_LH,
	QCH_CON_LHS_AXI_D1_ISP_QCH_S_LH,
	QCH_CON_SYSREG_ISP_QCH,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_ISP,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_MCSC,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_VRA,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_GDC,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP0,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP0,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP1,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP1,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_APB,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_APB_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SMMU_MFCMSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_I_FIMP_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKS,
	QCH_CON_G2D_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH,
	QCH_CON_MSCL_QCH,
	QCH_CON_PPMU_MFCMSCL_QCH,
	QCH_CON_SMMU_MFCMSCL_QCH,
	QCH_CON_SYSREG_MFCMSCL_QCH,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT0,
	CLK_CON_DIV_CLK_MIF_BUSD,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT1,
	PLL_CON0_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_SFR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PPMPU,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PPMPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH,
	QCH_CON_LHM_AXI_P_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_PPMU_DMC_CPU_QCH,
	QCH_CON_QE_DMC_CPU_QCH,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_PPMPU_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	PLL_CON0_PLL_MIF1,
	PLL_LOCKTIME_PLL_MIF1,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X,
	CLK_CON_DIV_CLK_MIF1_BUSD,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT0,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT1,
	PLL_CON0_MUX_CLKCMU_MIF1_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_MIF1_SWITCH_USER,
	CLK_CON_MUX_MUX_MIF1_CMUREF,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK,
	QCH_CON_MIF1_CMU_MIF1_QCH,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT0,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT1,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C6_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C0_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C1_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C2_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C3_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C4_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C5_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_PWM_MOTOR_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_SPI_EXT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_SPI_EXT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_EXT_UCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_EXT_UCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C3_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C1_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C0_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C2_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SECUCON_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_AXI2AHB_PERI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP_BR_PERI_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC0_HCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC1_HCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_GPIO_TOP_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_SCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_SCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_SCLK,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON2_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERI_UART_0_USER,
	PLL_CON2_MUX_CLKCMU_PERI_UART_0_USER,
	PLL_CON0_MUX_CLKCMU_PERI_UART_1_USER,
	PLL_CON2_MUX_CLKCMU_PERI_UART_1_USER,
	PLL_CON0_MUX_CLKCMU_PERI_USI0_USER,
	PLL_CON2_MUX_CLKCMU_PERI_USI0_USER,
	PLL_CON0_MUX_CLKCMU_PERI_USI1_USER,
	PLL_CON2_MUX_CLKCMU_PERI_USI1_USER,
	PLL_CON0_MUX_CLKCMU_PERI_USI2_USER,
	PLL_CON2_MUX_CLKCMU_PERI_USI2_USER,
	PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER,
	PLL_CON2_MUX_CLKCMU_PERI_SPI0_USER,
	PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER,
	PLL_CON2_MUX_CLKCMU_PERI_SPI1_USER,
	PLL_CON0_MUX_CLKCMU_PERI_UART_2_USER,
	PLL_CON2_MUX_CLKCMU_PERI_UART_2_USER,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_EXT_UCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C7_PCLK,
	QCH_CON_BUSIF_TMU_QCH,
	QCH_CON_LBLK_PERIC_QCH_I2C0,
	QCH_CON_LBLK_PERIC_QCH_I2C1,
	QCH_CON_LBLK_PERIC_QCH_I2C2,
	QCH_CON_LBLK_PERIC_QCH_I2C3,
	QCH_CON_LBLK_PERIC_QCH_I2C4,
	QCH_CON_LBLK_PERIC_QCH_I2C5,
	QCH_CON_LBLK_PERIC_QCH_I2C6,
	QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR,
	QCH_CON_LBLK_PERIC_QCH_SPI0,
	QCH_CON_LBLK_PERIC_QCH_SPI1,
	QCH_CON_LBLK_PERIC_QCH_USI2,
	QCH_CON_LBLK_PERIC_QCH_UART0,
	QCH_CON_LBLK_PERIC_QCH_UART1,
	QCH_CON_LBLK_PERIC_QCH_HSI2C0,
	QCH_CON_LBLK_PERIC_QCH_HSI2C1,
	QCH_CON_LBLK_PERIC_QCH_HSI2C2,
	QCH_CON_LBLK_PERIC_QCH_HSI2C3,
	QCH_CON_LBLK_PERIC_QCH_USI0,
	QCH_CON_LBLK_PERIC_QCH_USI1,
	QCH_CON_LBLK_PERIC_QCH_GPIO,
	QCH_CON_LBLK_PERIC_QCH_UART2,
	QCH_CON_LBLK_PERIC_QCH_USI0_PCLK,
	QCH_CON_LBLK_PERIC_QCH_USI1_PCLK,
	QCH_CON_LBLK_PERIC_QCH_USI2_PCLK,
	QCH_CON_LBLK_PERIC_QCH_I2C7,
	QCH_CON_LHM_AXI_P_PERI_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERI_CMU_PERI_QCH,
	QCH_CON_SECUCON_QCH,
	QCH_CON_SYSREG_PERI_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER1_QCH,
/*====================The section of controller option SFR===================*/
	APM_CMU_CONTROLLER_OPTION,
	CAM_CMU_CONTROLLER_OPTION,
	CMU_CMU_CONTROLLER_OPTION,
	CORE_CMU_CONTROLLER_OPTION,
	CPUCL0_CMU_CONTROLLER_OPTION,
	CPUCL1_CMU_CONTROLLER_OPTION,
	CPUCL2_CMU_CONTROLLER_OPTION,
	DISPAUD_CMU_CONTROLLER_OPTION,
	FSYS_CMU_CONTROLLER_OPTION,
	G3D_CMU_CONTROLLER_OPTION,
	ISP_CMU_CONTROLLER_OPTION,
	MFCMSCL_CMU_CONTROLLER_OPTION,
	MIF_CMU_CONTROLLER_OPTION,
	MIF1_CMU_CONTROLLER_OPTION,
	PERI_CMU_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

/*====================The section of SFR access===================*/
enum sfr_access_id {
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY = SFR_ACCESS_TYPE,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_SYS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_SYS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_SYS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_INTMEM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_INTMEM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_INTMEM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_NORET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_NORET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_NORET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_APM_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_AP_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_AP_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_AP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_CP_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_CP_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_IP_BATCHER_CP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MP_APBSEMA_HWACG_2CH_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MP_APBSEMA_HWACG_2CH_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MP_APBSEMA_HWACG_2CH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_CPU_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_CPU_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APM_IPCLKPORT_ACLK_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I2C_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I2C_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I2C_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I2C_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ASYNCAPB_APM_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APM_QCH_CPU_ENABLE,
	QCH_CON_APM_QCH_CPU_CLOCK_REQ,
	QCH_CON_APM_QCH_CPU_EXPIRE_VAL,
	QCH_CON_APM_QCH_INTMEM_ENABLE,
	QCH_CON_APM_QCH_INTMEM_CLOCK_REQ,
	QCH_CON_APM_QCH_INTMEM_EXPIRE_VAL,
	QCH_CON_APM_QCH_DBG_ENABLE,
	QCH_CON_APM_QCH_DBG_CLOCK_REQ,
	QCH_CON_APM_QCH_DBG_EXPIRE_VAL,
	QCH_CON_APM_QCH_SYS_ENABLE,
	QCH_CON_APM_QCH_SYS_CLOCK_REQ,
	QCH_CON_APM_QCH_SYS_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_I2C_APM_QCH_ENABLE,
	QCH_CON_I2C_APM_QCH_CLOCK_REQ,
	QCH_CON_I2C_APM_QCH_EXPIRE_VAL,
	QCH_CON_IP_BATCHER_AP_QCH_ENABLE,
	QCH_CON_IP_BATCHER_AP_QCH_CLOCK_REQ,
	QCH_CON_IP_BATCHER_AP_QCH_EXPIRE_VAL,
	QCH_CON_IP_BATCHER_CP_QCH_ENABLE,
	QCH_CON_IP_BATCHER_CP_QCH_CLOCK_REQ,
	QCH_CON_IP_BATCHER_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ALIVE_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_ALIVE_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM2AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM2AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM2AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM2CP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM2CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM2CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM2GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM2GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM2GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM2WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_APM2WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM2WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MP_APBSEMA_HWACG_2CH_QCH_ENABLE,
	QCH_CON_MP_APBSEMA_HWACG_2CH_QCH_CLOCK_REQ,
	QCH_CON_MP_APBSEMA_HWACG_2CH_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_QCH_ENABLE,
	QCH_CON_SPEEDY_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	PLL_CON0_MUX_CLKCMU_CAM_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CAM_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CAM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CAM_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CAM_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CAM_BUSP_DIVRATIO,
	CLK_CON_GAT_CLK_BLK_CAM_UID_CAM_CMU_CAM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CAM_UID_CAM_CMU_CAM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CAM_UID_CAM_CMU_CAM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS0_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS1_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS2_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS3_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA0_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_3AA1_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_NS_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_APB_ASYNC_SMMU_CAM_S_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_P_CAM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_P_CAM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_P_CAM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_AXI2APB_CAM1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_3AA1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_D_CAM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_D_CAM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_XIU_D_CAM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_PCLK_PPMU_CAM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_PCLK_PPMU_CAM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_PCLK_PPMU_CAM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_PPMU_CAM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_PPMU_CAM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_PPMU_CAM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_SMMU_CAM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_SMMU_CAM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_SMMU_CAM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_SYSREG_CAM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_SYSREG_CAM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_SYSREG_CAM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_ATB_CAMISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_ATB_CAMISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_ATB_CAMISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHM_AXI_P_CAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHM_AXI_P_CAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHM_AXI_P_CAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_AXI_D_CAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_AXI_D_CAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_LHS_AXI_D_CAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_RSTNSYNC_CLK_CAM_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CAM_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CAM_UID_IS6P20P0_CAM_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_CAM_CMU_CAM_QCH_ENABLE,
	QCH_CON_CAM_CMU_CAM_QCH_CLOCK_REQ,
	QCH_CON_CAM_CMU_CAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CAM_QCH_S_LH_ENABLE,
	QCH_CON_LHM_AXI_P_CAM_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CAM_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_CAMISP_QCH_S_LH_ENABLE,
	QCH_CON_LHS_ATB_CAMISP_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHS_ATB_CAMISP_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_CAM_QCH_S_LH_ENABLE,
	QCH_CON_LHS_AXI_D_CAM_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_CAM_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_SYSREG_CAM_QCH_S_ENABLE,
	QCH_CON_SYSREG_CAM_QCH_S_CLOCK_REQ,
	QCH_CON_SYSREG_CAM_QCH_S_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_SMMU_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_SMMU_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_SMMU_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_PPMU_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_PPMU_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_PPMU_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA1_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA1_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA1_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA0_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA0_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_3AA0_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS_DMA_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS_DMA_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS_DMA_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS3_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS3_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS3_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS2_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS2_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS2_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS1_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS1_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS1_EXPIRE_VAL,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS0_ENABLE,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS0_CLOCK_REQ,
	QCH_CON_IS6P20P0_CAM_QCH_S_CAM_CSIS0_EXPIRE_VAL,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ISP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_ISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ISP_BUS_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_ISP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CAM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CAM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CAM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CAM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CAM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CAM_BUS_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_ISP_GDC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_GDC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DISPAUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ISP_GDC_BUSY,
	CLK_CON_DIV_CLKCMU_ISP_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ISP_GDC_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_0_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_UART_1_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_1_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1_SELECT,
	CLK_CON_GAT_GATE_CLKCMUC_PERI_UART_1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMUC_PERI_UART_1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMUC_PERI_UART_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI2_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI2_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI2_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_SPI_0_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_SPI_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_SPI_0_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_SPI_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_SPI_1_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_SPI_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_SPI_1_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CMU_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI0_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI0_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI0_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_USI1_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI1_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_USI1_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_VCLK_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_VCLK_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_VCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_PLL_SHARED0_DIV_P,
	PLL_CON0_PLL_SHARED0_DIV_M,
	PLL_CON0_PLL_SHARED0_DIV_S,
	PLL_CON0_PLL_SHARED0_ENABLE,
	PLL_CON0_PLL_SHARED0_STABLE,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON0_PLL_SHARED1_DIV_P,
	PLL_CON0_PLL_SHARED1_DIV_M,
	PLL_CON0_PLL_SHARED1_DIV_S,
	PLL_CON0_PLL_SHARED1_ENABLE,
	PLL_CON0_PLL_SHARED1_STABLE,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	CLK_CON_DIV_CLKCMU_ISP_VRA_BUSY,
	CLK_CON_DIV_CLKCMU_ISP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ISP_VRA_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_ISP_VRA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_VRA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ISP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_2_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SECJTAG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SECJTAG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SECJTAG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_CCI_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_CCI_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD_SELECT,
	CLK_CON_DIV_CLKCMU_FSYS_USB30DRD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_USB30DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_USB30DRD_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_G3D_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_G3D_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_G3D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_G3D_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_G3D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_G3D_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_G3D_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_G3D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_G3D_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_CAM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CAM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CAM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ISP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ISP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ISP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ISP_GDC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ISP_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ISP_GDC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ISP_VRA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ISP_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ISP_VRA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_ISP_LOWFREQ_BUSY,
	CLK_CON_MUX_MUX_CLK_ISP_LOWFREQ_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_ISP_LOWFREQ_SELECT,
	DMYQCH_CON_CMU_CMU_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CMU_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS2_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS2_CLOCK_REQ,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CORE_CCI_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADS_APB_G_CSSYS_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADS_APB_G_CSSYS_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADS_APB_G_CSSYS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB_BRIDGE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB_BRIDGE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB_BRIDGE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_CSSYS_DBG_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_CSSYS_DBG_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_CSSYS_DBG_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_CORE_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_CORE_CSSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_CORE_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_COREP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_COREP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2AHB_COREP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_2MB_BUSCP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_2MB_BUSCP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI2APB_2MB_BUSCP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_CP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_CP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_CP_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_CM4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_CM4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MAILBOX_WLBT_CM4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_OCC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_OCC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_OCC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CORE_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_COREP1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_1MB_COREP2_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_1MB_COREP2_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AHB2APB_1MB_COREP2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_G3D_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CORE_G3D_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CORE_G3D_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_OCC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_OCC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_OCC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ASYNCSFR_WR_DMC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ASYNCSFR_WR_DMC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ASYNCSFR_WR_DMC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_SDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_SDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_US_A40_32TO128_SDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_PDMA_3X1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_PDMA_3X1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_PDMA_3X1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_GCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_GCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_GCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_ASYNCSFR_WR_DMC_QCH_ENABLE,
	DMYQCH_CON_ASYNCSFR_WR_DMC_QCH_CLOCK_REQ,
	DMYQCH_CON_AXI2AHB_CORE_CSSYS_QCH_ENABLE,
	DMYQCH_CON_AXI2AHB_CORE_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_CCI_550_QCH_ENABLE,
	QCH_CON_CCI_550_QCH_CLOCK_REQ,
	QCH_CON_CCI_550_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_GIC400_AIHWACG_QCH_ENABLE,
	QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ,
	QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_CPUCL2_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_ISP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_ISP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_ISP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_ISP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_ISP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_ISP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_ABOX_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_ABOX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CAM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CAM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_FSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_GNSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_WLBT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CAM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CAM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CAM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ISP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ISP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ISP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_ABOX_QCH_ENABLE,
	QCH_CON_MAILBOX_ABOX_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_SECURE_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_SECURE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_CM4_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_CM4_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_CM4_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CORE_QCH_ENABLE,
	QCH_CON_PDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D_QCH_ENABLE,
	QCH_CON_PPCFW_G3D_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL2_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL2_QCH_EXPIRE_VAL,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_CCI_OCC_QCH_OCC_ENABLE,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_CCI_OCC_QCH_OCC_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_CORE_QCH_ENABLE,
	QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_CORE_QCH_ENABLE,
	QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL,
	QCH_CON_WRAP_ADC_IF_QCH_0_ENABLE,
	QCH_CON_WRAP_ADC_IF_QCH_0_CLOCK_REQ,
	QCH_CON_WRAP_ADC_IF_QCH_0_EXPIRE_VAL,
	QCH_CON_WRAP_ADC_IF_QCH_1_ENABLE,
	QCH_CON_WRAP_ADC_IF_QCH_1_CLOCK_REQ,
	QCH_CON_WRAP_ADC_IF_QCH_1_EXPIRE_VAL,
	PLL_CON0_PLL_CPUCL0_DIV_P,
	PLL_CON0_PLL_CPUCL0_DIV_M,
	PLL_CON0_PLL_CPUCL0_DIV_S,
	PLL_CON0_PLL_CPUCL0_ENABLE,
	PLL_CON0_PLL_CPUCL0_STABLE,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK_DIVRATIO,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CPUCL0_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_P_CSSYS_DBG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_P_CSSYS_DBG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_P_CSSYS_DBG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_T_CSSYS_DBG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_T_CSSYS_DBG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_T_CSSYS_DBG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER1_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER1_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_SSS_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_SSS_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_SSS_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SECJTAG_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SECJTAG_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SECJTAG_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL_SECJTAG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL_SECJTAG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL_SECJTAG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_SECJTAG_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER2_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER2_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_DBG_CLUSTER2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CLUSTER0_QCH_CPU_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_DBG_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_DBG_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	DMYQCH_CON_CSSYS_DBG_QCH_ENABLE,
	DMYQCH_CON_CSSYS_DBG_QCH_CLOCK_REQ,
	QCH_CON_DUMP_PC_CPUCL0_QCH_ENABLE,
	QCH_CON_DUMP_PC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_DUMP_PC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH_ENABLE,
	QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	PLL_CON0_PLL_CPUCL1_DIV_P,
	PLL_CON0_PLL_CPUCL1_DIV_M,
	PLL_CON0_PLL_CPUCL1_DIV_S,
	PLL_CON0_PLL_CPUCL1_ENABLE,
	PLL_CON0_PLL_CPUCL1_STABLE,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CPUCL1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CPUCL1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CPUCL1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CPUCL1_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AD_APB_P_DUMP_PC_CPUCL1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CLUSTER1_QCH_CPU_ENABLE,
	DMYQCH_CON_CLUSTER1_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_CLUSTER1_QCH_DBG_ENABLE,
	DMYQCH_CON_CLUSTER1_QCH_DBG_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_DUMP_PC_CPUCL1_QCH_ENABLE,
	QCH_CON_DUMP_PC_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_DUMP_PC_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL1_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL,
	PLL_CON0_PLL_CPUCL2_DIV_P,
	PLL_CON0_PLL_CPUCL2_DIV_M,
	PLL_CON0_PLL_CPUCL2_DIV_S,
	PLL_CON0_PLL_CPUCL2_ENABLE,
	PLL_CON0_PLL_CPUCL2_STABLE,
	PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CNTCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_CNTCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL2_PCLKDBG_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHS_ACE_D_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHS_ACE_D_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHS_ACE_D_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_CPUCL2_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AXI2APB_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_AD_APB_P_DUMP_PC_CPUCL2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_ADM_APB_G_CPUCL2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_ADM_APB_G_CPUCL2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_ADM_APB_G_CPUCL2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_DUMP_PC_CPUCL2_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_DUMP_PC_CPUCL2_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_DUMP_PC_CPUCL2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CLUSTER2_QCH_CPU_ENABLE,
	DMYQCH_CON_CLUSTER2_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_CLUSTER2_QCH_DBG_ENABLE,
	DMYQCH_CON_CLUSTER2_QCH_DBG_CLOCK_REQ,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_DUMP_PC_CPUCL2_QCH_ENABLE,
	QCH_CON_DUMP_PC_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_DUMP_PC_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_CPUCL2_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_QCH_ENABLE,
	QCH_CON_SYSREG_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_QCH_EXPIRE_VAL,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_ABOXCPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_ABOXCPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_ABOXCPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_DIVRATIO,
	PLL_CON0_MUX_CLKCMU_DISPAUD_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_DISPAUD_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_DISPAUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_DIVRATIO,
	PLL_CON0_PLL_AUD_DIV_P,
	PLL_CON0_PLL_AUD_DIV_M,
	PLL_CON0_PLL_AUD_DIV_S,
	PLL_CON0_PLL_AUD_ENABLE,
	PLL_CON0_PLL_AUD_STABLE,
	PLL_CON3_PLL_AUD_DIV_K,
	PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_SECURE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DPU_DMA_SECURE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DSIM0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DSIM0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DSIM0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI2APB_DISPAUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI2APB_DISPAUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI2APB_DISPAUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_XIU_P_DISPAUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_XIU_P_DISPAUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_XIU_P_DISPAUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_DAP_IPCLKPORT_DAPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_DAP_IPCLKPORT_DAPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_DAP_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_DPU_SECURE_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_SELECT,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_FM_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_FM_SELECT,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_DIVRATIO,
	DMYQCH_CON_ABOX_QCH_ABOX_ENABLE,
	DMYQCH_CON_ABOX_QCH_ABOX_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_CPU_ENABLE,
	DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BUS_ENABLE,
	QCH_CON_ABOX_QCH_BUS_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BUS_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_UAIF0_ENABLE,
	QCH_CON_ABOX_QCH_UAIF0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_UAIF0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_UAIF2_ENABLE,
	QCH_CON_ABOX_QCH_UAIF2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_UAIF2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_UAIF3_ENABLE,
	QCH_CON_ABOX_QCH_UAIF3_CLOCK_REQ,
	QCH_CON_ABOX_QCH_UAIF3_EXPIRE_VAL,
	DMYQCH_CON_ABOX_QCH_FM_ENABLE,
	DMYQCH_CON_ABOX_QCH_FM_CLOCK_REQ,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_ENABLE,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DPP_ENABLE,
	QCH_CON_DPU_QCH_DPP_CLOCK_REQ,
	QCH_CON_DPU_QCH_DPP_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DMA_ENABLE,
	QCH_CON_DPU_QCH_DMA_CLOCK_REQ,
	QCH_CON_DPU_QCH_DMA_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DECON0_ENABLE,
	QCH_CON_DPU_QCH_DECON0_CLOCK_REQ,
	QCH_CON_DPU_QCH_DECON0_EXPIRE_VAL,
	QCH_CON_GPIO_DISPAUD_QCH_ENABLE,
	QCH_CON_GPIO_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_GPIO_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_ABOX_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_ABOX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ABOX_QCH_ENABLE,
	QCH_CON_PPMU_ABOX_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPU_QCH_ENABLE,
	QCH_CON_PPMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_ABOX_QCH_ENABLE,
	QCH_CON_SMMU_ABOX_QCH_CLOCK_REQ,
	QCH_CON_SMMU_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_DPU_QCH_ENABLE,
	QCH_CON_SMMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_SMMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DISPAUD_QCH_ENABLE,
	QCH_CON_SYSREG_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_WDT_ABOXCPU_QCH_ENABLE,
	QCH_CON_WDT_ABOXCPU_QCH_CLOCK_REQ,
	QCH_CON_WDT_ABOXCPU_QCH_EXPIRE_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20PHY_IPCLKPORT_CLKCORE_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20PHY_IPCLKPORT_CLKCORE_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20PHY_IPCLKPORT_CLKCORE_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_20PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_20PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_20PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AXI2AHB_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AXI2AHB_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AXI2AHB_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_1X4_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_1X4_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_1X4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHBBR_FSYS_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_FSYS_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHB2APB_FSYS_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHB2APB_FSYS_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_AHB2APB_FSYS_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_SDIO_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_SDIO_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_USB30DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_REF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_REF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_REF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_PLL_USB_DIV_P,
	PLL_CON0_PLL_USB_DIV_M,
	PLL_CON0_PLL_USB_DIV_S,
	PLL_CON0_PLL_USB_ENABLE,
	PLL_CON0_PLL_USB_STABLE,
	PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB30DRD_IPCLKPORT_ACLK_30PHYCTRL_1_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE,
	QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS_QCH_ENABLE,
	QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_FSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_EMBD_QCH_ENABLE,
	QCH_CON_MMC_EMBD_QCH_CLOCK_REQ,
	QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_SDIO_QCH_ENABLE,
	QCH_CON_MMC_SDIO_QCH_CLOCK_REQ,
	QCH_CON_MMC_SDIO_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_FSYS_QCH_ENABLE,
	QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL,
	DMYQCH_CON_USB20PHY_QCH_ENABLE,
	DMYQCH_CON_USB20PHY_QCH_CLOCK_REQ,
	QCH_CON_USB30DRD_QCH_HSDRD_ENABLE,
	QCH_CON_USB30DRD_QCH_HSDRD_CLOCK_REQ,
	QCH_CON_USB30DRD_QCH_HSDRD_EXPIRE_VAL,
	QCH_CON_USB30DRD_QCH_USB20_ENABLE,
	QCH_CON_USB30DRD_QCH_USB20_CLOCK_REQ,
	QCH_CON_USB30DRD_QCH_USB20_EXPIRE_VAL,
	QCH_CON_USB30DRD_QCH_USB30_0_ENABLE,
	QCH_CON_USB30DRD_QCH_USB30_0_CLOCK_REQ,
	QCH_CON_USB30DRD_QCH_USB30_0_EXPIRE_VAL,
	QCH_CON_USB30DRD_QCH_USB30_1_ENABLE,
	QCH_CON_USB30DRD_QCH_USB30_1_CLOCK_REQ,
	QCH_CON_USB30DRD_QCH_USB30_1_EXPIRE_VAL,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	PLL_CON0_PLL_G3D_DIV_P,
	PLL_CON0_PLL_G3D_DIV_M,
	PLL_CON0_PLL_G3D_DIV_S,
	PLL_CON0_PLL_G3D_ENABLE,
	PLL_CON0_PLL_G3D_STABLE,
	PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_G3DSFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_AXI2APB_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_G3D_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_GPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_GPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_G3DSFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_AGPU_QCH_ENABLE,
	QCH_CON_AGPU_QCH_CLOCK_REQ,
	QCH_CON_AGPU_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G3DSFR_QCH_ENABLE,
	QCH_CON_LHM_AXI_G3DSFR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G3DSFR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G3DSFR_QCH_ENABLE,
	QCH_CON_LHS_AXI_G3DSFR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G3DSFR_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	PLL_CON0_MUX_CLKCMU_ISP_VRA_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_ISP_VRA_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_ISP_VRA_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_ISP_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ISP_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_ISP_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_ISP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ISP_GDC_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_ISP_GDC_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_ISP_GDC_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_GDC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_GDC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ISP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_ISP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ISP_BUSP_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_RSTNSYNC_CLK_ISP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_ATB_CAMISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_ATB_CAMISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_ATB_CAMISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_AXI_P_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_AXI_P_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHM_AXI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D0_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D0_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D0_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_ISP_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_NS_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP0_S_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_NS_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_SMMU_ISP1_S_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_VRA_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_APB_ASYNC_GDC_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_P_ISP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_P_ISP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_P_ISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_AXI2APB_ISP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_ISP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_ISP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_ISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_MCSC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_MCSC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_GDC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_GDC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_GDC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_GDC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCM_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_GDC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_GDC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_ASYNCS_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_D_ISP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_D_ISP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_XIU_D_ISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_PPMU_ISP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_ACLK_SMMU_ISP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_IS6P20P0_ISP_IPCLKPORT_PCLK_PPMU_ISP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D1_ISP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D1_ISP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISP_UID_LHS_AXI_D1_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_ISP_CMU_ISP_QCH_ENABLE,
	QCH_CON_ISP_CMU_ISP_QCH_CLOCK_REQ,
	QCH_CON_ISP_CMU_ISP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_CAMISP_QCH_S_LH_ENABLE,
	QCH_CON_LHM_ATB_CAMISP_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHM_ATB_CAMISP_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ISP_QCH_S_LH_ENABLE,
	QCH_CON_LHM_AXI_P_ISP_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ISP_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_ISP_QCH_S_LH_ENABLE,
	QCH_CON_LHS_AXI_D0_ISP_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_ISP_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_ISP_QCH_S_LH_ENABLE,
	QCH_CON_LHS_AXI_D1_ISP_QCH_S_LH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_ISP_QCH_S_LH_EXPIRE_VAL,
	QCH_CON_SYSREG_ISP_QCH_ENABLE,
	QCH_CON_SYSREG_ISP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ISP_QCH_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_ISP_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_ISP_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_ISP_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_MCSC_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_MCSC_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_MCSC_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_VRA_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_VRA_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_VRA_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_GDC_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_GDC_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_GDC_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP0_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP0_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP0_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP0_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP0_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP0_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP1_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP1_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP1_EXPIRE_VAL,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP1_ENABLE,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP1_CLOCK_REQ,
	QCH_CON_IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP1_EXPIRE_VAL,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_APB_BUSY,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_APB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_APB_DIVRATIO,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MFC_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_MSCL_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_APB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_APB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SMMU_MFCMSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SMMU_MFCMSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SMMU_MFCMSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_G2D_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_JPEG_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_I_FIMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_I_FIMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_I_FIMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_NS_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_SMMU_S_P_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_ASYNC_AXI_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_G2D_QCH_ENABLE,
	QCH_CON_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_MSCL_QCH_ENABLE,
	QCH_CON_MSCL_QCH_CLOCK_REQ,
	QCH_CON_MSCL_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_PPMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_SMMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SMMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFCMSCL_QCH_ENABLE,
	QCH_CON_SYSREG_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFCMSCL_QCH_EXPIRE_VAL,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_BUSY,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_MIF_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_PLL_MIF_DIV_P,
	PLL_CON0_PLL_MIF_DIV_M,
	PLL_CON0_PLL_MIF_DIV_S,
	PLL_CON0_PLL_MIF_ENABLE,
	PLL_CON0_PLL_MIF_STABLE,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_SFR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_SFR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_SFR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PPMPU_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PPMPU_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PPMPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PPMPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PPMPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PPMPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DMC_CPU_QCH_ENABLE,
	QCH_CON_PPMU_DMC_CPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DMC_CPU_QCH_EXPIRE_VAL,
	QCH_CON_QE_DMC_CPU_QCH_ENABLE,
	QCH_CON_QE_DMC_CPU_QCH_CLOCK_REQ,
	QCH_CON_QE_DMC_CPU_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_PPMPU_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_PPMPU_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_PPMPU_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	PLL_CON0_PLL_MIF1_DIV_P,
	PLL_CON0_PLL_MIF1_DIV_M,
	PLL_CON0_PLL_MIF1_DIV_S,
	PLL_CON0_PLL_MIF1_ENABLE,
	PLL_CON0_PLL_MIF1_STABLE,
	PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_BUSY,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_SELECT,
	CLK_CON_DIV_CLK_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_MIF1_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF1_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MIF1_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MIF1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE,
	QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ,
	QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT0_SELECT,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT0_BUSY,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT0_ENABLE_AUTOMATIC_CLKGATING,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT1_SELECT,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT1_BUSY,
	CLKOUT_CON_BLK_PERI_CMU_CLKOUT1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C6_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C6_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C6_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C0_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C0_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C1_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C1_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C2_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C2_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C3_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C3_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C3_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C4_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C4_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C4_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C5_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C5_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C5_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_PWM_MOTOR_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_PWM_MOTOR_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_PWM_MOTOR_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_SPI_EXT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_SPI_EXT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_SPI_EXT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_SPI_EXT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_SPI_EXT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_SPI1_SPI_EXT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_EXT_UCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_EXT_UCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART0_EXT_UCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_EXT_UCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_EXT_UCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART1_EXT_UCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C3_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C3_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C3_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C1_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C1_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C0_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C0_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C2_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C2_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_HSI2C2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SECUCON_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SECUCON_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SECUCON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_AXI2AHB_PERI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_AXI2AHB_PERI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_AXI2AHB_PERI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP_BR_PERI_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP_BR_PERI_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP_BR_PERI_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC0_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC0_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC0_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC1_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC1_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_BUSP1_PERIC1_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_GPIO_TOP_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_GPIO_TOP_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_GPIO_TOP_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI0_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI1_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_0_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_UART_0_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_UART_0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_1_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_UART_1_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_UART_1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_USI0_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_USI0_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_USI0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_USI1_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_USI1_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_USI1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_USI2_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_USI2_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_USI2_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_SPI0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_SPI1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_2_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_UART_2_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_UART_2_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_EXT_UCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_EXT_UCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_UART2_EXT_UCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_USI2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C7_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C7_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LBLK_PERIC_IPCLKPORT_I2C7_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_BUSIF_TMU_QCH_ENABLE,
	QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C0_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C0_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C0_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C1_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C1_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C1_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C2_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C2_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C2_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C3_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C3_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C3_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C4_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C4_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C4_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C5_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C5_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C5_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C6_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C6_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C6_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_SPI0_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_SPI0_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_SPI0_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_SPI1_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_SPI1_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_SPI1_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI2_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI2_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI2_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_UART0_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_UART0_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_UART0_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_UART1_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_UART1_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_UART1_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_HSI2C0_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_HSI2C0_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_HSI2C0_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_HSI2C1_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_HSI2C1_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_HSI2C1_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_HSI2C2_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_HSI2C2_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_HSI2C2_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_HSI2C3_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_HSI2C3_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_HSI2C3_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI0_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI0_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI0_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI1_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI1_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI1_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_GPIO_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_GPIO_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_GPIO_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_UART2_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_UART2_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_UART2_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI0_PCLK_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI0_PCLK_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI0_PCLK_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI1_PCLK_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI1_PCLK_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI1_PCLK_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_USI2_PCLK_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_USI2_PCLK_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_USI2_PCLK_EXPIRE_VAL,
	QCH_CON_LBLK_PERIC_QCH_I2C7_ENABLE,
	QCH_CON_LBLK_PERIC_QCH_I2C7_CLOCK_REQ,
	QCH_CON_LBLK_PERIC_QCH_I2C7_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_PERI_CMU_PERI_QCH_ENABLE,
	QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ,
	QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SECUCON_QCH_ENABLE,
	QCH_CON_SECUCON_QCH_CLOCK_REQ,
	QCH_CON_SECUCON_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERI_QCH_ENABLE,
	QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER1_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL,
/*====================The section of controller option SFR access===================*/
	APM_ENABLE_POWER_MANAGEMENT,
	APM_ENABLE_AUTOMATIC_CLKGATING,
	CAM_ENABLE_POWER_MANAGEMENT,
	CAM_ENABLE_AUTOMATIC_CLKGATING,
	CMU_ENABLE_POWER_MANAGEMENT,
	CMU_ENABLE_AUTOMATIC_CLKGATING,
	CORE_ENABLE_POWER_MANAGEMENT,
	CORE_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_ENABLE_POWER_MANAGEMENT,
	CPUCL0_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_ENABLE_POWER_MANAGEMENT,
	CPUCL1_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL2_ENABLE_POWER_MANAGEMENT,
	CPUCL2_ENABLE_AUTOMATIC_CLKGATING,
	DISPAUD_ENABLE_POWER_MANAGEMENT,
	DISPAUD_ENABLE_AUTOMATIC_CLKGATING,
	FSYS_ENABLE_POWER_MANAGEMENT,
	FSYS_ENABLE_AUTOMATIC_CLKGATING,
	G3D_ENABLE_POWER_MANAGEMENT,
	G3D_ENABLE_AUTOMATIC_CLKGATING,
	ISP_ENABLE_POWER_MANAGEMENT,
	ISP_ENABLE_AUTOMATIC_CLKGATING,
	MFCMSCL_ENABLE_POWER_MANAGEMENT,
	MFCMSCL_ENABLE_AUTOMATIC_CLKGATING,
	MIF_ENABLE_POWER_MANAGEMENT,
	MIF_ENABLE_AUTOMATIC_CLKGATING,
	MIF1_ENABLE_POWER_MANAGEMENT,
	MIF1_ENABLE_AUTOMATIC_CLKGATING,
	PERI_ENABLE_POWER_MANAGEMENT,
	PERI_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};
#endif
