{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "gig_ethernet_pcs_pma_0",
    "component_reference": "xilinx.com:ip:gig_ethernet_pcs_pma:16.2",
    "ip_revision": "9",
    "gen_directory": "../../../../suzirjax.gen/sources_1/ip/gig_ethernet_pcs_pma_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "gig_ethernet_pcs_pma_0", "resolve_type": "user", "usage": "all" } ],
        "USE_BOARD_FLOW": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "ETHERNET_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "DIFFCLK_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "Standard": [ { "value": "SGMII", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "MaxDataRate": [ { "value": "1G", "resolve_type": "user", "usage": "all" } ],
        "Physical_Interface": [ { "value": "Transceiver", "resolve_type": "user", "usage": "all" } ],
        "Management_Interface": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "AXILite_Interface": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Ext_Management_Interface": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "MDIO_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "Auto_Negotiation": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SGMII_Mode": [ { "value": "10_100_1000", "resolve_type": "user", "usage": "all" } ],
        "SGMII_PHY_Mode": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Enable_1588": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Enable_1588_1step": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "Timer_Format": [ { "value": "Time_of_day", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "EMAC_IF_TEMAC": [ { "value": "TEMAC", "resolve_type": "user", "usage": "all" } ],
        "EXAMPLE_SIMULATION": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "SupportLevel": [ { "value": "Include_Shared_Logic_in_Example_Design", "resolve_type": "user", "usage": "all" } ],
        "TransceiverControl": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "GTinEx": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "GT_Type": [ { "value": "GTY", "resolve_type": "user", "usage": "all" } ],
        "RefClkRate": [ { "value": "125", "resolve_type": "user", "usage": "all" } ],
        "LvdsRefClk": [ { "value": "125", "resolve_type": "user", "usage": "all" } ],
        "DrpClkRate": [ { "value": "50.0", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "NumOfLanes": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Tx_In_Upper_Nibble": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TxLane0_Placement": [ { "value": "DIFF_PAIR_0", "resolve_type": "user", "usage": "all" } ],
        "RxLane0_Placement": [ { "value": "DIFF_PAIR_0", "resolve_type": "user", "usage": "all" } ],
        "TxLane1_Placement": [ { "value": "DIFF_PAIR_1", "resolve_type": "user", "usage": "all" } ],
        "RxLane1_Placement": [ { "value": "DIFF_PAIR_1", "resolve_type": "user", "usage": "all" } ],
        "InstantiateBitslice0": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "RxNibbleBitslice0Used": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "RxGmiiClkSrc": [ { "value": "TXOUTCLK", "resolve_type": "user", "usage": "all" } ],
        "ClockSelection": [ { "value": "Sync", "resolve_type": "user", "usage": "all" } ],
        "EnableAsyncSGMII": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "GT_Location": [ { "value": "X0Y4", "resolve_type": "user", "usage": "all" } ],
        "RefClkSrc": [ { "value": "clk0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "c_elaboration_transient_dir": [ { "value": ".", "resolve_type": "generated", "usage": "all" } ],
        "c_component_name": [ { "value": "gig_ethernet_pcs_pma_0", "resolve_type": "generated", "usage": "all" } ],
        "c_family": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "c_architecture": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "c_is_sgmii": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_enable_async_sgmii": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_enable_async_lvds": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_enable_async_lvds_rx_only": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_use_transceiver": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_use_tbi": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_is_2_5g": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_use_lvds": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_an": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "characterization": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_mdio": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_axil": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_ext_mdio": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_sgmii_phy_mode": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_dynamic_switching": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_sgmii_fabric_buffer": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_1588": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "gt_rx_byte_width": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_EMAC_IF_TEMAC": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "EXAMPLE_SIMULATION": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_support_level": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_RxNibbleBitslice0Used": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_InstantiateBitslice0": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_tx_in_upper_nibble": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_TxLane0_Placement": [ { "value": "DIFF_PAIR_0", "resolve_type": "generated", "usage": "all" } ],
        "c_TxLane1_Placement": [ { "value": "DIFF_PAIR_1", "resolve_type": "generated", "usage": "all" } ],
        "c_RxLane0_Placement": [ { "value": "DIFF_PAIR_0", "resolve_type": "generated", "usage": "all" } ],
        "c_RxLane1_Placement": [ { "value": "DIFF_PAIR_1", "resolve_type": "generated", "usage": "all" } ],
        "c_sub_core_name": [ { "value": "gig_ethernet_pcs_pma_0_gt", "resolve_type": "generated", "usage": "all" } ],
        "c_transceiver_type": [ { "value": "GTYE4", "resolve_type": "generated", "usage": "all" } ],
        "c_gt_type": [ { "value": "GTY", "resolve_type": "generated", "usage": "all" } ],
        "c_rx_gmii_clk_src": [ { "value": "TXOUTCLK", "resolve_type": "generated", "usage": "all" } ],
        "c_transceivercontrol": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_gtinex": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_xdevicefamily": [ { "value": "xczu28dr", "resolve_type": "generated", "usage": "all" } ],
        "c_clock_selection": [ { "value": "Sync", "resolve_type": "generated", "usage": "all" } ],
        "c_gt_dmonitorout_width": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_gt_drpaddr_width": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_gt_txdiffctrl_width": [ { "value": "5", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_gt_rxmonitorout_width": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_num_of_lanes": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_refclkrate": [ { "value": "125", "resolve_type": "generated", "usage": "all" } ],
        "c_drpclkrate": [ { "value": "50.0", "resolve_type": "generated", "format": "float", "usage": "all" } ],
        "c_gt_loc": [ { "value": "X0Y4", "resolve_type": "generated", "usage": "all" } ],
        "c_refclk_src": [ { "value": "clk0", "resolve_type": "generated", "usage": "all" } ],
        "c_enable_tx_userclk_reset_port": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_8_or_9_family": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "VERSAL_GT_BOARD_FLOW": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplusRFSOC" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:zcu111:part0:1.4" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu28dr" } ],
        "PACKAGE": [ { "value": "ffvg1517" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "9" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../suzirjax.gen/sources_1/ip/gig_ethernet_pcs_pma_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "gtrefclk": [ { "direction": "in" } ],
        "txn": [ { "direction": "out" } ],
        "txp": [ { "direction": "out" } ],
        "rxn": [ { "direction": "in", "driver_value": "0" } ],
        "rxp": [ { "direction": "in", "driver_value": "0" } ],
        "independent_clock_bufg": [ { "direction": "in", "driver_value": "0" } ],
        "txoutclk": [ { "direction": "out" } ],
        "gtpowergood": [ { "direction": "out" } ],
        "rxoutclk": [ { "direction": "out" } ],
        "resetdone": [ { "direction": "out" } ],
        "cplllock": [ { "direction": "out" } ],
        "mmcm_reset": [ { "direction": "out" } ],
        "userclk": [ { "direction": "in", "driver_value": "0" } ],
        "userclk2": [ { "direction": "in", "driver_value": "0" } ],
        "pma_reset": [ { "direction": "in", "driver_value": "0" } ],
        "mmcm_locked": [ { "direction": "in", "driver_value": "0" } ],
        "rxuserclk": [ { "direction": "in", "driver_value": "0" } ],
        "rxuserclk2": [ { "direction": "in", "driver_value": "0" } ],
        "sgmii_clk_r": [ { "direction": "out" } ],
        "sgmii_clk_f": [ { "direction": "out" } ],
        "sgmii_clk_en": [ { "direction": "out" } ],
        "gmii_txd": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "gmii_tx_en": [ { "direction": "in", "driver_value": "0" } ],
        "gmii_tx_er": [ { "direction": "in", "driver_value": "0" } ],
        "gmii_rxd": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "gmii_rx_dv": [ { "direction": "out" } ],
        "gmii_rx_er": [ { "direction": "out" } ],
        "gmii_isolate": [ { "direction": "out" } ],
        "mdc": [ { "direction": "in", "driver_value": "0" } ],
        "mdio_i": [ { "direction": "in", "driver_value": "1" } ],
        "mdio_o": [ { "direction": "out" } ],
        "mdio_t": [ { "direction": "out" } ],
        "phyaddr": [ { "direction": "in", "size_left": "4", "size_right": "0", "driver_value": "0" } ],
        "configuration_vector": [ { "direction": "in", "size_left": "4", "size_right": "0", "driver_value": "0" } ],
        "configuration_valid": [ { "direction": "in", "driver_value": "0" } ],
        "an_interrupt": [ { "direction": "out" } ],
        "an_adv_config_vector": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "an_adv_config_val": [ { "direction": "in", "driver_value": "0" } ],
        "an_restart_config": [ { "direction": "in", "driver_value": "0" } ],
        "speed_is_10_100": [ { "direction": "in", "driver_value": "0" } ],
        "speed_is_100": [ { "direction": "in", "driver_value": "0" } ],
        "status_vector": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "reset": [ { "direction": "in" } ],
        "signal_detect": [ { "direction": "in", "driver_value": "1" } ]
      },
      "interfaces": {
        "mdio_pcs_pma": {
          "vlnv": "xilinx.com:interface:mdio:1.0",
          "abstraction_type": "xilinx.com:interface:mdio_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "resolve_type": "generated", "format": "bool", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "MDC": [ { "physical_name": "mdc" } ],
            "MDIO_I": [ { "physical_name": "mdio_i" } ],
            "MDIO_O": [ { "physical_name": "mdio_o" } ],
            "MDIO_T": [ { "physical_name": "mdio_t" } ]
          }
        },
        "gmii_pcs_pma": {
          "vlnv": "xilinx.com:interface:gmii:1.0",
          "abstraction_type": "xilinx.com:interface:gmii_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "RX_DV": [ { "physical_name": "gmii_rx_dv" } ],
            "RX_ER": [ { "physical_name": "gmii_rx_er" } ],
            "RXD": [ { "physical_name": "gmii_rxd" } ],
            "TX_EN": [ { "physical_name": "gmii_tx_en" } ],
            "TX_ER": [ { "physical_name": "gmii_tx_er" } ],
            "TXD": [ { "physical_name": "gmii_txd" } ]
          }
        },
        "sgmii": {
          "vlnv": "xilinx.com:interface:sgmii:1.0",
          "abstraction_type": "xilinx.com:interface:sgmii_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "ETHERNET_BOARD_INTERFACE", "value_src": "constant", "usage": "all" } ]
          },
          "port_maps": {
            "RXN": [ { "physical_name": "rxn" } ],
            "RXP": [ { "physical_name": "rxp" } ],
            "TXN": [ { "physical_name": "txn" } ],
            "TXP": [ { "physical_name": "txp" } ]
          }
        },
        "reset_port": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        },
        "an_interrupt_port": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "EDGE_RISING", "value_src": "constant", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "an_interrupt" } ]
          }
        },
        "sgmii_clk_en_port": {
          "vlnv": "xilinx.com:signal:clockenable:1.0",
          "abstraction_type": "xilinx.com:signal:clockenable_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CE": [ { "physical_name": "sgmii_clk_en" } ]
          }
        },
        "independent_clock_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "pma_reset_port", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "1000000", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "independent_clock_bufg" } ]
          }
        },
        "pma_reset_port": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "pma_reset" } ]
          }
        },
        "gtrefclk_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "gtrefclk" } ]
          }
        },
        "txoutclk_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "62500000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "txoutclk" } ]
          }
        },
        "userclk_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "62500000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "userclk" } ]
          }
        },
        "userclk2_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "userclk2" } ]
          }
        },
        "rxuserclk_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "62500000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rxuserclk" } ]
          }
        },
        "rxuserclk2_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "62500000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rxuserclk2" } ]
          }
        },
        "rxoutclk_port": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "62500000", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rxoutclk" } ]
          }
        }
      }
    }
  }
}