// Seed: 486913359
module module_0;
  logic id_1;
  assign module_1.id_5 = 0;
  logic id_2 = 1'b0;
  assign module_3.id_6 = 0;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    input  uwire id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd39,
    parameter id_6 = 32'd62,
    parameter id_7 = 32'd46,
    parameter id_8 = 32'd54
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6[id_7 : id_6],
    _id_7,
    _id_8
);
  input wire _id_8;
  inout wire _id_7;
  input logic [7:0] _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire _id_1;
  logic id_9;
  module_0 modCall_1 ();
  tri1 [id_8 : id_8] id_10 = -1;
  localparam id_11[id_1  ?  -1 : "" ==  -1 : -1] = 1 + -1 && 1;
  nor primCall (id_3, id_4, id_5, id_9);
endmodule
