# compile vhdl design source files
vhdl xil_defaultlib  "project_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../Logica_networks_project.srcs/sim_1/imports/LNP/tb_example.vhd"

# Do not sort compile order
nosort
