# Computer-Architecture
Design of processor based on LC3-b architecture

Lab 1 - Assembler

Lab 2 - Simulator 

Lab 3 - uCoded machine (Simulator)

Lab 4 - uCoded machine with added support for interrupts and exceptions. Currently, there are 3 exceptions - protection, unaligned access, and unknown opcode. Interrupt is a timer interrupt at cycle 300.

Lab 5 - uCoded machine with added support for virtual memory. Supports address translation and page fault exceptions.
