<stg><name>insert</name>


<trans_list>

<trans id="474" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split.0:1 %key_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %key

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="20">
<![CDATA[
.split.0:4 %trunc_ln158 = trunc i20 %key_read

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="20">
<![CDATA[
.split.0:5 %trunc_ln158_1 = trunc i20 %key_read

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="3" op_5_bw="1">
<![CDATA[
.split.0:6 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln158_1, i5 0, i1 %trunc_ln158_1, i3 0, i1 %trunc_ln158_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="11">
<![CDATA[
.split.0:7 %zext_ln23 = zext i11 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="1">
<![CDATA[
.split.0:9 %zext_ln23_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0:10 %add_ln23 = add i12 %zext_ln23_1, i12 %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="12">
<![CDATA[
.split.0:11 %zext_ln24 = zext i12 %add_ln23

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
.split.0:12 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln23, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:13 %add_ln24 = add i22 %shl_ln, i22 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:14 %lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln24, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="16">
<![CDATA[
.split.0:15 %zext_ln25 = zext i16 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:16 %xor_ln25 = xor i22 %zext_ln25, i22 %add_ln24

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="22">
<![CDATA[
.split.0:17 %zext_ln23_2 = zext i22 %xor_ln25

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:18 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="1">
<![CDATA[
.split.0:19 %zext_ln23_3 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:20 %add_ln23_1 = add i23 %zext_ln23_3, i23 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="23">
<![CDATA[
.split.0:22 %trunc_ln24 = trunc i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="23">
<![CDATA[
.split.0:25 %trunc_ln24_17 = trunc i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="23">
<![CDATA[
.split.0:30 %trunc_ln25 = trunc i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="23">
<![CDATA[
.split.0:31 %trunc_ln25_2 = trunc i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:32 %trunc_ln25_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_2, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:35 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:37 %add_ln23_19 = add i15 %trunc_ln25_1, i15 %trunc_ln25

]]></Node>
<StgValue><ssdm name="add_ln23_19"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:56 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:77 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:98 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:119 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:140 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:161 %trunc_ln23_2 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %key_read, i32 9, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:162 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:183 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:204 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:225 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:246 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:267 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:288 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:309 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:330 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:351 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 18

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.split.0:372 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.0:0 %value_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:2 %mem_fill_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mem_fill_read

]]></Node>
<StgValue><ssdm name="mem_fill_read_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:3 %mem_fill_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mem_fill_read_5

]]></Node>
<StgValue><ssdm name="mem_fill_read_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="23">
<![CDATA[
.split.0:21 %zext_ln24_1 = zext i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.split.0:23 %shl_ln24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln24, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="23">
<![CDATA[
.split.0:24 %zext_ln24_2 = zext i23 %add_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:26 %trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_17, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:27 %add_ln24_1 = add i32 %shl_ln24_1, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:28 %lshr_ln25_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="26">
<![CDATA[
.split.0:29 %zext_ln25_1 = zext i26 %lshr_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:33 %add_ln25 = add i26 %trunc_ln1, i26 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %xor_ln25_1 = xor i32 %zext_ln25_1, i32 %add_ln24_1

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1">
<![CDATA[
.split.0:36 %zext_ln23_4 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:38 %trunc_ln23_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_1, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:39 %xor_ln23 = xor i26 %lshr_ln25_1, i26 %add_ln25

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="1">
<![CDATA[
.split.0:40 %zext_ln23_5 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:41 %add_ln23_2 = add i32 %zext_ln23_4, i32 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:42 %shl_ln24 = shl i32 %add_ln23_2, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:43 %xor_ln24 = xor i15 %trunc_ln23_3, i15 %add_ln23_19

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="1">
<![CDATA[
.split.0:44 %zext_ln24_3 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:45 %add_ln24_19 = add i26 %zext_ln23_5, i26 %xor_ln23

]]></Node>
<StgValue><ssdm name="add_ln24_19"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
.split.0:46 %trunc_ln24_18 = trunc i32 %add_ln23_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_18"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:47 %trunc_ln24_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_18, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_ln24_2 = add i32 %shl_ln24, i32 %add_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:49 %lshr_ln25_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="26">
<![CDATA[
.split.0:50 %zext_ln25_2 = zext i26 %lshr_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:51 %add_ln25_1 = add i15 %zext_ln24_3, i15 %xor_ln24

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32">
<![CDATA[
.split.0:52 %trunc_ln25_4 = trunc i32 %add_ln23_2

]]></Node>
<StgValue><ssdm name="trunc_ln25_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:53 %trunc_ln25_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_4, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:54 %add_ln25_2 = add i26 %trunc_ln24_1, i26 %add_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:55 %xor_ln25_2 = xor i32 %zext_ln25_2, i32 %add_ln24_2

]]></Node>
<StgValue><ssdm name="xor_ln25_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1">
<![CDATA[
.split.0:57 %zext_ln23_6 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:58 %add_ln23_20 = add i15 %trunc_ln25_3, i15 %add_ln25_1

]]></Node>
<StgValue><ssdm name="add_ln23_20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:59 %trunc_ln23_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_2, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:60 %xor_ln23_1 = xor i26 %lshr_ln25_2, i26 %add_ln25_2

]]></Node>
<StgValue><ssdm name="xor_ln23_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:62 %add_ln23_3 = add i32 %zext_ln23_6, i32 %xor_ln25_2

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:64 %xor_ln24_1 = xor i15 %trunc_ln23_5, i15 %add_ln23_20

]]></Node>
<StgValue><ssdm name="xor_ln24_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
.split.0:67 %trunc_ln24_19 = trunc i32 %add_ln23_3

]]></Node>
<StgValue><ssdm name="trunc_ln24_19"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32">
<![CDATA[
.split.0:73 %trunc_ln25_6 = trunc i32 %add_ln23_3

]]></Node>
<StgValue><ssdm name="trunc_ln25_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="1">
<![CDATA[
.split.0:61 %zext_ln23_7 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:63 %shl_ln24_2 = shl i32 %add_ln23_3, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="1">
<![CDATA[
.split.0:65 %zext_ln24_4 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:66 %add_ln24_20 = add i26 %zext_ln23_7, i26 %xor_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln24_20"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:68 %trunc_ln24_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_19, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:69 %add_ln24_3 = add i32 %shl_ln24_2, i32 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:70 %lshr_ln25_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="26">
<![CDATA[
.split.0:71 %zext_ln25_3 = zext i26 %lshr_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:72 %add_ln25_3 = add i15 %zext_ln24_4, i15 %xor_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:74 %trunc_ln25_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_6, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:75 %add_ln25_4 = add i26 %trunc_ln24_2, i26 %add_ln24_20

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:76 %xor_ln25_3 = xor i32 %zext_ln25_3, i32 %add_ln24_3

]]></Node>
<StgValue><ssdm name="xor_ln25_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1">
<![CDATA[
.split.0:78 %zext_ln23_8 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:79 %add_ln23_21 = add i15 %trunc_ln25_5, i15 %add_ln25_3

]]></Node>
<StgValue><ssdm name="add_ln23_21"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:80 %trunc_ln23_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_3, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:81 %xor_ln23_2 = xor i26 %lshr_ln25_3, i26 %add_ln25_4

]]></Node>
<StgValue><ssdm name="xor_ln23_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="1">
<![CDATA[
.split.0:82 %zext_ln23_9 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:83 %add_ln23_4 = add i32 %zext_ln23_8, i32 %xor_ln25_3

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:84 %shl_ln24_3 = shl i32 %add_ln23_4, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:85 %xor_ln24_2 = xor i15 %trunc_ln23_7, i15 %add_ln23_21

]]></Node>
<StgValue><ssdm name="xor_ln24_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="1">
<![CDATA[
.split.0:86 %zext_ln24_5 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:87 %add_ln24_21 = add i26 %zext_ln23_9, i26 %xor_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln24_21"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
.split.0:88 %trunc_ln24_20 = trunc i32 %add_ln23_4

]]></Node>
<StgValue><ssdm name="trunc_ln24_20"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:89 %trunc_ln24_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_20, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:90 %add_ln24_4 = add i32 %shl_ln24_3, i32 %add_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:91 %lshr_ln25_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="26">
<![CDATA[
.split.0:92 %zext_ln25_4 = zext i26 %lshr_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:93 %add_ln25_5 = add i15 %zext_ln24_5, i15 %xor_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32">
<![CDATA[
.split.0:94 %trunc_ln25_8 = trunc i32 %add_ln23_4

]]></Node>
<StgValue><ssdm name="trunc_ln25_8"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:95 %trunc_ln25_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_8, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:96 %add_ln25_6 = add i26 %trunc_ln24_3, i26 %add_ln24_21

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:97 %xor_ln25_4 = xor i32 %zext_ln25_4, i32 %add_ln24_4

]]></Node>
<StgValue><ssdm name="xor_ln25_4"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1">
<![CDATA[
.split.0:99 %zext_ln23_10 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:100 %add_ln23_22 = add i15 %trunc_ln25_7, i15 %add_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln23_22"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:101 %trunc_ln23_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_4, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_9"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:102 %xor_ln23_3 = xor i26 %lshr_ln25_4, i26 %add_ln25_6

]]></Node>
<StgValue><ssdm name="xor_ln23_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:104 %add_ln23_5 = add i32 %zext_ln23_10, i32 %xor_ln25_4

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:106 %xor_ln24_3 = xor i15 %trunc_ln23_9, i15 %add_ln23_22

]]></Node>
<StgValue><ssdm name="xor_ln24_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
.split.0:109 %trunc_ln24_21 = trunc i32 %add_ln23_5

]]></Node>
<StgValue><ssdm name="trunc_ln24_21"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32">
<![CDATA[
.split.0:115 %trunc_ln25_11 = trunc i32 %add_ln23_5

]]></Node>
<StgValue><ssdm name="trunc_ln25_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="1">
<![CDATA[
.split.0:103 %zext_ln23_11 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:105 %shl_ln24_4 = shl i32 %add_ln23_5, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="1">
<![CDATA[
.split.0:107 %zext_ln24_6 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:108 %add_ln24_22 = add i26 %zext_ln23_11, i26 %xor_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln24_22"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:110 %trunc_ln24_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_21, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:111 %add_ln24_5 = add i32 %shl_ln24_4, i32 %add_ln23_5

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:112 %lshr_ln25_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="26">
<![CDATA[
.split.0:113 %zext_ln25_5 = zext i26 %lshr_ln25_5

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:114 %add_ln25_7 = add i15 %zext_ln24_6, i15 %xor_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:116 %trunc_ln25_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_11, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_9"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:117 %add_ln25_8 = add i26 %trunc_ln24_4, i26 %add_ln24_22

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:118 %xor_ln25_5 = xor i32 %zext_ln25_5, i32 %add_ln24_5

]]></Node>
<StgValue><ssdm name="xor_ln25_5"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1">
<![CDATA[
.split.0:120 %zext_ln23_12 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:121 %add_ln23_23 = add i15 %trunc_ln25_9, i15 %add_ln25_7

]]></Node>
<StgValue><ssdm name="add_ln23_23"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:122 %trunc_ln23_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_5, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_s"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:123 %xor_ln23_4 = xor i26 %lshr_ln25_5, i26 %add_ln25_8

]]></Node>
<StgValue><ssdm name="xor_ln23_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="1">
<![CDATA[
.split.0:124 %zext_ln23_13 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:125 %add_ln23_6 = add i32 %zext_ln23_12, i32 %xor_ln25_5

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:126 %shl_ln24_5 = shl i32 %add_ln23_6, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_5"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:127 %xor_ln24_4 = xor i15 %trunc_ln23_s, i15 %add_ln23_23

]]></Node>
<StgValue><ssdm name="xor_ln24_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="1">
<![CDATA[
.split.0:128 %zext_ln24_7 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:129 %add_ln24_23 = add i26 %zext_ln23_13, i26 %xor_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln24_23"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
.split.0:130 %trunc_ln24_22 = trunc i32 %add_ln23_6

]]></Node>
<StgValue><ssdm name="trunc_ln24_22"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:131 %trunc_ln24_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_22, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:132 %add_ln24_6 = add i32 %shl_ln24_5, i32 %add_ln23_6

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:133 %lshr_ln25_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_6, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_6"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="26">
<![CDATA[
.split.0:134 %zext_ln25_6 = zext i26 %lshr_ln25_6

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:135 %add_ln25_9 = add i15 %zext_ln24_7, i15 %xor_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32">
<![CDATA[
.split.0:136 %trunc_ln25_13 = trunc i32 %add_ln23_6

]]></Node>
<StgValue><ssdm name="trunc_ln25_13"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:137 %trunc_ln25_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_13, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_s"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:138 %add_ln25_10 = add i26 %trunc_ln24_5, i26 %add_ln24_23

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:139 %xor_ln25_6 = xor i32 %zext_ln25_6, i32 %add_ln24_6

]]></Node>
<StgValue><ssdm name="xor_ln25_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1">
<![CDATA[
.split.0:141 %zext_ln23_14 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:142 %add_ln23_24 = add i15 %trunc_ln25_s, i15 %add_ln25_9

]]></Node>
<StgValue><ssdm name="add_ln23_24"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:143 %trunc_ln23_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_6, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:144 %xor_ln23_5 = xor i26 %lshr_ln25_6, i26 %add_ln25_10

]]></Node>
<StgValue><ssdm name="xor_ln23_5"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:146 %add_ln23_7 = add i32 %zext_ln23_14, i32 %xor_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:148 %xor_ln24_5 = xor i15 %trunc_ln23_1, i15 %add_ln23_24

]]></Node>
<StgValue><ssdm name="xor_ln24_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
.split.0:151 %trunc_ln24_23 = trunc i32 %add_ln23_7

]]></Node>
<StgValue><ssdm name="trunc_ln24_23"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32">
<![CDATA[
.split.0:157 %trunc_ln25_15 = trunc i32 %add_ln23_7

]]></Node>
<StgValue><ssdm name="trunc_ln25_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="26" op_0_bw="1">
<![CDATA[
.split.0:145 %zext_ln23_15 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:147 %shl_ln24_6 = shl i32 %add_ln23_7, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="1">
<![CDATA[
.split.0:149 %zext_ln24_8 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln24_8"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:150 %add_ln24_24 = add i26 %zext_ln23_15, i26 %xor_ln23_5

]]></Node>
<StgValue><ssdm name="add_ln24_24"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:152 %trunc_ln24_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_23, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_6"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:153 %add_ln24_7 = add i32 %shl_ln24_6, i32 %add_ln23_7

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:154 %lshr_ln25_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_7, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_7"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="26">
<![CDATA[
.split.0:155 %zext_ln25_7 = zext i26 %lshr_ln25_7

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:156 %add_ln25_11 = add i15 %zext_ln24_8, i15 %xor_ln24_5

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:158 %trunc_ln25_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_15, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_10"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:159 %add_ln25_12 = add i26 %trunc_ln24_6, i26 %add_ln24_24

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:160 %xor_ln25_7 = xor i32 %zext_ln25_7, i32 %add_ln24_7

]]></Node>
<StgValue><ssdm name="xor_ln25_7"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1">
<![CDATA[
.split.0:163 %zext_ln23_16 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:164 %add_ln23_25 = add i15 %trunc_ln25_10, i15 %add_ln25_11

]]></Node>
<StgValue><ssdm name="add_ln23_25"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:165 %trunc_ln23_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_7, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:166 %xor_ln23_6 = xor i26 %lshr_ln25_7, i26 %add_ln25_12

]]></Node>
<StgValue><ssdm name="xor_ln23_6"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="1">
<![CDATA[
.split.0:167 %zext_ln23_17 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:168 %add_ln23_8 = add i32 %zext_ln23_16, i32 %xor_ln25_7

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:169 %shl_ln24_7 = shl i32 %add_ln23_8, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_7"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:170 %xor_ln24_6 = xor i15 %trunc_ln23_4, i15 %add_ln23_25

]]></Node>
<StgValue><ssdm name="xor_ln24_6"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="1">
<![CDATA[
.split.0:171 %zext_ln24_9 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln24_9"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:172 %add_ln24_25 = add i26 %zext_ln23_17, i26 %xor_ln23_6

]]></Node>
<StgValue><ssdm name="add_ln24_25"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
.split.0:173 %trunc_ln24_24 = trunc i32 %add_ln23_8

]]></Node>
<StgValue><ssdm name="trunc_ln24_24"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:174 %trunc_ln24_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_24, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:175 %add_ln24_8 = add i32 %shl_ln24_7, i32 %add_ln23_8

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:176 %lshr_ln25_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_8, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_8"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="26">
<![CDATA[
.split.0:177 %zext_ln25_8 = zext i26 %lshr_ln25_8

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:178 %add_ln25_13 = add i15 %zext_ln24_9, i15 %xor_ln24_6

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="32">
<![CDATA[
.split.0:179 %trunc_ln25_17 = trunc i32 %add_ln23_8

]]></Node>
<StgValue><ssdm name="trunc_ln25_17"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:180 %trunc_ln25_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_17, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_12"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:181 %add_ln25_14 = add i26 %trunc_ln24_7, i26 %add_ln24_25

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:182 %xor_ln25_8 = xor i32 %zext_ln25_8, i32 %add_ln24_8

]]></Node>
<StgValue><ssdm name="xor_ln25_8"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1">
<![CDATA[
.split.0:184 %zext_ln23_18 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:185 %add_ln23_26 = add i15 %trunc_ln25_12, i15 %add_ln25_13

]]></Node>
<StgValue><ssdm name="add_ln23_26"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:186 %trunc_ln23_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_8, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:187 %xor_ln23_7 = xor i26 %lshr_ln25_8, i26 %add_ln25_14

]]></Node>
<StgValue><ssdm name="xor_ln23_7"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:189 %add_ln23_9 = add i32 %zext_ln23_18, i32 %xor_ln25_8

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:191 %xor_ln24_7 = xor i15 %trunc_ln23_6, i15 %add_ln23_26

]]></Node>
<StgValue><ssdm name="xor_ln24_7"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
.split.0:194 %trunc_ln24_25 = trunc i32 %add_ln23_9

]]></Node>
<StgValue><ssdm name="trunc_ln24_25"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32">
<![CDATA[
.split.0:200 %trunc_ln25_19 = trunc i32 %add_ln23_9

]]></Node>
<StgValue><ssdm name="trunc_ln25_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="26" op_0_bw="1">
<![CDATA[
.split.0:188 %zext_ln23_19 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:190 %shl_ln24_8 = shl i32 %add_ln23_9, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_8"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="1">
<![CDATA[
.split.0:192 %zext_ln24_10 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln24_10"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:193 %add_ln24_26 = add i26 %zext_ln23_19, i26 %xor_ln23_7

]]></Node>
<StgValue><ssdm name="add_ln24_26"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:195 %trunc_ln24_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_25, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_8"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:196 %add_ln24_9 = add i32 %shl_ln24_8, i32 %add_ln23_9

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:197 %lshr_ln25_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_9, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_9"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="26">
<![CDATA[
.split.0:198 %zext_ln25_9 = zext i26 %lshr_ln25_9

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:199 %add_ln25_15 = add i15 %zext_ln24_10, i15 %xor_ln24_7

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:201 %trunc_ln25_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_19, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_14"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:202 %add_ln25_16 = add i26 %trunc_ln24_8, i26 %add_ln24_26

]]></Node>
<StgValue><ssdm name="add_ln25_16"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:203 %xor_ln25_9 = xor i32 %zext_ln25_9, i32 %add_ln24_9

]]></Node>
<StgValue><ssdm name="xor_ln25_9"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1">
<![CDATA[
.split.0:205 %zext_ln23_20 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:206 %add_ln23_27 = add i15 %trunc_ln25_14, i15 %add_ln25_15

]]></Node>
<StgValue><ssdm name="add_ln23_27"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:207 %trunc_ln23_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_9, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_8"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:208 %xor_ln23_8 = xor i26 %lshr_ln25_9, i26 %add_ln25_16

]]></Node>
<StgValue><ssdm name="xor_ln23_8"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="1">
<![CDATA[
.split.0:209 %zext_ln23_21 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:210 %add_ln23_10 = add i32 %zext_ln23_20, i32 %xor_ln25_9

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:211 %shl_ln24_9 = shl i32 %add_ln23_10, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_9"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:212 %xor_ln24_8 = xor i15 %trunc_ln23_8, i15 %add_ln23_27

]]></Node>
<StgValue><ssdm name="xor_ln24_8"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="1">
<![CDATA[
.split.0:213 %zext_ln24_11 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln24_11"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:214 %add_ln24_27 = add i26 %zext_ln23_21, i26 %xor_ln23_8

]]></Node>
<StgValue><ssdm name="add_ln24_27"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
.split.0:215 %trunc_ln24_26 = trunc i32 %add_ln23_10

]]></Node>
<StgValue><ssdm name="trunc_ln24_26"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:216 %trunc_ln24_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_26, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_9"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:217 %add_ln24_10 = add i32 %shl_ln24_9, i32 %add_ln23_10

]]></Node>
<StgValue><ssdm name="add_ln24_10"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:218 %lshr_ln25_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_s"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="26">
<![CDATA[
.split.0:219 %zext_ln25_10 = zext i26 %lshr_ln25_s

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:220 %add_ln25_17 = add i15 %zext_ln24_11, i15 %xor_ln24_8

]]></Node>
<StgValue><ssdm name="add_ln25_17"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32">
<![CDATA[
.split.0:221 %trunc_ln25_21 = trunc i32 %add_ln23_10

]]></Node>
<StgValue><ssdm name="trunc_ln25_21"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:222 %trunc_ln25_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_21, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_16"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:223 %add_ln25_18 = add i26 %trunc_ln24_9, i26 %add_ln24_27

]]></Node>
<StgValue><ssdm name="add_ln25_18"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:224 %xor_ln25_10 = xor i32 %zext_ln25_10, i32 %add_ln24_10

]]></Node>
<StgValue><ssdm name="xor_ln25_10"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1">
<![CDATA[
.split.0:226 %zext_ln23_22 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:227 %add_ln23_28 = add i15 %trunc_ln25_16, i15 %add_ln25_17

]]></Node>
<StgValue><ssdm name="add_ln23_28"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:228 %trunc_ln23_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_10, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_10"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:229 %xor_ln23_9 = xor i26 %lshr_ln25_s, i26 %add_ln25_18

]]></Node>
<StgValue><ssdm name="xor_ln23_9"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:231 %add_ln23_11 = add i32 %zext_ln23_22, i32 %xor_ln25_10

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:233 %xor_ln24_9 = xor i15 %trunc_ln23_10, i15 %add_ln23_28

]]></Node>
<StgValue><ssdm name="xor_ln24_9"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="32">
<![CDATA[
.split.0:236 %trunc_ln24_27 = trunc i32 %add_ln23_11

]]></Node>
<StgValue><ssdm name="trunc_ln24_27"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32">
<![CDATA[
.split.0:242 %trunc_ln25_23 = trunc i32 %add_ln23_11

]]></Node>
<StgValue><ssdm name="trunc_ln25_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="26" op_0_bw="1">
<![CDATA[
.split.0:230 %zext_ln23_23 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:232 %shl_ln24_10 = shl i32 %add_ln23_11, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_10"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="1">
<![CDATA[
.split.0:234 %zext_ln24_12 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln24_12"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:235 %add_ln24_28 = add i26 %zext_ln23_23, i26 %xor_ln23_9

]]></Node>
<StgValue><ssdm name="add_ln24_28"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:237 %trunc_ln24_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_27, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_s"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:238 %add_ln24_11 = add i32 %shl_ln24_10, i32 %add_ln23_11

]]></Node>
<StgValue><ssdm name="add_ln24_11"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:239 %lshr_ln25_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_11, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_10"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="26">
<![CDATA[
.split.0:240 %zext_ln25_11 = zext i26 %lshr_ln25_10

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:241 %add_ln25_19 = add i15 %zext_ln24_12, i15 %xor_ln24_9

]]></Node>
<StgValue><ssdm name="add_ln25_19"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:243 %trunc_ln25_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_23, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_18"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:244 %add_ln25_20 = add i26 %trunc_ln24_s, i26 %add_ln24_28

]]></Node>
<StgValue><ssdm name="add_ln25_20"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:245 %xor_ln25_11 = xor i32 %zext_ln25_11, i32 %add_ln24_11

]]></Node>
<StgValue><ssdm name="xor_ln25_11"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1">
<![CDATA[
.split.0:247 %zext_ln23_24 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:248 %add_ln23_29 = add i15 %trunc_ln25_18, i15 %add_ln25_19

]]></Node>
<StgValue><ssdm name="add_ln23_29"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:249 %trunc_ln23_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_11, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_11"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:250 %xor_ln23_10 = xor i26 %lshr_ln25_10, i26 %add_ln25_20

]]></Node>
<StgValue><ssdm name="xor_ln23_10"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="1">
<![CDATA[
.split.0:251 %zext_ln23_25 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:252 %add_ln23_12 = add i32 %zext_ln23_24, i32 %xor_ln25_11

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:253 %shl_ln24_11 = shl i32 %add_ln23_12, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_11"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:254 %xor_ln24_10 = xor i15 %trunc_ln23_11, i15 %add_ln23_29

]]></Node>
<StgValue><ssdm name="xor_ln24_10"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="1">
<![CDATA[
.split.0:255 %zext_ln24_13 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln24_13"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:256 %add_ln24_29 = add i26 %zext_ln23_25, i26 %xor_ln23_10

]]></Node>
<StgValue><ssdm name="add_ln24_29"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="32">
<![CDATA[
.split.0:257 %trunc_ln24_28 = trunc i32 %add_ln23_12

]]></Node>
<StgValue><ssdm name="trunc_ln24_28"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:258 %trunc_ln24_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_28, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_10"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:259 %add_ln24_12 = add i32 %shl_ln24_11, i32 %add_ln23_12

]]></Node>
<StgValue><ssdm name="add_ln24_12"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:260 %lshr_ln25_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_12, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_11"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="26">
<![CDATA[
.split.0:261 %zext_ln25_12 = zext i26 %lshr_ln25_11

]]></Node>
<StgValue><ssdm name="zext_ln25_12"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:262 %add_ln25_21 = add i15 %zext_ln24_13, i15 %xor_ln24_10

]]></Node>
<StgValue><ssdm name="add_ln25_21"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="32">
<![CDATA[
.split.0:263 %trunc_ln25_25 = trunc i32 %add_ln23_12

]]></Node>
<StgValue><ssdm name="trunc_ln25_25"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:264 %trunc_ln25_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_25, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_20"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:265 %add_ln25_22 = add i26 %trunc_ln24_10, i26 %add_ln24_29

]]></Node>
<StgValue><ssdm name="add_ln25_22"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:266 %xor_ln25_12 = xor i32 %zext_ln25_12, i32 %add_ln24_12

]]></Node>
<StgValue><ssdm name="xor_ln25_12"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1">
<![CDATA[
.split.0:268 %zext_ln23_26 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:269 %add_ln23_30 = add i15 %trunc_ln25_20, i15 %add_ln25_21

]]></Node>
<StgValue><ssdm name="add_ln23_30"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:270 %trunc_ln23_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_12, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_12"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:271 %xor_ln23_11 = xor i26 %lshr_ln25_11, i26 %add_ln25_22

]]></Node>
<StgValue><ssdm name="xor_ln23_11"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:273 %add_ln23_13 = add i32 %zext_ln23_26, i32 %xor_ln25_12

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:275 %xor_ln24_11 = xor i15 %trunc_ln23_12, i15 %add_ln23_30

]]></Node>
<StgValue><ssdm name="xor_ln24_11"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="32">
<![CDATA[
.split.0:278 %trunc_ln24_29 = trunc i32 %add_ln23_13

]]></Node>
<StgValue><ssdm name="trunc_ln24_29"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32">
<![CDATA[
.split.0:284 %trunc_ln25_27 = trunc i32 %add_ln23_13

]]></Node>
<StgValue><ssdm name="trunc_ln25_27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="1">
<![CDATA[
.split.0:272 %zext_ln23_27 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln23_27"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:274 %shl_ln24_12 = shl i32 %add_ln23_13, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_12"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="1">
<![CDATA[
.split.0:276 %zext_ln24_14 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln24_14"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:277 %add_ln24_30 = add i26 %zext_ln23_27, i26 %xor_ln23_11

]]></Node>
<StgValue><ssdm name="add_ln24_30"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:279 %trunc_ln24_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_29, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_11"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:280 %add_ln24_13 = add i32 %shl_ln24_12, i32 %add_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln24_13"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:281 %lshr_ln25_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_13, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_12"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="26">
<![CDATA[
.split.0:282 %zext_ln25_13 = zext i26 %lshr_ln25_12

]]></Node>
<StgValue><ssdm name="zext_ln25_13"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:283 %add_ln25_23 = add i15 %zext_ln24_14, i15 %xor_ln24_11

]]></Node>
<StgValue><ssdm name="add_ln25_23"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:285 %trunc_ln25_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_27, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_22"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:286 %add_ln25_24 = add i26 %trunc_ln24_11, i26 %add_ln24_30

]]></Node>
<StgValue><ssdm name="add_ln25_24"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:287 %xor_ln25_13 = xor i32 %zext_ln25_13, i32 %add_ln24_13

]]></Node>
<StgValue><ssdm name="xor_ln25_13"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1">
<![CDATA[
.split.0:289 %zext_ln23_28 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln23_28"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:290 %add_ln23_31 = add i15 %trunc_ln25_22, i15 %add_ln25_23

]]></Node>
<StgValue><ssdm name="add_ln23_31"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:291 %trunc_ln23_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_13, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_13"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:292 %xor_ln23_12 = xor i26 %lshr_ln25_12, i26 %add_ln25_24

]]></Node>
<StgValue><ssdm name="xor_ln23_12"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="26" op_0_bw="1">
<![CDATA[
.split.0:293 %zext_ln23_29 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln23_29"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:294 %add_ln23_14 = add i32 %zext_ln23_28, i32 %xor_ln25_13

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:295 %shl_ln24_13 = shl i32 %add_ln23_14, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_13"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:296 %xor_ln24_12 = xor i15 %trunc_ln23_13, i15 %add_ln23_31

]]></Node>
<StgValue><ssdm name="xor_ln24_12"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="1">
<![CDATA[
.split.0:297 %zext_ln24_15 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln24_15"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:298 %add_ln24_31 = add i26 %zext_ln23_29, i26 %xor_ln23_12

]]></Node>
<StgValue><ssdm name="add_ln24_31"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="32">
<![CDATA[
.split.0:299 %trunc_ln24_30 = trunc i32 %add_ln23_14

]]></Node>
<StgValue><ssdm name="trunc_ln24_30"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:300 %trunc_ln24_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_30, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_12"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:301 %add_ln24_14 = add i32 %shl_ln24_13, i32 %add_ln23_14

]]></Node>
<StgValue><ssdm name="add_ln24_14"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:302 %lshr_ln25_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_14, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_13"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="26">
<![CDATA[
.split.0:303 %zext_ln25_14 = zext i26 %lshr_ln25_13

]]></Node>
<StgValue><ssdm name="zext_ln25_14"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:304 %add_ln25_25 = add i15 %zext_ln24_15, i15 %xor_ln24_12

]]></Node>
<StgValue><ssdm name="add_ln25_25"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="32">
<![CDATA[
.split.0:305 %trunc_ln25_29 = trunc i32 %add_ln23_14

]]></Node>
<StgValue><ssdm name="trunc_ln25_29"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:306 %trunc_ln25_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_29, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_24"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:307 %add_ln25_26 = add i26 %trunc_ln24_12, i26 %add_ln24_31

]]></Node>
<StgValue><ssdm name="add_ln25_26"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:308 %xor_ln25_14 = xor i32 %zext_ln25_14, i32 %add_ln24_14

]]></Node>
<StgValue><ssdm name="xor_ln25_14"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1">
<![CDATA[
.split.0:310 %zext_ln23_30 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln23_30"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:311 %add_ln23_32 = add i15 %trunc_ln25_24, i15 %add_ln25_25

]]></Node>
<StgValue><ssdm name="add_ln23_32"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:312 %trunc_ln23_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_14, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_14"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:313 %xor_ln23_13 = xor i26 %lshr_ln25_13, i26 %add_ln25_26

]]></Node>
<StgValue><ssdm name="xor_ln23_13"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:315 %add_ln23_15 = add i32 %zext_ln23_30, i32 %xor_ln25_14

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:317 %xor_ln24_13 = xor i15 %trunc_ln23_14, i15 %add_ln23_32

]]></Node>
<StgValue><ssdm name="xor_ln24_13"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32">
<![CDATA[
.split.0:320 %trunc_ln24_31 = trunc i32 %add_ln23_15

]]></Node>
<StgValue><ssdm name="trunc_ln24_31"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32">
<![CDATA[
.split.0:326 %trunc_ln25_31 = trunc i32 %add_ln23_15

]]></Node>
<StgValue><ssdm name="trunc_ln25_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="26" op_0_bw="1">
<![CDATA[
.split.0:314 %zext_ln23_31 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln23_31"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:316 %shl_ln24_14 = shl i32 %add_ln23_15, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_14"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="1">
<![CDATA[
.split.0:318 %zext_ln24_16 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln24_16"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:319 %add_ln24_32 = add i26 %zext_ln23_31, i26 %xor_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln24_32"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:321 %trunc_ln24_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_31, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_13"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:322 %add_ln24_15 = add i32 %shl_ln24_14, i32 %add_ln23_15

]]></Node>
<StgValue><ssdm name="add_ln24_15"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:323 %lshr_ln25_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_15, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_14"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="26">
<![CDATA[
.split.0:324 %zext_ln25_15 = zext i26 %lshr_ln25_14

]]></Node>
<StgValue><ssdm name="zext_ln25_15"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:325 %add_ln25_27 = add i15 %zext_ln24_16, i15 %xor_ln24_13

]]></Node>
<StgValue><ssdm name="add_ln25_27"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:327 %trunc_ln25_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_31, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_26"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:328 %add_ln25_28 = add i26 %trunc_ln24_13, i26 %add_ln24_32

]]></Node>
<StgValue><ssdm name="add_ln25_28"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:329 %xor_ln25_15 = xor i32 %zext_ln25_15, i32 %add_ln24_15

]]></Node>
<StgValue><ssdm name="xor_ln25_15"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1">
<![CDATA[
.split.0:331 %zext_ln23_32 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln23_32"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:332 %add_ln23_33 = add i15 %trunc_ln25_26, i15 %add_ln25_27

]]></Node>
<StgValue><ssdm name="add_ln23_33"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:333 %trunc_ln23_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_15, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_15"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:334 %xor_ln23_14 = xor i26 %lshr_ln25_14, i26 %add_ln25_28

]]></Node>
<StgValue><ssdm name="xor_ln23_14"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="1">
<![CDATA[
.split.0:335 %zext_ln23_33 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln23_33"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:336 %add_ln23_16 = add i32 %zext_ln23_32, i32 %xor_ln25_15

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:337 %shl_ln24_15 = shl i32 %add_ln23_16, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_15"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:338 %xor_ln24_14 = xor i15 %trunc_ln23_15, i15 %add_ln23_33

]]></Node>
<StgValue><ssdm name="xor_ln24_14"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="1">
<![CDATA[
.split.0:339 %zext_ln24_17 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln24_17"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:340 %add_ln24_33 = add i26 %zext_ln23_33, i26 %xor_ln23_14

]]></Node>
<StgValue><ssdm name="add_ln24_33"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="32">
<![CDATA[
.split.0:341 %trunc_ln24_32 = trunc i32 %add_ln23_16

]]></Node>
<StgValue><ssdm name="trunc_ln24_32"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:342 %trunc_ln24_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_32, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_14"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:343 %add_ln24_16 = add i32 %shl_ln24_15, i32 %add_ln23_16

]]></Node>
<StgValue><ssdm name="add_ln24_16"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:344 %lshr_ln25_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_16, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_15"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="26">
<![CDATA[
.split.0:345 %zext_ln25_16 = zext i26 %lshr_ln25_15

]]></Node>
<StgValue><ssdm name="zext_ln25_16"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:346 %add_ln25_29 = add i15 %zext_ln24_17, i15 %xor_ln24_14

]]></Node>
<StgValue><ssdm name="add_ln25_29"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32">
<![CDATA[
.split.0:347 %trunc_ln25_33 = trunc i32 %add_ln23_16

]]></Node>
<StgValue><ssdm name="trunc_ln25_33"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:348 %trunc_ln25_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_33, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_28"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:349 %add_ln25_30 = add i26 %trunc_ln24_14, i26 %add_ln24_33

]]></Node>
<StgValue><ssdm name="add_ln25_30"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:350 %xor_ln25_16 = xor i32 %zext_ln25_16, i32 %add_ln24_16

]]></Node>
<StgValue><ssdm name="xor_ln25_16"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1">
<![CDATA[
.split.0:352 %zext_ln23_34 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln23_34"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:353 %add_ln23_34 = add i15 %trunc_ln25_28, i15 %add_ln25_29

]]></Node>
<StgValue><ssdm name="add_ln23_34"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:354 %trunc_ln23_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_16, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_16"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:355 %xor_ln23_15 = xor i26 %lshr_ln25_15, i26 %add_ln25_30

]]></Node>
<StgValue><ssdm name="xor_ln23_15"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:357 %add_ln23_17 = add i32 %zext_ln23_34, i32 %xor_ln25_16

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:359 %xor_ln24_15 = xor i15 %trunc_ln23_16, i15 %add_ln23_34

]]></Node>
<StgValue><ssdm name="xor_ln24_15"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32">
<![CDATA[
.split.0:362 %trunc_ln24_33 = trunc i32 %add_ln23_17

]]></Node>
<StgValue><ssdm name="trunc_ln24_33"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32">
<![CDATA[
.split.0:368 %trunc_ln25_37 = trunc i32 %add_ln23_17

]]></Node>
<StgValue><ssdm name="trunc_ln25_37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="26" op_0_bw="1">
<![CDATA[
.split.0:356 %zext_ln23_35 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln23_35"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:358 %shl_ln24_16 = shl i32 %add_ln23_17, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_16"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="1">
<![CDATA[
.split.0:360 %zext_ln24_18 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln24_18"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:361 %add_ln24_34 = add i26 %zext_ln23_35, i26 %xor_ln23_15

]]></Node>
<StgValue><ssdm name="add_ln24_34"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:363 %trunc_ln24_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_33, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_15"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:364 %add_ln24_17 = add i32 %shl_ln24_16, i32 %add_ln23_17

]]></Node>
<StgValue><ssdm name="add_ln24_17"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:365 %lshr_ln25_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_17, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_16"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="26">
<![CDATA[
.split.0:366 %zext_ln25_17 = zext i26 %lshr_ln25_16

]]></Node>
<StgValue><ssdm name="zext_ln25_17"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:367 %add_ln25_31 = add i15 %zext_ln24_18, i15 %xor_ln24_15

]]></Node>
<StgValue><ssdm name="add_ln25_31"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:369 %trunc_ln25_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_37, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_30"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:370 %add_ln25_32 = add i26 %trunc_ln24_15, i26 %add_ln24_34

]]></Node>
<StgValue><ssdm name="add_ln25_32"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:371 %xor_ln25_17 = xor i32 %zext_ln25_17, i32 %add_ln24_17

]]></Node>
<StgValue><ssdm name="xor_ln25_17"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1">
<![CDATA[
.split.0:373 %zext_ln23_36 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln23_36"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:374 %add_ln23_35 = add i15 %trunc_ln25_30, i15 %add_ln25_31

]]></Node>
<StgValue><ssdm name="add_ln23_35"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:375 %trunc_ln23_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_17, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln23_17"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:376 %xor_ln23_16 = xor i26 %lshr_ln25_16, i26 %add_ln25_32

]]></Node>
<StgValue><ssdm name="xor_ln23_16"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="1">
<![CDATA[
.split.0:377 %zext_ln23_37 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln23_37"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:378 %add_ln23_18 = add i32 %zext_ln23_36, i32 %xor_ln25_17

]]></Node>
<StgValue><ssdm name="add_ln23_18"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:380 %xor_ln24_16 = xor i15 %trunc_ln23_17, i15 %add_ln23_35

]]></Node>
<StgValue><ssdm name="xor_ln24_16"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="1">
<![CDATA[
.split.0:381 %zext_ln24_19 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln24_19"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:382 %add_ln24_35 = add i26 %zext_ln23_37, i26 %xor_ln23_16

]]></Node>
<StgValue><ssdm name="add_ln24_35"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="32">
<![CDATA[
.split.0:383 %trunc_ln24_34 = trunc i32 %add_ln23_18

]]></Node>
<StgValue><ssdm name="trunc_ln24_34"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.split.0:384 %trunc_ln24_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_34, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_16"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:386 %add_ln25_33 = add i15 %zext_ln24_19, i15 %xor_ln24_16

]]></Node>
<StgValue><ssdm name="add_ln25_33"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="32">
<![CDATA[
.split.0:387 %trunc_ln25_38 = trunc i32 %add_ln23_18

]]></Node>
<StgValue><ssdm name="trunc_ln25_38"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
.split.0:388 %trunc_ln25_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_38, i10 0

]]></Node>
<StgValue><ssdm name="trunc_ln25_32"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:389 %add_ln25_34 = add i26 %trunc_ln24_16, i26 %add_ln24_35

]]></Node>
<StgValue><ssdm name="add_ln25_34"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:391 %add_ln25_35 = add i15 %trunc_ln25_32, i15 %add_ln25_33

]]></Node>
<StgValue><ssdm name="add_ln25_35"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:379 %shl_ln24_17 = shl i32 %add_ln23_18, i32 10

]]></Node>
<StgValue><ssdm name="shl_ln24_17"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:385 %add_ln24_18 = add i32 %shl_ln24_17, i32 %add_ln23_18

]]></Node>
<StgValue><ssdm name="add_ln24_18"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:390 %trunc_ln25_34 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_18, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln25_34"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:392 %trunc_ln25_35 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_18, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln25_35"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:393 %xor_ln25_18 = xor i26 %trunc_ln25_34, i26 %add_ln25_34

]]></Node>
<StgValue><ssdm name="xor_ln25_18"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:394 %shl_ln27 = shl i26 %xor_ln25_18, i26 3

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:395 %xor_ln27 = xor i15 %trunc_ln25_35, i15 %add_ln25_35

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="26">
<![CDATA[
.split.0:396 %trunc_ln27 = trunc i26 %xor_ln25_18

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.split.0:397 %trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln27, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split.0:398 %hashed = add i26 %shl_ln27, i26 %xor_ln25_18

]]></Node>
<StgValue><ssdm name="hashed"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:399 %add_ln19 = add i15 %trunc_ln3, i15 %xor_ln27

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:400 %trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.0:401 %hashed_1 = xor i15 %trunc_ln4, i15 %add_ln19

]]></Node>
<StgValue><ssdm name="hashed_1"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="15">
<![CDATA[
.split.0:402 %zext_ln67 = zext i15 %hashed_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:403 %hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="hash_table_addr"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="33" op_0_bw="15">
<![CDATA[
.split.0:404 %lookup = load i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="419" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="33" op_0_bw="15">
<![CDATA[
.split.0:404 %lookup = load i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="lookup"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split.0:405 %valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32

]]></Node>
<StgValue><ssdm name="valid"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0:406 %br_ln70 = br i1 %valid, void %_Z11hash_insertPmjjPb.exit, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="12" op_3_bw="20">
<![CDATA[
_Z11hash_insertPmjjPb.exit:0 %or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i20, i1 1, i12 %value_read, i20 %key_read

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="33" op_1_bw="15" op_2_bw="0">
<![CDATA[
_Z11hash_insertPmjjPb.exit:1 %store_ln77 = store i33 %or_ln1, i15 %hash_table_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
_Z11hash_insertPmjjPb.exit:2 %br_ln161 = br void %_Z12assoc_insertP9assoc_memjjPb.6.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mem_fill_read_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.critedge:1 %icmp_ln106 = icmp_eq  i26 %tmp_20, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln106 = br i1 %icmp_ln106, void %_Z12assoc_insertP9assoc_memjjPb.6.exit, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i20.i32.i32, i20 %key_read, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln108 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %mem_upper_key_mem_addr = getelementptr i64 %mem_upper_key_mem, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_addr"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="9">
<![CDATA[
:5 %mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="9">
<![CDATA[
:8 %zext_ln109 = zext i9 %trunc_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %mem_middle_key_mem_addr = getelementptr i64 %mem_middle_key_mem, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_addr"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="9">
<![CDATA[
:10 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="9">
<![CDATA[
:13 %zext_ln110 = zext i9 %trunc_ln158

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %mem_lower_key_mem_addr = getelementptr i64 %mem_lower_key_mem, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_addr"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="9">
<![CDATA[
:15 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="32">
<![CDATA[
:18 %zext_ln111 = zext i32 %mem_fill_read_1

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %mem_value_addr = getelementptr i12 %mem_value, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="mem_value_addr"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
:20 %store_ln111 = store i12 %value_read, i6 %mem_value_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %add_ln113 = add i32 %mem_fill_read_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:22 %br_ln115 = br void %_Z12assoc_insertP9assoc_memjjPb.6.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="443" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %shl_ln108 = shl i32 1, i32 %mem_fill_read_1

]]></Node>
<StgValue><ssdm name="shl_ln108"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
:1 %sext_ln108 = sext i32 %shl_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="9">
<![CDATA[
:5 %mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_upper_key_mem_load"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %or_ln108 = or i64 %mem_upper_key_mem_load, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:7 %store_ln108 = store i64 %or_ln108, i9 %mem_upper_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="9">
<![CDATA[
:10 %mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_middle_key_mem_load"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %or_ln109 = or i64 %mem_middle_key_mem_load, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:12 %store_ln109 = store i64 %or_ln109, i9 %mem_middle_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="9">
<![CDATA[
:15 %mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="mem_lower_key_mem_load"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %or_ln110 = or i64 %mem_lower_key_mem_load, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
:17 %store_ln110 = store i64 %or_ln110, i9 %mem_lower_key_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_Z12assoc_insertP9assoc_memjjPb.6.exit:0 %collision_write_assign = phi i1 0, void %_Z11hash_insertPmjjPb.exit, i1 0, void, i1 1, void %.critedge

]]></Node>
<StgValue><ssdm name="collision_write_assign"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z12assoc_insertP9assoc_memjjPb.6.exit:1 %phi_ln165 = phi i32 %mem_fill_read_3, void %_Z11hash_insertPmjjPb.exit, i32 %add_ln113, void, i32 %mem_fill_read_3, void %.critedge

]]></Node>
<StgValue><ssdm name="phi_ln165"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="33" op_0_bw="33" op_1_bw="1">
<![CDATA[
_Z12assoc_insertP9assoc_memjjPb.6.exit:2 %mrv = insertvalue i33 <undef>, i1 %collision_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
_Z12assoc_insertP9assoc_memjjPb.6.exit:3 %mrv_1 = insertvalue i33 %mrv, i32 %phi_ln165

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="33">
<![CDATA[
_Z12assoc_insertP9assoc_memjjPb.6.exit:4 %ret_ln165 = ret i33 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln165"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
