
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Referencias/mult8_comb.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Referencias/mult8_comb.v' to AST representation.
Storing AST representation for module `$abstract\mult8_comb'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_comb'.
Generating RTLIL representation for module `\mult8_comb'.

4.1. Analyzing design hierarchy..
Top module:  \mult8_comb

4.2. Analyzing design hierarchy..
Top module:  \mult8_comb
Removing unused module `$abstract\mult8_comb'.
Removed 1 unused modules.
Renaming module mult8_comb to mult8_comb.

5. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/hierarchy.dot'.
Dumping module mult8_comb to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult8_comb

7.2. Analyzing design hierarchy..
Top module:  \mult8_comb
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult8_comb...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_comb.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

32. Executing FSM pass (extract and optimize FSM).

32.1. Executing FSM_DETECT pass (finding FSMs in design).

32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

33. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_comb.
Performed a total of 0 changes.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

38. Executing OPT_DFF pass (perform DFF optimizations).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

41. Executing WREDUCE pass (reducing word size of cells).

42. Executing PEEPOPT pass (run peephole optimizers).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

44. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult8_comb:
  creating $macc model for $mul$/home/gmun/Downloads/Referencias/mult8_comb.v:6$1 ($mul).
  creating $macc cell for $mul$/home/gmun/Downloads/Referencias/mult8_comb.v:6$1: $auto$alumacc.cc:365:replace_macc$2
  created 0 $alu and 1 $macc cells.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_comb.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

54. Executing MEMORY pass.

54.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

54.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

54.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

54.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

54.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

54.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

54.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

54.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

54.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

54.10. Executing MEMORY_COLLECT pass (generating $mem cells).

55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

60. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_comb.
Performed a total of 0 changes.

65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

66. Executing OPT_SHARE pass.

67. Executing OPT_DFF pass (perform DFF optimizations).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

70. Executing TECHMAP pass (map to technology primitives).

70.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

70.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \a * \b (8x8 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~343 debug messages>

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.
<suppressed ~383 debug messages>

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

73. Executing OPT_DFF pass (perform DFF optimizations).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..
Removed 24 unused cells and 110 unused wires.
<suppressed ~25 debug messages>

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

77. Executing OPT_DFF pass (perform DFF optimizations).

78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

79. Executing ABC pass (technology mapping using ABC).

79.1. Extracting gate netlist of module `\mult8_comb' to `<abc-temp-dir>/input.blif'..
Extracted 347 gates and 363 wires to a netlist network with 16 inputs and 16 outputs.

79.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

79.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               AND cells:       55
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:              NAND cells:       25
ABC RESULTS:                OR cells:       37
ABC RESULTS:               NOR cells:       12
ABC RESULTS:            ANDNOT cells:       97
ABC RESULTS:               XOR cells:       86
ABC RESULTS:        internal signals:      331
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

80. Executing OPT pass (performing simple optimizations).

80.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

80.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

80.3. Executing OPT_DFF pass (perform DFF optimizations).

80.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..
Removed 0 unused cells and 97 unused wires.
<suppressed ~1 debug messages>

80.5. Finished fast OPT passes.

81. Executing HIERARCHY pass (managing design hierarchy).

81.1. Analyzing design hierarchy..
Top module:  \mult8_comb

81.2. Analyzing design hierarchy..
Top module:  \mult8_comb
Removed 0 unused modules.

82. Executing CHECK pass (checking for obvious problems).
Checking module mult8_comb...
Found and reported 0 problems.

83. Printing statistics.

=== mult8_comb ===

   Number of wires:                341
   Number of wire bits:            370
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                354
     $_ANDNOT_                      97
     $_AND_                         55
     $_NAND_                        25
     $_NOR_                         12
     $_NOT_                          7
     $_ORNOT_                       10
     $_OR_                          37
     $_XNOR_                        25
     $_XOR_                         86

84. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult8_comb to page 1.

85. Executing OPT pass (performing simple optimizations).

85.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

85.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

85.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

85.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_comb.
Performed a total of 0 changes.

85.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_comb'.
Removed a total of 0 cells.

85.6. Executing OPT_DFF pass (perform DFF optimizations).

85.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..

85.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_comb.

85.9. Finished OPT passes. (There is nothing left to do.)

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_comb/tmp/e98f46febe6c412db7ecb39ae404a7a2.lib ",
   "modules": {
      "\\mult8_comb": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
   },
      "design": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
}

87. Printing statistics.

=== mult8_comb ===

   Number of wires:                341
   Number of wire bits:            370
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                354
     $_ANDNOT_                      97
     $_AND_                         55
     $_NAND_                        25
     $_NOR_                         12
     $_NOT_                          7
     $_ORNOT_                       10
     $_OR_                          37
     $_XNOR_                        25
     $_XOR_                         86

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

88. Executing TECHMAP pass (map to technology primitives).

88.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

89. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

90. Executing TECHMAP pass (map to technology primitives).

90.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

91. Executing SIMPLEMAP pass (map simple cells to gate primitives).

92. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

92.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult8_comb':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_comb/tmp/e98f46febe6c412db7ecb39ae404a7a2.lib ",
   "modules": {
      "\\mult8_comb": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
   },
      "design": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
}

93. Printing statistics.

=== mult8_comb ===

   Number of wires:                341
   Number of wire bits:            370
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                354
     $_ANDNOT_                      97
     $_AND_                         55
     $_NAND_                        25
     $_NOR_                         12
     $_NOT_                          7
     $_ORNOT_                       10
     $_OR_                          37
     $_XNOR_                        25
     $_XOR_                         86

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/AREA_0.abc'…

94. Executing ABC pass (technology mapping using ABC).

94.1. Extracting gate netlist of module `\mult8_comb' to `/tmp/yosys-abc-G46Ueo/input.blif'..
Extracted 354 gates and 370 wires to a netlist network with 16 inputs and 16 outputs.

94.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-G46Ueo/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-G46Ueo/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-G46Ueo/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/Referencias/runs/mult8_comb/tmp/e98f46febe6c412db7ecb39ae404a7a2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/Referencias/runs/mult8_comb/tmp/e98f46febe6c412db7ecb39ae404a7a2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/Referencias/runs/mult8_comb/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    297 (  1.7 %)   Cap = 11.0 ff (  1.6 %)   Area =     2886.52 ( 95.3 %)   Delay =  4105.25 ps  (  8.4 %)               
ABC: Path  0 --       8 : 0   15 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  43.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      74 : 4    3 sky130_fd_sc_hd__and4_2   A =  10.01  Df = 226.5   -3.2 ps  S =  78.4 ps  Cin =  1.5 ff  Cout =   8.2 ff  Cmax = 300.3 ff  G =  513  
ABC: Path  2 --      76 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df = 689.6 -308.5 ps  S =  91.7 ps  Cin =  1.5 ff  Cout =   7.0 ff  Cmax = 310.4 ff  G =  449  
ABC: Path  3 --      79 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 910.2 -368.8 ps  S =  61.2 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 309.5 ff  G =  390  
ABC: Path  4 --     111 : 3    2 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =1110.6 -379.7 ps  S =  55.7 ps  Cin =  2.0 ff  Cout =   7.3 ff  Cmax = 288.4 ff  G =  338  
ABC: Path  5 --     113 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1304.2 -418.9 ps  S =  50.4 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path  6 --     115 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1520.6 -168.7 ps  S =  49.6 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  286  
ABC: Path  7 --     118 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1842.3 -127.1 ps  S =  48.7 ps  Cin =  2.4 ff  Cout =   3.3 ff  Cmax = 325.0 ff  G =  136  
ABC: Path  8 --     121 : 4    2 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =2111.2 -167.8 ps  S =  58.2 ps  Cin =  1.7 ff  Cout =   7.2 ff  Cmax = 300.3 ff  G =  402  
ABC: Path  9 --     158 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2321.0 -208.3 ps  S =  67.7 ps  Cin =  2.4 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  445  
ABC: Path 10 --     191 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2570.3 -282.7 ps  S = 101.2 ps  Cin =  2.4 ff  Cout =  18.1 ff  Cmax = 309.5 ff  G =  741  
ABC: Path 11 --     294 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =3003.5 -552.4 ps  S =  73.5 ps  Cin =  2.4 ff  Cout =   6.6 ff  Cmax = 324.1 ff  G =  263  
ABC: Path 12 --     295 : 3    5 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3257.8 -578.3 ps  S = 106.0 ps  Cin =  1.5 ff  Cout =  16.5 ff  Cmax = 309.5 ff  G = 1058  
ABC: Path 13 --     310 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3911.3-1097.1 ps  S = 107.7 ps  Cin =  1.5 ff  Cout =   4.8 ff  Cmax = 310.4 ff  G =  304  
ABC: Path 14 --     311 : 2    1 sky130_fd_sc_hd__nand2b_2 A =   8.76  Df =4105.2 -375.0 ps  S = 190.8 ps  Cin =  3.0 ff  Cout =  33.4 ff  Cmax = 285.7 ff  G = 1126  
ABC: Start-point = pi7 (\a [4]).  End-point = po8 (\y [13]).
ABC: netlist                       : i/o =   16/   16  lat =    0  nd =   297  edge =    812  area =2887.11  delay =14.00  lev = 14
ABC: + write_blif /tmp/yosys-abc-G46Ueo/output.blif 

94.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       30
ABC RESULTS:        internal signals:      338
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

95. Executing SETUNDEF pass (replace undef values with defined constants).

96. Executing HILOMAP pass (mapping to constant drivers).

97. Executing SPLITNETS pass (splitting up multi-bit signals).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_comb..
Removed 0 unused cells and 370 unused wires.
<suppressed ~1 debug messages>

99. Executing INSBUF pass (insert buffer cells for connected wires).

100. Executing CHECK pass (checking for obvious problems).
Checking module mult8_comb...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_comb/tmp/e98f46febe6c412db7ecb39ae404a7a2.lib ",
   "modules": {
      "\\mult8_comb": {
         "num_wires":         284,
         "num_wire_bits":     313,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         297,
         "area":              2886.518400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 2,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 7,
            "sky130_fd_sc_hd__a21boi_2": 2,
            "sky130_fd_sc_hd__a21o_2": 21,
            "sky130_fd_sc_hd__a21oi_2": 17,
            "sky130_fd_sc_hd__a22o_2": 10,
            "sky130_fd_sc_hd__a22oi_2": 7,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 8,
            "sky130_fd_sc_hd__and2_2": 10,
            "sky130_fd_sc_hd__and2b_2": 10,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 11,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 2,
            "sky130_fd_sc_hd__inv_2": 5,
            "sky130_fd_sc_hd__mux2_1": 1,
            "sky130_fd_sc_hd__nand2_2": 22,
            "sky130_fd_sc_hd__nand2b_2": 8,
            "sky130_fd_sc_hd__nand3_2": 17,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 30,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 2,
            "sky130_fd_sc_hd__o21a_2": 4,
            "sky130_fd_sc_hd__o21ai_2": 4,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o21bai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__or2_2": 5,
            "sky130_fd_sc_hd__or3_2": 5,
            "sky130_fd_sc_hd__or4_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 31,
            "sky130_fd_sc_hd__xor2_2": 13
         }
      }
   },
      "design": {
         "num_wires":         284,
         "num_wire_bits":     313,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         297,
         "area":              2886.518400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 2,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 7,
            "sky130_fd_sc_hd__a21boi_2": 2,
            "sky130_fd_sc_hd__a21o_2": 21,
            "sky130_fd_sc_hd__a21oi_2": 17,
            "sky130_fd_sc_hd__a22o_2": 10,
            "sky130_fd_sc_hd__a22oi_2": 7,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 8,
            "sky130_fd_sc_hd__and2_2": 10,
            "sky130_fd_sc_hd__and2b_2": 10,
            "sky130_fd_sc_hd__and3_2": 19,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 11,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 2,
            "sky130_fd_sc_hd__inv_2": 5,
            "sky130_fd_sc_hd__mux2_1": 1,
            "sky130_fd_sc_hd__nand2_2": 22,
            "sky130_fd_sc_hd__nand2b_2": 8,
            "sky130_fd_sc_hd__nand3_2": 17,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 30,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 2,
            "sky130_fd_sc_hd__o21a_2": 4,
            "sky130_fd_sc_hd__o21ai_2": 4,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o21bai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__or2_2": 5,
            "sky130_fd_sc_hd__or3_2": 5,
            "sky130_fd_sc_hd__or4_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 31,
            "sky130_fd_sc_hd__xor2_2": 13
         }
      }
}

101. Printing statistics.

=== mult8_comb ===

   Number of wires:                284
   Number of wire bits:            313
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                297
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2        7
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        21
     sky130_fd_sc_hd__a21oi_2       17
     sky130_fd_sc_hd__a22o_2        10
     sky130_fd_sc_hd__a22oi_2        7
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         8
     sky130_fd_sc_hd__and2_2        10
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2        11
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__inv_2          5
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nand2_2       22
     sky130_fd_sc_hd__nand2b_2       8
     sky130_fd_sc_hd__nand3_2       17
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2        30
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        4
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__xnor2_2       31
     sky130_fd_sc_hd__xor2_2        13

   Chip area for module '\mult8_comb': 2886.518400
     of which used for sequential elements: 0.000000 (0.00%)

102. Executing Verilog backend.
Dumping module `\mult8_comb'.

103. Executing JSON backend.
