Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
        -verbose
Design : riscv
Version: J-2014.09-SP4
Date   : Wed Mar 20 16:01:58 2019
****************************************


Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
riscv                  280000            saed32lvt_tt1p05vn40c
Datapath               280000            saed32lvt_tt1p05vn40c
instructionmemory      8000              saed32lvt_tt1p05vn40c
RegFile                16000             saed32lvt_tt1p05vn40c
datamemory             280000            saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv                                   131.394 2.83e+04 1.74e+11 2.03e+05 100.0
  dp (Datapath)                         131.057 2.83e+04 1.74e+11 2.03e+05 100.0
    data_mem (datamemory)                49.188 2.61e+04 1.59e+11 1.85e+05  91.3
    rf (RegFile)                         35.692 1.66e+03 1.00e+10 1.17e+04   5.8
    instr_mem (instructionmemory)         2.573    5.074 1.10e+08  117.684   0.1
1
