

================================================================
== Vivado HLS Report for 'filter_multop_operator_ap_fixed_s'
================================================================
* Date:           Tue Mar 27 09:39:46 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      3.93|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tmp1_read [1/1] 0.00ns
:0  %tmp1_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %tmp1)

ST_1: tmp1_cast [1/1] 0.00ns
:3  %tmp1_cast = zext i12 %tmp1_read to i64

ST_1: p_y_addr [1/1] 0.00ns
:6  %p_y_addr = getelementptr [2048 x i64]* %p_y, i64 0, i64 %tmp1_cast

ST_1: p_y_load [2/2] 2.39ns
:7  %p_y_load = load i64* %p_y_addr, align 8


 <State 2>: 3.93ns
ST_2: p_x_M_imag_V_read_1 [1/1] 0.00ns
:1  %p_x_M_imag_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_x_M_imag_V_read)

ST_2: p_x_M_real_V_read_1 [1/1] 0.00ns
:2  %p_x_M_real_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_x_M_real_V_read)

ST_2: p_y_load [1/2] 2.39ns
:7  %p_y_load = load i64* %p_y_addr, align 8

ST_2: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i64 %p_y_load to i32

ST_2: tmp [1/1] 0.00ns
:9  %tmp = sext i32 %tmp_4 to i63

ST_2: tmp_1 [1/1] 0.00ns
:10  %tmp_1 = sext i32 %p_x_M_real_V_read_1 to i63

ST_2: p_y_M_imag_V_load_new [1/1] 0.00ns
:11  %p_y_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_y_load, i32 32, i32 63)

ST_2: tmp_2 [1/1] 0.00ns
:12  %tmp_2 = sext i32 %p_y_M_imag_V_load_new to i63

ST_2: tmp_3 [1/1] 0.00ns
:13  %tmp_3 = sext i32 %p_x_M_imag_V_read_1 to i63

ST_2: tmp_cast [7/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_2: tmp_6_cast [7/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_2: tmp_cast_26 [7/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_2: tmp_14_cast [7/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 3>: 1.54ns
ST_3: tmp_cast [6/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_3: tmp_6_cast [6/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_3: tmp_cast_26 [6/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_3: tmp_14_cast [6/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 4>: 1.54ns
ST_4: tmp_cast [5/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_4: tmp_6_cast [5/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_4: tmp_cast_26 [5/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_4: tmp_14_cast [5/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 5>: 1.54ns
ST_5: tmp_cast [4/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_5: tmp_6_cast [4/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_5: tmp_cast_26 [4/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_5: tmp_14_cast [4/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 6>: 1.54ns
ST_6: tmp_cast [3/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_6: tmp_6_cast [3/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_6: tmp_cast_26 [3/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_6: tmp_14_cast [3/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 7>: 1.54ns
ST_7: tmp_cast [2/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_7: tmp_6_cast [2/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_7: tmp_cast_26 [2/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_7: tmp_14_cast [2/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 8>: 3.62ns
ST_8: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %p_y, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: stg_47 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %p_y, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: tmp_cast [1/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_8: tmp_6_cast [1/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_8: p_Val2_s [1/1] 2.08ns
:16  %p_Val2_s = sub i63 %tmp_cast, %tmp_6_cast

ST_8: p_r_M_real_V [1/1] 0.00ns
:17  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_8: tmp_cast_26 [1/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_8: tmp_14_cast [1/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3

ST_8: p_Val2_1 [1/1] 2.08ns
:20  %p_Val2_1 = add i63 %tmp_cast_26, %tmp_14_cast

ST_8: p_r_M_imag_V [1/1] 0.00ns
:21  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)

ST_8: mrv [1/1] 0.00ns
:22  %mrv = insertvalue { i32, i32 } undef, i32 %p_r_M_real_V, 0

ST_8: mrv_1 [1/1] 0.00ns
:23  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_r_M_imag_V, 1

ST_8: stg_58 [1/1] 0.00ns
:24  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
