

================================================================
== Vitis HLS Report for 'fc_layer_400_120_s'
================================================================
* Date:           Mon Apr  7 00:42:52 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   242886|   242886| 3.060 ms | 3.060 ms |  242886|  242886|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1   |   242880|   242880|      2024|          -|          -|   120|    no    |
        | + VITIS_LOOP_70_2  |     2014|     2014|        20|          5|          1|   400|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 5, D = 20, States = { 10 11 12 13 14 15 16 17 18 19 20 35 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 30 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 29 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 35 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 10 
29 --> 2 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.19>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 36 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 37 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_read, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i62 %trunc_ln" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 39 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln67" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (9.19ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 41 'writereq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 42 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i62 %trunc_ln3" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 43 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln70" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 44 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%br_ln67 = br void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 45 'br' 'br_ln67' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln67, void %bb, i7, void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln67 = icmp_eq  i7 %i, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 47 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 48 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 %i, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 49 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 50 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 51 [7/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 51 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 52 [6/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 52 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 53 [5/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 53 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 54 [4/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 54 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 55 [3/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 55 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %i" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67]   --->   Operation 56 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [2/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 57 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%fc1_biases_addr = getelementptr i32 %fc1_biases, i64, i64 %zext_ln67" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 58 'getelementptr' 'fc1_biases_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%fc1_biases_load = load i7 %fc1_biases_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 59 'load' 'fc1_biases_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %i" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:69]   --->   Operation 60 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:69]   --->   Operation 61 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/7] (9.19ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 62 'readreq' 'empty_41' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 63 [1/2] (3.25ns)   --->   "%fc1_biases_load = load i7 %fc1_biases_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 63 'load' 'fc1_biases_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_9 : Operation 64 [1/1] (1.76ns)   --->   "%br_ln70 = br void %bb10" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 64 'br' 'br_ln70' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 7.15>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln70, void %ifFalse, i9, void %.split" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (1.66ns)   --->   "%icmp_ln70 = icmp_eq  i9 %j, i9" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 66 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %bb10.split, void %bb" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 67 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %j, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %j, i3" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 69 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %tmp_4" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 70 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln71 = sub i16 %tmp_3, i16 %zext_ln71" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 71 'sub' 'sub_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 72 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln71 = add i16 %zext_ln69, i16 %sub_ln71" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 72 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i16 %add_ln71" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 73 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%fc1_weights_addr = getelementptr i32 %fc1_weights, i64, i64 %zext_ln71_1" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 74 'getelementptr' 'fc1_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (3.25ns)   --->   "%fc1_weights_load = load i16 %fc1_weights_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 75 'load' 'fc1_weights_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48000> <ROM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb10"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 77 [1/1] (9.19ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_10, i1 %empty_41" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 77 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln70)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/2] (3.25ns)   --->   "%fc1_weights_load = load i16 %fc1_weights_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 78 'load' 'fc1_weights_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48000> <ROM>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %gmem_addr_10_read" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 79 'bitcast' 'bitcast_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 80 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln71, i32 %fc1_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 80 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 81 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln71, i32 %fc1_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 81 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln70 = add i9 %j, i9" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 82 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln71, i32 %fc1_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 83 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln70, i9" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 84 'icmp' 'ifzero' <Predicate = (!icmp_ln70)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %ifzero, void %ifFalse, void %ifTrue" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70]   --->   Operation 85 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 86 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln71, i32 %fc1_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 86 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_2, void %ifFalse, i32, void %.split"   --->   Operation 87 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 89 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 90 'fadd' 'sum_2' <Predicate = (!icmp_ln70)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 91 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 91 'fadd' 'sum_2' <Predicate = (!icmp_ln70)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 92 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 92 'fadd' 'sum_2' <Predicate = (!icmp_ln70)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 93 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 93 'fadd' 'sum_2' <Predicate = (!icmp_ln70)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:69]   --->   Operation 94 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_20 : Operation 95 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71]   --->   Operation 95 'fadd' 'sum_2' <Predicate = (!icmp_ln70)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 21> <Delay = 7.25>
ST_21 : Operation 96 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_2, i32 %fc1_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 96 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 22> <Delay = 7.25>
ST_22 : Operation 97 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_2, i32 %fc1_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 97 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 23> <Delay = 7.25>
ST_23 : Operation 98 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_2, i32 %fc1_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 98 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 24> <Delay = 7.25>
ST_24 : Operation 99 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_2, i32 %fc1_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 99 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 25> <Delay = 7.25>
ST_25 : Operation 100 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_2, i32 %fc1_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73]   --->   Operation 100 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 26> <Delay = 5.43>
ST_26 : Operation 101 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %sum, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 101 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 27> <Delay = 6.40>
ST_27 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %sum" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 102 'bitcast' 'bitcast_ln74' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln74, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 103 'partselect' 'tmp' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %bitcast_ln74" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 104 'trunc' 'trunc_ln74' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 105 [1/1] (1.55ns)   --->   "%icmp_ln74 = icmp_ne  i8 %tmp, i8" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 105 'icmp' 'icmp_ln74' <Predicate = (ifzero)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 106 [1/1] (2.44ns)   --->   "%icmp_ln74_1 = icmp_eq  i23 %trunc_ln74, i23" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 106 'icmp' 'icmp_ln74_1' <Predicate = (ifzero)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %icmp_ln74_1, i1 %icmp_ln74" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 107 'or' 'or_ln74' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %sum, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 108 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln74 = and i1 %or_ln74, i1 %tmp_s" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 109 'and' 'and_ln74' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %and_ln74, i32 %bitcast_ln74, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 110 'select' 'select_ln74' <Predicate = (ifzero)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 28> <Delay = 9.19>
ST_28 : Operation 111 [1/1] (9.19ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %select_ln74, i4, i1 %empty, i1 %empty_41" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74]   --->   Operation 111 'write' 'write_ln74' <Predicate = (ifzero)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 112 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 29 <SV = 16> <Delay = 0.00>
ST_29 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 2> <Delay = 9.19>
ST_30 : Operation 114 [5/5] (9.19ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 114 'writeresp' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 3> <Delay = 9.19>
ST_31 : Operation 115 [4/5] (9.19ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 115 'writeresp' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 4> <Delay = 9.19>
ST_32 : Operation 116 [3/5] (9.19ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 116 'writeresp' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 5> <Delay = 9.19>
ST_33 : Operation 117 [2/5] (9.19ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 117 'writeresp' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 6> <Delay = 9.19>
ST_34 : Operation 118 [1/5] (9.19ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 118 'writeresp' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76]   --->   Operation 119 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>

State 35 <SV = 20> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 9.2ns
The critical path consists of the following:
	wire read on port 'output_r' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) [9]  (0 ns)
	'getelementptr' operation ('gmem_addr', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) [13]  (0 ns)
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) [14]  (9.2 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) with incoming values : ('add_ln67', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) [20]  (0 ns)
	'add' operation ('add_ln67', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:67) [23]  (1.87 ns)

 <State 3>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 4>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 5>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 6>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 7>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 8>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 9>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [29]  (9.2 ns)

 <State 10>: 7.16ns
The critical path consists of the following:
	'phi' operation ('j', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) with incoming values : ('add_ln70', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:70) [34]  (0 ns)
	'sub' operation ('sub_ln71', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [45]  (0 ns)
	'add' operation ('add_ln71', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [46]  (3.9 ns)
	'getelementptr' operation ('fc1_weights_addr', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [48]  (0 ns)
	'load' operation ('fc1_weights_load', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) on array 'fc1_weights' [52]  (3.25 ns)

 <State 11>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [50]  (9.2 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [53]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [53]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [53]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [53]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [35]  (0 ns)
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [54]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [54]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [54]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [54]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:71) [54]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73) [58]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73) [58]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73) [58]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73) [58]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:73) [58]  (7.26 ns)

 <State 26>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74) [65]  (5.43 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74) [65]  (5.43 ns)
	'and' operation ('and_ln74', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74) [66]  (0 ns)
	'select' operation ('select_ln74', C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74) [67]  (0.978 ns)

 <State 28>: 9.2ns
The critical path consists of the following:
	bus write on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:74) [68]  (9.2 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76) [75]  (9.2 ns)

 <State 31>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76) [75]  (9.2 ns)

 <State 32>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76) [75]  (9.2 ns)

 <State 33>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76) [75]  (9.2 ns)

 <State 34>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:76) [75]  (9.2 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
