{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691776574818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691776574818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 14:56:14 2023 " "Processing started: Fri Aug 11 14:56:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691776574818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776574818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776574818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691776574934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691776574934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579735 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 126 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691776579737 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 133 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691776579737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_numero_segmento.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_numero_segmento.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_numero_segmento " "Found entity 1: conversor_numero_segmento" {  } { { "conversor_numero_segmento.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_numero_segmento.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorteador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sorteador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sorteador " "Found entity 1: sorteador" {  } { { "sorteador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_crescente.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_crescente.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_crescente " "Found entity 1: contador_crescente" {  } { { "contador_crescente.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/teste.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_binario4_binario8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_binario4_binario8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_binario4_binario8 " "Found entity 1: conversor_binario4_binario8" {  } { { "conversor_binario4_binario8.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_binario4_binario8.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controler " "Found entity 1: lcd_controler" {  } { { "lcd_controler.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_controler.tdf" 16 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file leds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/leds.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579750 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "d_final " "Group name \"d_final\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 57 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691776579751 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "u_final " "Group name \"u_final\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 58 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691776579751 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 64 14 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691776579751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varia_display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file varia_display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 varia_display " "Found entity 1: varia_display" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/controlador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/controlador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/divisor_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/divisor_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "song_starwars_25MHz/divisor_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/divisor_clock.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579754 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 11 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691776579754 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 16 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691776579754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/song_starwars_25MHz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/song_starwars_25MHz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 song_starwars_25MHz " "Found entity 1: song_starwars_25MHz" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 19 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/temporizador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/temporizador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_n " "Found entity 1: contador_n" {  } { { "contador_n.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_n.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579755 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 2 3 seed 4 1 " "Group is used as \"seed\[2..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 28 24 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691776579756 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 1 3 seed 4 1 " "Group is used as \"seed\[1..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 29 25 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691776579757 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 1 3 seed 4 1 " "Group is used as \"seed\[1..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 33 25 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691776579757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_grande.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_grande.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_grande " "Found entity 1: contador_grande" {  } { { "contador_grande.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_grande.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579757 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d6 " "Variable or input pin \"conv_d6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d5 " "Variable or input pin \"conv_d5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d4 " "Variable or input pin \"conv_d4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d3 " "Variable or input pin \"conv_d3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d2 " "Variable or input pin \"conv_d2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d1 " "Variable or input pin \"conv_d1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u6 " "Variable or input pin \"conv_u6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u5 " "Variable or input pin \"conv_u5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u4 " "Variable or input pin \"conv_u4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u3 " "Variable or input pin \"conv_u3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u2 " "Variable or input pin \"conv_u2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u1 " "Variable or input pin \"conv_u1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_sorteios.tdf 1 1 " "Found 1 design units, including 1 entities, in source file detector_sorteios.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 detector_sorteios " "Found entity 1: detector_sorteios" {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulso_to_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pulso_to_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulso_to_clock " "Found entity 1: pulso_to_clock" {  } { { "pulso_to_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/pulso_to_clock.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mute_buzzer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file mute_buzzer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mute_buzzer " "Found entity 1: mute_buzzer" {  } { { "mute_buzzer.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/mute_buzzer.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691776579758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776579758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto2 " "Elaborating entity \"projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691776579791 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst10 " "Primitive \"VCC\" of instance \"inst10\" not used" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 872 424 456 888 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691776579793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controler lcd_controler:inst15 " "Elaborating entity \"lcd_controler\" for hierarchy \"lcd_controler:inst15\"" {  } { { "projeto2.bdf" "inst15" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 688 616 824 832 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd_logic:inst14 " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd_logic:inst14\"" {  } { { "projeto2.bdf" "inst14" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 720 328 520 864 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_binario4_binario8 lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\] " "Elaborating entity \"conversor_binario4_binario8\" for hierarchy \"lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\]\"" {  } { { "lcd_logic.tdf" "conv_d\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 23 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "projeto2.bdf" "inst2" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1272 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579801 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "pause " "Variable or input pin \"pause\" is defined but never used." {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 15 3 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1272 376 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691776579803 "|projeto2|display:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_numero_segmento display:inst2\|conversor_numero_segmento:convd1 " "Elaborating entity \"conversor_numero_segmento\" for hierarchy \"display:inst2\|conversor_numero_segmento:convd1\"" {  } { { "display.tdf" "convd1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varia_display display:inst2\|varia_display:varia\[6\] " "Elaborating entity \"varia_display\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\"" {  } { { "display.tdf" "varia\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq2hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\"" {  } { { "varia_display.tdf" "freq2hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 22 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq5hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\"" {  } { { "varia_display.tdf" "freq5hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 23 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador6 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador6\"" {  } { { "varia_display.tdf" "contador6" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 24 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador15 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador15\"" {  } { { "varia_display.tdf" "contador15" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 25 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:count\"" {  } { { "varia_display.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 26 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr display:inst2\|varia_display:varia\[6\]\|lfsr:spin " "Elaborating entity \"lfsr\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|lfsr:spin\"" {  } { { "varia_display.tdf" "spin" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 27 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varia_display display:inst2\|varia_display:varia\[1\] " "Elaborating entity \"varia_display\" for hierarchy \"display:inst2\|varia_display:varia\[1\]\"" {  } { { "display.tdf" "varia\[1\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_sorteios display:inst2\|detector_sorteios:detector " "Elaborating entity \"detector_sorteios\" for hierarchy \"display:inst2\|detector_sorteios:detector\"" {  } { { "display.tdf" "detector" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 29 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|contador:freq1562hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|contador:freq1562hz\"" {  } { { "display.tdf" "freq1562hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 30 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|contador_crescente:divisor4 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|contador_crescente:divisor4\"" {  } { { "display.tdf" "divisor4" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 31 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "projeto2.bdf" "inst1" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -264 -112 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer controle:inst1\|debouncer:debounc1 " "Elaborating entity \"debouncer\" for hierarchy \"controle:inst1\|debouncer:debounc1\"" {  } { { "controle.tdf" "debounc1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 15 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador controle:inst1\|debouncer:debounc1\|contador:count " "Elaborating entity \"contador\" for hierarchy \"controle:inst1\|debouncer:debounc1\|contador:count\"" {  } { { "debouncer.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador controle:inst1\|debouncer:debounc1\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"controle:inst1\|debouncer:debounc1\|contador:divisor\"" {  } { { "debouncer.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 12 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst4 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst4\"" {  } { { "projeto2.bdf" "inst4" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:divisor\"" {  } { { "registrador.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 19 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio1 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio1\"" {  } { { "registrador.tdf" "div_sorteio1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 20 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio2 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio2\"" {  } { { "registrador.tdf" "div_sorteio2" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 21 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio3 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio3\"" {  } { { "registrador.tdf" "div_sorteio3" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 22 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio4 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio4\"" {  } { { "registrador.tdf" "div_sorteio4" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio5 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio5\"" {  } { { "registrador.tdf" "div_sorteio5" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio6 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio6\"" {  } { { "registrador.tdf" "div_sorteio6" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 25 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente registrador:inst4\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"registrador:inst4\|contador_crescente:count\"" {  } { { "registrador.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 26 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorteador registrador:inst4\|sorteador:sorteio\[6\] " "Elaborating entity \"sorteador\" for hierarchy \"registrador:inst4\|sorteador:sorteio\[6\]\"" {  } { { "registrador.tdf" "sorteio\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 27 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n registrador:inst4\|sorteador:sorteio\[6\]\|contador_n:contador " "Elaborating entity \"contador_n\" for hierarchy \"registrador:inst4\|sorteador:sorteio\[6\]\|contador_n:contador\"" {  } { { "sorteador.tdf" "contador" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 12 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mute_buzzer mute_buzzer:inst " "Elaborating entity \"mute_buzzer\" for hierarchy \"mute_buzzer:inst\"" {  } { { "projeto2.bdf" "inst" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 1056 816 1016 1136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_starwars_25MHz song_starwars_25MHz:inst9 " "Elaborating entity \"song_starwars_25MHz\" for hierarchy \"song_starwars_25MHz:inst9\"" {  } { { "projeto2.bdf" "inst9" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador song_starwars_25MHz:inst9\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"song_starwars_25MHz:inst9\|temporizador:temp\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "temp" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 28 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock song_starwars_25MHz:inst9\|divisor_clock:div_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"song_starwars_25MHz:inst9\|divisor_clock:div_clock\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "div_clock" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador song_starwars_25MHz:inst9\|controlador:control " "Elaborating entity \"controlador\" for hierarchy \"song_starwars_25MHz:inst9\|controlador:control\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "control" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579841 ""}
{ "Warning" "WTDFX_NON_INT_DIVISION" "25000000 3 " "Result of division operation \"25000000/3\" contains a remainder -- truncated result" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 28 46 0 } } { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 287010 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "Analysis & Synthesis" 0 -1 1691776579844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente contador_crescente:inst12 " "Elaborating entity \"contador_crescente\" for hierarchy \"contador_crescente:inst12\"" {  } { { "projeto2.bdf" "inst12" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 -48 104 1040 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:inst5 " "Elaborating entity \"leds\" for hierarchy \"leds:inst5\"" {  } { { "projeto2.bdf" "inst5" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 888 1080 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776579845 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[1\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[1\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[1]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[2\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[2\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[2]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[3\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[3\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[3]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[4\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[4\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[4]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[5\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[5\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[5]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[6\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[6\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|display:inst2|varia_display:varia[6]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "registrador:inst4\|temp~1 " "Found clock multiplexer registrador:inst4\|temp~1" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 30 1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691776580539 "|projeto2|registrador:inst4|temp~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691776580539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 728 856 1032 744 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691776593395 "|projeto2|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691776593395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691776593513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691776595487 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "contador_crescente:inst12\|aux~0 " "Logic cell \"contador_crescente:inst12\|aux~0\"" {  } { { "contador_crescente.tdf" "aux~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 26 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691776595501 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc3\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc3\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691776595501 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc1\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc1\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691776595501 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc2\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc2\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691776595501 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691776595501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691776595661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691776595661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2864 " "Implemented 2864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691776595881 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691776595881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2832 " "Implemented 2832 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691776595881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691776595881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691776595893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 14:56:35 2023 " "Processing ended: Fri Aug 11 14:56:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691776595893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691776595893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691776595893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691776595893 ""}
