;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @127, 106
	SLT 12, @10
	SPL -100, @0
	SUB @121, 103
	JMZ -20, @-0
	MOV -20, <-0
	MOV -7, <-20
	SPL 0, -202
	SLT @0, @412
	SPL 0, -202
	ADD #270, <0
	SUB 120, <106
	SUB @-127, 100
	ADD #210, 61
	CMP @-127, 100
	CMP @-127, 100
	DJN -1, @-20
	SUB 121, 100
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 20
	SUB -207, <-120
	SUB @127, 106
	SUB 0, @-0
	SUB 0, @-0
	MOV -1, <-120
	SUB @127, 106
	SUB 0, @-0
	SUB 0, @0
	JMP @-0, <632
	ADD #270, <0
	JMP @-0, <632
	SPL -121, 173
	JMZ @14, #690
	JMZ @14, #690
	ADD #270, <0
	JMZ @14, #690
	SUB 10, 200
	SLT 121, 100
	ADD 270, 60
	ADD #210, 61
	CMP -207, <-120
	SPL -7, @-325
	SPL 0, -202
	SPL -7, @-325
	MOV -4, <-20
