ERROR!  Pre-module parameter declaration syntax found in block that is specified to not allow Verilog-2001 syntax,
        File: gen4.v, Line: 1, Column: 12
ERROR!  Error in parsing design
