verilog xil_defaultlib --include "../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ipshared/ec67/hdl" --include "../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ipshared/5bb9/hdl/verilog" --include "../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ipshared/70fd/hdl" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_processing_system7_0_0/sim/Bidirectional_Transmitter_processing_system7_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_UART_Transmitter_0_0/sim/Bidirectional_Transmitter_UART_Transmitter_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/sim/Bidirectional_Transmitter.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_UART_Reciever_0_0/sim/Bidirectional_Transmitter_UART_Reciever_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_gpio_parse_0_0/sim/Bidirectional_Transmitter_gpio_parse_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_xadc_wiz_0_0/Bidirectional_Transmitter_xadc_wiz_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_xbar_0/sim/Bidirectional_Transmitter_xbar_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_xlconcat_0_0/sim/Bidirectional_Transmitter_xlconcat_0_0.v" \
"../../../../Bidirectional_Transmitter.srcs/sources_1/bd/Bidirectional_Transmitter/ip/Bidirectional_Transmitter_auto_pc_0/sim/Bidirectional_Transmitter_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
