<root versionMajor = "1" versionMinor = "5">
  <kernel name="determin" language="c" vlnv="xilinx.com:hls:determin:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_JUDGE_DETERMIN_SET_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="INDEX_STREAM_IN1" mode="read_only" dataWidth="32" portType="stream"/>
      <port name="CONTINUE_STREAM_OUT1_1" mode="write_only" dataWidth="1" portType="stream"/>
      <port name="COMPLETE_STREAM_OUT1_1" mode="write_only" dataWidth="1" portType="stream"/>
      <port name="COMPLETE_STREAM_OUT1_2" mode="write_only" dataWidth="1" portType="stream"/>
      <port name="COMPLETE_STREAM_IN1_1" mode="read_only" dataWidth="1" portType="stream"/>
      <port name="COMPLETE_STREAM_IN1_2" mode="read_only" dataWidth="1" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="judge" addressQualifier="1" port="M_AXI_JUDGE_DETERMIN_SET_1" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
      <arg id="1" name="index_stream_in1" addressQualifier="4" port="INDEX_STREAM_IN1" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x4" origName="index_stream_in1" origUse="variable"/>
      <arg id="2" name="continue_stream_out1_1" addressQualifier="4" port="CONTINUE_STREAM_OUT1_1" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;1&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x1" origName="continue_stream_out1_1" origUse="variable"/>
      <arg id="3" name="complete_stream_out1_1" addressQualifier="4" port="COMPLETE_STREAM_OUT1_1" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;1&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x1" origName="complete_stream_out1_1" origUse="variable"/>
      <arg id="4" name="complete_stream_out1_2" addressQualifier="4" port="COMPLETE_STREAM_OUT1_2" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;1&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x1" origName="complete_stream_out1_2" origUse="variable"/>
      <arg id="5" name="complete_stream_in1_1" addressQualifier="4" port="COMPLETE_STREAM_IN1_1" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;1&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x1" origName="complete_stream_in1_1" origUse="variable"/>
      <arg id="6" name="complete_stream_in1_2" addressQualifier="4" port="COMPLETE_STREAM_IN1_2" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;1&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x1" origName="complete_stream_in1_2" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
