
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level distr_arith
distr_arith
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../rtl/distr_arith.v}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/distr_arith.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/distr_arith.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/distr_arith.db:distr_arith'
Loaded 1 design.
Current design is 'distr_arith'.
distr_arith
read_verilog {../rtl/lut0.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut0.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut0.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut0.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut0.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut0.db:lut0'
Loaded 1 design.
Current design is 'lut0'.
lut0
read_verilog {../rtl/lut1.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut1.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut1.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut1.db:lut1'
Loaded 1 design.
Current design is 'lut1'.
lut1
read_verilog {../rtl/lut2.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut2.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut2.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut2.db:lut2'
Loaded 1 design.
Current design is 'lut2'.
lut2
read_verilog {../rtl/lut3.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut3.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut3.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut3.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut3.db:lut3'
Loaded 1 design.
Current design is 'lut3'.
lut3
read_verilog {../rtl/lut4.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut4.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut4.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut4.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut4.db:lut4'
Loaded 1 design.
Current design is 'lut4'.
lut4
read_verilog {../rtl/lut5.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut5.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut5.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut5.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut5.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut5.db:lut5'
Loaded 1 design.
Current design is 'lut5'.
lut5
read_verilog {../rtl/lut6.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut6.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut6.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut6.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut6.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut6.db:lut6'
Loaded 1 design.
Current design is 'lut6'.
lut6
read_verilog {../rtl/lut7.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut7.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut7.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/lut7.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 17 in file
	'/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut7.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/lut7.db:lut7'
Loaded 1 design.
Current design is 'lut7'.
lut7
read_verilog {../rtl/dff_en.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/dff_en.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/dff_en.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/dff_en.v:33: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine dff_en line 36 in file
		'/homes/user/stud/fall21/mas2545/updated_DA/rtl/dff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/dff_en.db:dff_en'
Loaded 1 design.
Current design is 'dff_en'.
dff_en
read_verilog {../rtl/adder.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/adder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/adder.v
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/adder.db:adder'
Loaded 1 design.
Current design is 'adder'.
adder
read_verilog {../rtl/adder_reg.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/adder_reg.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/adder_reg.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/adder_reg.v:9: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/adder_reg.db:adder_reg'
Loaded 1 design.
Current design is 'adder_reg'.
adder_reg
read_verilog {../rtl/left_shift_1.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/left_shift_1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/left_shift_1.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/left_shift_1.v:7: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/left_shift_1.db:left_shift_1'
Loaded 1 design.
Current design is 'left_shift_1'.
left_shift_1
read_verilog {../rtl/counter.v}
Loading verilog file '/homes/user/stud/fall21/mas2545/updated_DA/rtl/counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/mas2545/updated_DA/rtl/counter.v
Warning:  /homes/user/stud/fall21/mas2545/updated_DA/rtl/counter.v:11: The statements in initial blocks are ignored. (VER-281)

Inferred memory devices in process
	in routine counter line 16 in file
		'/homes/user/stud/fall21/mas2545/updated_DA/rtl/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   count_reach_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/mas2545/updated_DA/rtl/counter.db:counter'
Loaded 1 design.
Current design is 'counter'.
counter
set set_fix_multiple_port_nets "true"
true
list_designs
adder           dff_en          lut0            lut3            lut6
adder_reg       distr_arith     lut1            lut4            lut7
counter (*)     left_shift_1    lut2            lut5
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'distr_arith'.
{distr_arith}
link

  Linking design 'distr_arith'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (14 designs)              /homes/user/stud/fall21/mas2545/updated_DA/rtl/distr_arith.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sat Nov 26 19:21:39 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    125
    Unconnected ports (LINT-28)                                     1
    Feedthrough (LINT-29)                                          31
    Shorted outputs (LINT-31)                                      90
    Constant outputs (LINT-52)                                      3

Cells                                                               2
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'counter', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'left_shift_1', port 'data_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'left_shift_1', input port 'data_in[30]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[29]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[28]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[27]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[26]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[25]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[24]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[23]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[22]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[21]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[20]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[19]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[18]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[17]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[16]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[15]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[14]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[13]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[12]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[11]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[10]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[9]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[8]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[7]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[6]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[5]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[4]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[3]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[2]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[1]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[0]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[7]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[7]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'distr_arith', a pin on submodule 'dff0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'lut1', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'lut6', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'left_shift_1', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
1
source -verbose "./timing.tcl"
20.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sat Nov 26 19:21:39 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    125
    Unconnected ports (LINT-28)                                     1
    Feedthrough (LINT-29)                                          31
    Shorted outputs (LINT-31)                                      90
    Constant outputs (LINT-52)                                      3

Cells                                                               2
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'counter', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'left_shift_1', port 'data_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'left_shift_1', input port 'data_in[30]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[29]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[28]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[27]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[26]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[25]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[24]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[23]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[22]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[21]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[20]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[19]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[18]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[17]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[16]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[15]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[14]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[13]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[12]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[11]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[10]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[9]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[8]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[7]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[6]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[5]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[4]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[3]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[2]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[1]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'left_shift_1', input port 'data_in[0]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[7]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut2', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut3', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut4', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[7]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'lut5', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'distr_arith', a pin on submodule 'dff0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'lut1', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'lut6', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'left_shift_1', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
1
#uniquify
current_design $top_level
Current design is 'distr_arith'.
{distr_arith}
link

  Linking design 'distr_arith'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (14 designs)              /homes/user/stud/fall21/mas2545/updated_DA/rtl/distr_arith.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 127 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'dff_en'. (OPT-1056)
Information: Uniquified 6 instances of design 'adder'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_reg'. (OPT-1056)
  Simplifying Design 'distr_arith'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy dff0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy counter0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lut_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lut_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lut_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lut_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ls0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dff1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add7 before Pass 1 (OPT-776)
Information: Ungrouping 16 of 21 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'distr_arith'
Information: Added key list 'DesignWare' to design 'distr_arith'. (DDB-72)
 Implement Synthetic for 'distr_arith'.
  Processing 'lut7'
 Implement Synthetic for 'lut7'.
  Processing 'lut0'
 Implement Synthetic for 'lut0'.
  Processing 'lut6'
 Implement Synthetic for 'lut6'.
  Processing 'lut1'
 Implement Synthetic for 'lut1'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy lut_0 'lut0' #insts = 168. (OPT-777)
Information: Ungrouping hierarchy lut_1 'lut1' #insts = 309. (OPT-777)
Information: Ungrouping hierarchy lut_6 'lut6' #insts = 299. (OPT-777)
Information: Ungrouping hierarchy lut_7 'lut7' #insts = 156. (OPT-777)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'distr_arith_DP_OP_57J1_122_7320_0'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:41   18688.3      1.52       4.1     659.6                           21893.4629      0.00  
    0:00:41   19222.6      0.00       0.0     658.6                           22944.3516      0.00  
    0:00:41   19222.6      0.00       0.0     658.6                           22944.3516      0.00  
    0:00:41   19222.6      0.00       0.0     658.6                           22944.3516      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:43   19029.6      0.00       0.0     649.6                           22595.3945      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:43   18508.3      0.00       0.0     649.6                           21326.2910      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:45   21624.5      0.00       0.0       0.0                           23559.2891      0.00  
    0:00:45   21624.5      0.00       0.0       0.0                           23559.2891      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:45   21624.5      0.00       0.0       0.0                           23559.2891      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:47   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:47   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:47   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  
    0:00:48   20262.2      0.00       0.0       0.0                           21879.8203      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:48   20266.6      0.00       0.0       0.0                           21882.6289      0.00  
    0:00:49   20077.9      0.00       0.0       0.0                           21794.1504      0.00  
    0:00:49   20077.9      0.00       0.0       0.0                           21794.1504      0.00  
    0:00:49   20077.9      0.00       0.0       0.0                           21794.1504      0.00  
    0:00:49   20077.9      0.00       0.0       0.0                           21794.1504      0.00  
    0:00:50   20054.9      0.00       0.0       0.0                           21751.8105      0.00  
    0:00:50   20054.9      0.00       0.0       0.0                           21751.8105      0.00  
    0:00:50   20054.9      0.00       0.0       0.0                           21751.8105      0.00  
    0:00:50   20054.9      0.00       0.0       0.0                           21751.8105      0.00  
    0:00:51   19977.1      0.00       0.0       0.0                           21698.1758      0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
distr_arith     cell    dff0/data_out_reg[1]    dff0_data_out_reg_1_
distr_arith     cell    counter0/count_reg[0]   counter0_count_reg_0_
distr_arith     cell    counter0/count_reg[1]   counter0_count_reg_1_
distr_arith     cell    counter0/count_reg[2]   counter0_count_reg_2_
distr_arith     cell    counter0/count_reg[3]   counter0_count_reg_3_
distr_arith     cell    counter0/count_reach_reg counter0_count_reach_reg
distr_arith     cell    dff0/data_out_reg[31]   dff0_data_out_reg_31_
distr_arith     cell    dff0/data_out_reg[30]   dff0_data_out_reg_30_
distr_arith     cell    dff0/data_out_reg[29]   dff0_data_out_reg_29_
distr_arith     cell    dff0/data_out_reg[27]   dff0_data_out_reg_27_
distr_arith     cell    dff0/data_out_reg[28]   dff0_data_out_reg_28_
distr_arith     cell    dff0/data_out_reg[24]   dff0_data_out_reg_24_
distr_arith     cell    dff0/data_out_reg[25]   dff0_data_out_reg_25_
distr_arith     cell    dff0/data_out_reg[26]   dff0_data_out_reg_26_
distr_arith     cell    dff0/data_out_reg[23]   dff0_data_out_reg_23_
distr_arith     cell    dff0/data_out_reg[21]   dff0_data_out_reg_21_
distr_arith     cell    dff0/data_out_reg[22]   dff0_data_out_reg_22_
distr_arith     cell    dff0/data_out_reg[19]   dff0_data_out_reg_19_
distr_arith     cell    dff0/data_out_reg[20]   dff0_data_out_reg_20_
distr_arith     cell    dff0/data_out_reg[17]   dff0_data_out_reg_17_
distr_arith     cell    dff0/data_out_reg[18]   dff0_data_out_reg_18_
distr_arith     cell    dff0/data_out_reg[15]   dff0_data_out_reg_15_
distr_arith     cell    dff0/data_out_reg[16]   dff0_data_out_reg_16_
distr_arith     cell    dff0/data_out_reg[11]   dff0_data_out_reg_11_
distr_arith     cell    dff0/data_out_reg[12]   dff0_data_out_reg_12_
distr_arith     cell    dff0/data_out_reg[13]   dff0_data_out_reg_13_
distr_arith     cell    dff0/data_out_reg[14]   dff0_data_out_reg_14_
distr_arith     cell    dff0/data_out_reg[9]    dff0_data_out_reg_9_
distr_arith     cell    dff0/data_out_reg[10]   dff0_data_out_reg_10_
distr_arith     cell    dff0/data_out_reg[7]    dff0_data_out_reg_7_
distr_arith     cell    dff0/data_out_reg[8]    dff0_data_out_reg_8_
distr_arith     cell    dff0/data_out_reg[0]    dff0_data_out_reg_0_
distr_arith     cell    DP_OP_57J1_122_7320/U162 DP_OP_57J1_122_7320_U162
distr_arith     cell    DP_OP_57J1_122_7320/U161 DP_OP_57J1_122_7320_U161
distr_arith     cell    DP_OP_57J1_122_7320/U159 DP_OP_57J1_122_7320_U159
distr_arith     cell    DP_OP_57J1_122_7320/U158 DP_OP_57J1_122_7320_U158
distr_arith     cell    DP_OP_57J1_122_7320/U155 DP_OP_57J1_122_7320_U155
distr_arith     cell    DP_OP_57J1_122_7320/U154 DP_OP_57J1_122_7320_U154
distr_arith     cell    DP_OP_57J1_122_7320/U153 DP_OP_57J1_122_7320_U153
distr_arith     cell    DP_OP_57J1_122_7320/U152 DP_OP_57J1_122_7320_U152
distr_arith     cell    DP_OP_57J1_122_7320/U150 DP_OP_57J1_122_7320_U150
distr_arith     cell    DP_OP_57J1_122_7320/U149 DP_OP_57J1_122_7320_U149
distr_arith     cell    DP_OP_57J1_122_7320/U148 DP_OP_57J1_122_7320_U148
distr_arith     cell    DP_OP_57J1_122_7320/U147 DP_OP_57J1_122_7320_U147
distr_arith     cell    DP_OP_57J1_122_7320/U146 DP_OP_57J1_122_7320_U146
distr_arith     cell    DP_OP_57J1_122_7320/U145 DP_OP_57J1_122_7320_U145
distr_arith     cell    DP_OP_57J1_122_7320/U144 DP_OP_57J1_122_7320_U144
distr_arith     cell    DP_OP_57J1_122_7320/U143 DP_OP_57J1_122_7320_U143
distr_arith     cell    DP_OP_57J1_122_7320/U142 DP_OP_57J1_122_7320_U142
distr_arith     cell    DP_OP_57J1_122_7320/U141 DP_OP_57J1_122_7320_U141
distr_arith     cell    DP_OP_57J1_122_7320/U140 DP_OP_57J1_122_7320_U140
distr_arith     cell    DP_OP_57J1_122_7320/U139 DP_OP_57J1_122_7320_U139
distr_arith     cell    DP_OP_57J1_122_7320/U138 DP_OP_57J1_122_7320_U138
distr_arith     cell    DP_OP_57J1_122_7320/U137 DP_OP_57J1_122_7320_U137
distr_arith     cell    DP_OP_57J1_122_7320/U136 DP_OP_57J1_122_7320_U136
distr_arith     cell    DP_OP_57J1_122_7320/U135 DP_OP_57J1_122_7320_U135
distr_arith     cell    DP_OP_57J1_122_7320/U134 DP_OP_57J1_122_7320_U134
distr_arith     cell    DP_OP_57J1_122_7320/U131 DP_OP_57J1_122_7320_U131
distr_arith     cell    DP_OP_57J1_122_7320/U128 DP_OP_57J1_122_7320_U128
distr_arith     cell    DP_OP_57J1_122_7320/U125 DP_OP_57J1_122_7320_U125
distr_arith     cell    DP_OP_57J1_122_7320/U122 DP_OP_57J1_122_7320_U122
distr_arith     cell    DP_OP_57J1_122_7320/U119 DP_OP_57J1_122_7320_U119
distr_arith     cell    DP_OP_57J1_122_7320/U116 DP_OP_57J1_122_7320_U116
distr_arith     cell    DP_OP_57J1_122_7320/U113 DP_OP_57J1_122_7320_U113
distr_arith     cell    DP_OP_57J1_122_7320/U110 DP_OP_57J1_122_7320_U110
distr_arith     cell    DP_OP_57J1_122_7320/U107 DP_OP_57J1_122_7320_U107
distr_arith     cell    DP_OP_57J1_122_7320/U104 DP_OP_57J1_122_7320_U104
distr_arith     cell    DP_OP_57J1_122_7320/U101 DP_OP_57J1_122_7320_U101
distr_arith     cell    DP_OP_57J1_122_7320/U98 DP_OP_57J1_122_7320_U98
distr_arith     cell    DP_OP_57J1_122_7320/U95 DP_OP_57J1_122_7320_U95
distr_arith     cell    DP_OP_57J1_122_7320/U92 DP_OP_57J1_122_7320_U92
distr_arith     cell    DP_OP_57J1_122_7320/U89 DP_OP_57J1_122_7320_U89
distr_arith     cell    DP_OP_57J1_122_7320/U86 DP_OP_57J1_122_7320_U86
distr_arith     cell    DP_OP_57J1_122_7320/U83 DP_OP_57J1_122_7320_U83
distr_arith     cell    DP_OP_57J1_122_7320/U80 DP_OP_57J1_122_7320_U80
distr_arith     cell    DP_OP_57J1_122_7320/U77 DP_OP_57J1_122_7320_U77
distr_arith     cell    DP_OP_57J1_122_7320/U74 DP_OP_57J1_122_7320_U74
distr_arith     cell    dff1/data_out_reg[8]    dff1_data_out_reg_8_
distr_arith     cell    dff1/data_out_reg[23]   dff1_data_out_reg_23_
distr_arith     cell    dff1/data_out_reg[0]    dff1_data_out_reg_0_
distr_arith     cell    dff1/data_out_reg[1]    dff1_data_out_reg_1_
distr_arith     cell    dff1/data_out_reg[2]    dff1_data_out_reg_2_
distr_arith     cell    dff1/data_out_reg[3]    dff1_data_out_reg_3_
distr_arith     cell    dff1/data_out_reg[4]    dff1_data_out_reg_4_
distr_arith     cell    dff1/data_out_reg[5]    dff1_data_out_reg_5_
distr_arith     cell    dff1/data_out_reg[6]    dff1_data_out_reg_6_
distr_arith     cell    dff1/data_out_reg[7]    dff1_data_out_reg_7_
distr_arith     cell    dff1/data_out_reg[9]    dff1_data_out_reg_9_
distr_arith     cell    dff1/data_out_reg[10]   dff1_data_out_reg_10_
distr_arith     cell    dff1/data_out_reg[11]   dff1_data_out_reg_11_
distr_arith     cell    dff1/data_out_reg[12]   dff1_data_out_reg_12_
distr_arith     cell    dff1/data_out_reg[13]   dff1_data_out_reg_13_
distr_arith     cell    dff1/data_out_reg[14]   dff1_data_out_reg_14_
distr_arith     cell    dff1/data_out_reg[15]   dff1_data_out_reg_15_
distarith     cell    dff1/data_out_reg[16]   dff1_data_out_reg_16_
distr_arith     cell    dff1/data_out_reg[17]   dff1_data_out_reg_17_
distr_arith     cell    dff1/data_out_reg[18]   dff1_data_out_reg_18_
distr_arith     cell    dff1/data_out_reg[19]   dff1_data_out_reg_19_
distr_arith     cell    dff1/data_out_reg[20]   dff1_data_out_reg_20_
distr_arith     cell    dff1/data_out_reg[21]   dff1_data_out_reg_21_
distr_arith     cell    dff1/data_out_reg[22]   dff1_data_out_reg_22_
distr_arith     cell    dff1/data_out_reg[24]   dff1_data_out_reg_24_
distr_arith     cell    dff1/data_out_reg[25]   dff1_data_out_reg_25_
distr_arith     cell    dff1/data_out_reg[26]   dff1_data_out_reg_26_
distr_arith     cell    dff1/data_out_reg[27]   dff1_data_out_reg_27_
distr_arith     cell    dff1/data_out_reg[28]   dff1_data_out_reg_28_
distr_arith     cell    dff1/data_out_reg[29]   dff1_data_out_reg_29_
distr_arith     cell    dff1/data_out_reg[30]   dff1_data_out_reg_30_
distr_arith     cell    dff1/data_out_reg[31]   dff1_data_out_reg_31_
distr_arith     cell    dff0/data_out_reg[2]    dff0_data_out_reg_2_
distr_arith     cell    dff0/data_out_reg[3]    dff0_data_out_reg_3_
distr_arith     cell    dff0/data_out_reg[4]    dff0_data_out_reg_4_
distr_arith     cell    dff0/data_out_reg[5]    dff0_data_out_reg_5_
distr_arith     cell    dff0/data_out_reg[6]    dff0_data_out_reg_6_
distr_arith     net     counter0/count          counter0_count
distr_arith     net     counter0/count[2]       counter0_count[2]
distr_arith     net     counter0/count[1]       counter0_count[1]
distr_arith     net     counter0/count[0]       counter0_count[0]
distr_arith     net     LUT2_out[31]            LUT2_out_31_
distr_arith     net     LUT5_out[31]            LUT5_out_31_
distr_arith     net     counter0/N8             counter0_N8
distr_arith     net     counter0/N4             counter0_N4
distr_arith     net     counter0/N3             counter0_N3
distr_arith     net     counter0/N2             counter0_N2
distr_arith     net     dff1/N34                dff1_N34
distr_arith     net     dff1/N33                dff1_N33
distr_arith     net     dff1/N32                dff1_N32
distr_arith     net     dff1/N31                dff1_N31
distr_arith     net     dff1/N30                dff1_N30
distr_arith     net     dff1/N29                dff1_N29
distr_arith     net     dff1/N28                dff1_N28
distr_arith     net     dff1/N27                dff1_N27
distr_arith     net     dff1/N26                dff1_N26
distr_arith     net     dff1/N25                dff1_N25
distr_arith     net     dff1/N24                dff1_N24
distr_arith     net     dff1/N23                dff1_N23
distr_arith     net     dff1/N22                dff1_N22
distr_arith     net     dff1/N21                dff1_N21
distr_arith     net     dff1/N20                dff1_N20
distr_arith     net     dff1/N19                dff1_N19
distr_arith     net     dff1/N18                dff1_N18
distr_arith     net     dff1/N17                dff1_N17
distr_arith     net     dff1/N16                dff1_N16
distr_arith     net     dff1/N15                dff1_N15
distr_arith     net     dff1/N14                dff1_N14
distr_arith     net     dff1/N13                dff1_N13
distr_arith     net     dff1/N12                dff1_N12
distr_arith     net     dff1/N11                dff1_N11
distr_arith     net     dff1/N10                dff1_N10
distr_arith     net     dff1/N9                 dff1_N9
distr_arith     net     dff1/N8                 dff1_N8
distr_arith     net     dff1/N7                 dff1_N7
distr_arith     net     dff1/N6                 dff1_N6
distr_arith     net     dff1/N5                 dff1_N5
distr_arith     net     dff1/N4                 dff1_N4
distr_arith     net     dff1/N3                 dff1_N3
distr_arith     net     DP_OP_57J1_122_7320/n546 DP_OP_57J1_122_7320_n546
distr_arith     net     DP_OP_57J1_122_7320/n544 DP_OP_57J1_122_7320_n544
distr_arith     net     DP_OP_57J1_122_7320/n543 DP_OP_57J1_122_7320_n543
distr_arith     net     DP_OP_57J1_122_7320/n540 DP_OP_57J1_122_7320_n540
distr_arith     net     DP_OP_57J1_122_7320/n539 DP_OP_57J1_122_7320_n539
distr_arith     net     DP_OP_57J1_122_7320/n538 DP_OP_57J1_122_7320_n538
distr_arith     net     DP_OP_57J1_122_7320/n537 DP_OP_57J1_122_7320_n537
distr_arith     net     DP_OP_57J1_122_7320/n536 DP_OP_57J1_122_7320_n536
distr_arith     net     DP_OP_57J1_122_7320/n535 DP_OP_57J1_122_7320_n535
distr_arith     net     DP_OP_57J1_122_7320/n534 DP_OP_57J1_122_7320_n534
distr_arith     net     DP_OP_57J1_122_7320/n533 DP_OP_57J1_122_7320_n533
distr_arith     net     DP_OP_57J1_122_7320/n529 DP_OP_57J1_122_7320_n529
distr_arith     net     DP_OP_57J1_122_7320/n528 DP_OP_57J1_122_7320_n528
distr_arith     net     DP_OP_57J1_122_7320/n527 DP_OP_57J1_122_7320_n527
distr_arith     net     DP_OP_57J1_122_7320/n516 DP_OP_57J1_122_7320_n516
distr_arith     net     DP_OP_57J1_122_7320/n513 DP_OP_57J1_122_7320_n513
distr_arith     net     DP_OP_57J1_122_7320/n455 DP_OP_57J1_122_7320_n455
distr_arith     net     DP_OP_57J1_122_7320/n431 DP_OP_57J1_122_7320_n431
distr_arith     net     DP_OP_57J1_122_7320/n303 DP_OP_57J1_122_7320_n303
distr_arith     net     DP_OP_57J1_122_7320/n302 DP_OP_57J1_122_7320_n302
distr_arith     net     DP_OP_57J1_122_7320/n301 DP_OP_57J1_122_7320_n301
distr_arith     net     DP_OP_57J1_122_7320/n300 DP_OP_57J1_122_7320_n300
distr_arith     net     DP_OP_57J1_122_7320/n298 DP_OP_57J1_122_7320_n298
distr_arith     net     DP_OP_57J1_122_7320/n296 DP_OP_57J1_122_7320_n296
distr_arith     net     DP_OP_57J1_122_7320/n295 DP_OP_57J1_122_7320_n295
distr_arith     net     DP_OP_57J1_122_7320/n294 DP_OP_57J1_122_7320_n294
distr_arith     net     DP_OP_57J1_122_7320/n293 DP_OP_57J1_122_7320_n293
distr_arith     net     DP_OP_57J1_122_7320/n292 DP_OP_57J1_122_7320_n292
distr_arith     net     DP_OP_57J1_122_7320/n291 DP_OP_57J1_122_7320_n291
distr_arith     net     DP_OP_57J1_122_7320/n290 DP_OP_57J1_122_7320_n290
distr_arith     net     DP_OP_57J1_122_7320/n289 DP_OP_57J1_122_7320_n289
distr_arith     net     DP_OP_57J1_122_7320/n288 DP_OP_57J1_122_7320_n288
distr_arith     net     DP_OP_57J1_122_7320/n287 DP_OP_57J1_122_7320_n287
distr_arith     net     DP_OP_57J1_122_7320/n286 DP_OP_57J1_122_7320_n286
distr_arith     net     DP_OP_57J1_122_7320/n285 DP_OP_57J1_122_7320_n285
distr_arith     net     DP_OP_57J1_122_7320/n284 DP_OP_57J1_122_7320_n284
distr_arith     net     DP_OP_57J1_122_7320/n283 DP_OP_57J1_122_7320_n283
distr_arith     net     DP_OP_57J1_122_7320/n282 DP_OP_57J1_122_7320_n282
distr_arith     net     DP_OP_57J1_122_7320/n281 DP_OP_57J1_122_7320_n281
distr_arith     net     DP_OP_57J1_122_7320/n280 DP_OP_57J1_122_7320_n280
distr_arith     net     DP_OP_57J1_122_7320/n279 DP_OP_57J1_122_7320_n279
distr_arith     net     DP_OP_57J1_122_7320/n278 DP_OP_57J1_122_7320_n278
distr_arith     net     DP_OP_57J1_122_7320/n277 DP_OP_57J1_122_7320_n277
distr_arith     net     DP_OP_57J1_122_7320/n276 DP_OP_57J1_122_7320_n276
distr_arith     net     DP_OP_57J1_122_7320/n275 DP_OP_57J1_122_7320_n275
distr_arith     net     DP_OP_57J1_122_7320/n274 DP_OP_57J1_122_7320_n274
distr_arith     net     DP_OP_57J1_122_7320/n273 DP_OP_57J1_122_7320_n273
distr_arith     net     DP_OP_57J1_122_7320/n272 DP_OP_57J1_122_7320_n272
distr_arith     net     DP_OP_57J1_122_7320/n271 DP_OP_57J1_122_7320_n271
distr_arith     net     DP_OP_57J1_122_7320/n270 DP_OP_57J1_122_7320_n270
distr_arith     net     DP_OP_57J1_122_7320/n269 DP_OP_57J1_122_7320_n269
distr_arith     net     DP_OP_57J1_122_7320/n268 DP_OP_57J1_122_7320_n268
distr_arith     net     DP_OP_57J1_122_7320/n267 DP_OP_57J1_122_7320_n267
distr_arith     net     DP_OP_57J1_122_7320/n266 DP_OP_57J1_122_7320_n266
distr_arith     net     DP_OP_57J1_122_7320/n265 DP_OP_57J1_122_7320_n265
distr_arith     net     DP_OP_57J1_122_7320/n264 DP_OP_57J1_122_7320_n264
distr_arith     net     DP_OP_57J1_122_7320/n263 DP_OP_57J1_122_7320_n263
distr_arith     net     DP_OP_57J1_122_7320/n262 DP_OP_57J1_122_7320_n262
distr_arith     net     DP_OP_57J1_122_7320/n261 DP_OP_57J1_122_7320_n261
distr_arith     net     DP_OP_57J1_122_7320/n260 DP_OP_57J1_122_7320_n260
distr_arith     net     DP_OP_57J1_122_7320/n259 DP_OP_57J1_122_7320_n259
distr_arith     net     DP_OP_57J1_122_7320/n258 DP_OP_57J1_122_7320_n258
distr_arith     net     DP_OP_57J1_122_7320/n257 DP_OP_57J1_122_7320_n257
distr_arith     net     DP_OP_57J1_122_7320/n256 DP_OP_57J1_122_7320_n256
distr_arith     net     DP_OP_57J1_122_7320/n255 DP_OP_57J1_122_7320_n255
distr_arith     net     DP_OP_57J1_122_7320/n254 DP_OP_57J1_122_7320_n254
distr_arith     net     DP_OP_57J1_122_7320/n253 DP_OP_57J1_122_7320_n253
distr_arith     net     DP_OP_57J1_122_7320/n252 DP_OP_57J1_122_7320_n252
distr_arith     net     DP_OP_57J1_122_7320/n251 DP_OP_57J1_122_7320_n251
distr_arith     net     DP_OP_57J1_122_7320/n250 DP_OP_57J1_122_7320_n250
distr_arith     net     DP_OP_57J1_122_7320/n249 DP_OP_57J1_122_7320_n249
distr_arith     net     DP_OP_57J1_122_7320/n248 DP_OP_57J1_122_7320_n248
distr_arith     net     DP_OP_57J1_122_7320/n247 DP_OP_57J1_122_7320_n247
distr_arith     net     DP_OP_57J1_122_7320/n246 DP_OP_57J1_122_7320_n246
distr_arith     net     DP_OP_57J1_122_7320/n245 DP_OP_57J1_122_7320_n245
distr_arith     net     DP_OP_57J1_122_7320/n244 DP_OP_57J1_122_7320_n244
distr_arith     net     DP_OP_57J1_122_7320/n243 DP_OP_57J1_122_7320_n243
distr_arith     net     DP_OP_57J1_122_7320/n242 DP_OP_57J1_122_7320_n242
distr_arith     net     DP_OP_57J1_122_7320/n241 DP_OP_57J1_122_7320_n241
distr_arith     net     DP_OP_57J1_122_7320/n240 DP_OP_57J1_122_7320_n240
distr_arith     net     DP_OP_57J1_122_7320/n239 DP_OP_57J1_122_7320_n239
distr_arith     net     DP_OP_57J1_122_7320/n238 DP_OP_57J1_122_7320_n238
distr_arith     net     DP_OP_57J1_122_7320/n237 DP_OP_57J1_122_7320_n237
distr_arith     net     DP_OP_57J1_122_7320/n236 DP_OP_57J1_122_7320_n236
distr_arith     net     DP_OP_57J1_122_7320/n235 DP_OP_57J1_122_7320_n235
distr_arith     net     DP_OP_57J1_122_7320/n234 DP_OP_57J1_122_7320_n234
distr_arith     net     DP_OP_57J1_122_7320/n233 DP_OP_57J1_122_7320_n233
distr_arith     net     DP_OP_57J1_122_7320/n232 DP_OP_57J1_122_7320_n232
distr_arith     net     DP_OP_57J1_122_7320/n231 DP_OP_57J1_122_7320_n231
distr_arith     net     DP_OP_57J1_122_7320/n230 DP_OP_57J1_122_7320_n230
distr_arith     net     DP_OP_57J1_122_7320/n229 DP_OP_57J1_122_7320_n229
distr_arith     net     DP_OP_57J1_122_7320/n228 DP_OP_57J1_122_7320_n228
distr_arith     net     DP_OP_57J1_122_7320/n227 DP_OP_57J1_122_7320_n227
distr_arith     net     DP_OP_57J1_122_7320/n226 DP_OP_57J1_122_7320_n226
distr_arith     net     DP_OP_57J1_122_7320/n225 DP_OP_57J1_122_7320_n225
distr_arith     net     DP_OP_57J1_122_7320/n224 DP_OP_57J1_122_7320_n224
distr_arith     net     DP_OP_57J1_122_7320/n223 DP_OP_57J1_122_7320_n223
distr_arith     net     DP_OP_57J1_122_7320/n222 DP_OP_57J1_122_7320_n222
distr_arith     net     DP_OP_57J1_122_7320/n221 DP_OP_57J1_122_7320_n221
distr_arith     net     DP_OP_57J1_122_7320/n220 DP_OP_57J1_122_7320_n220
distr_arith     net     DP_OP_57J1_122_7320/n219 DP_OP_57J1_122_7320_n219
distr_arith     net     DP_OP_57J1_122_7320/n218 DP_OP_57J1_122_7320_n218
distr_arith     net     DP_OP_57J1_122_7320/n217 DP_OP_57J1_122_7320_n217
distr_arith     net     DP_OP_57J1_122_7320/n216 DP_OP_57J1_122_7320_n216
distr_arith     net     DP_OP_57J1_122_7320/n215 DP_OP_57J1_122_7320_n215
distr_arith     net     DP_OP_57J1_122_7320/n214 DP_OP_57J1_122_7320_n214
distr_arith     net     DP_OP_57J1_122_7320/n213 DP_OP_57J1_122_7320_n213
distr_arith     net     DP_OP_57J1_122_7320/n212 DP_OP_57J1_122_7320_n212
distr_arith     net     DP_OP_57J1_122_7320/n209 DP_OP_57J1_122_7320_n209
distr_arith     net     DP_OP_57J1_122_7320/n208 DP_OP_57J1_122_7320_n208
distr_arith     net     DP_OP_57J1_122_7320/n207 DP_OP_57J1_122_7320_n207
distr_arith     net     DP_OP_57J1_122_7320/n206 DP_OP_57J1_122_7320_n206
distr_arith     net     DP_OP_57J1_122_7320/n205 DP_OP_57J1_122_7320_n205
distr_arith     net     DP_OP_57J1_122_7320/n202 DP_OP_57J1_122_7320_n202
distr_arith     net     DP_OP_57J1_122_7320/n201 DP_OP_57J1_122_7320_n201
distr_arith     net     DP_OP_57J1_122_7320/n200 DP_OP_57J1_122_7320_n200
distr_arith     net     DP_OP_57J1_122_7320/n199 DP_OP_57J1_122_7320_n199
distr_arith     net     DP_OP_57J1_122_7320/n198 DP_OP_57J1_122_7320_n198
distr_arith     net     DP_OP_57J1_122_7320/n195 DP_OP_57J1_122_7320_n195
distr_arith     net     DP_OP_57J1_122_7320/n194 DP_OP_57J1_122_7320_n194
distr_arith     net     DP_OP_57J1_122_7320/n193 DP_OP_57J1_122_7320_n193
distr_arith     net     DP_OP_57J1_122_7320/n192 DP_OP_57J1_122_7320_n192
distr_arith     net     DP_OP_57J1_122_7320/n191 DP_OP_57J1_122_7320_n191
distr_arith     net     DP_OP_57J1_122_7320/n188 DP_OP_57J1_122_7320_n188
distr_arith     net     DP_OP_57J1_122_7320/n187 DP_OP_57J1_122_7320_n187
distr_arith     net     DP_OP_57J1_122_7320/n186 DP_OP_57J1_122_7320_n186
distr_arith     net     DP_OP_57J1_122_7320/n185 DP_OP_57J1_122_7320_n185
distr_arith     net     DP_OP_57J1_122_7320/n184 DP_OP_57J1_122_7320_n184
distr_arith     net     DP_OP_57J1_122_7320/n181 DP_OP_57J1_122_7320_n181
distr_arith     net     DP_OP_57J1_122_7320/n180 DP_OP_57J1_122_7320_n180
distr_arith     net     DP_OP_57J1_122_7320/n179 DP_OP_57J1_122_7320_n179
distr_arith     net     DP_OP_57J1_122_7320/n178 DP_OP_57J1_122_7320_n178
distr_arith     net     DP_OP_57J1_122_7320/n177 DP_OP_57J1_122_7320_n177
distr_arith     net     DP_OP_57J1_122_7320/n174 DP_OP_57J1_122_7320_n174
distr_arith     net     DP_OP_57J1_122_7320/n173 DP_OP_57J1_122_7320_n173
distr_arith     net     DP_OP_57J1_122_7320/n172 DP_OP_57J1_122_7320_n172
distr_arith     net     DP_OP_57J1_122_7320/n171 DP_OP_57J1_122_7320_n171
distr_arith     net     DP_OP_57J1_122_7320/n170 DP_OP_57J1_122_7320_n170
distr_arith     net     DP_OP_57J1_122_7320/n167 DP_OP_57J1_122_7320_n167
distr_arith     net     DP_OP_57J1_122_7320/n166 DP_OP_57J1_122_7320_n166
distr_arith     net     DP_OP_57J1_122_7320/n165 DP_OP_57J1_122_7320_n165
distr_arith     net     DP_OP_57J1_122_7320/n164 DP_OP_57J1_122_7320_n164
distr_arith     net     DP_OP_57J1_122_7320/n163 DP_OP_57J1_122_7320_n163
distr_arith     net     DP_OP_57J1_122_7320/n160 DP_OP_57J1_122_7320_n160
distr_arith     net     DP_OP_57J1_122_7320/n159 DP_OP_57J1_122_7320_n159
distr_arith     net     DP_OP_57J1_122_7320/n158 DP_OP_57J1_122_7320_n158
distr_arith     net     DP_OP_57J1_122_7320/n157 DP_OP_57J1_122_7320_n157
distr_arith     net     DP_OP_57J1_122_7320/n156 DP_OP_57J1_122_7320_n156
distr_arith     net     DP_OP_57J1_122_7320/n153 DP_OP_57J1_122_7320_n153
distr_arith     net     DP_OP_57J1_122_7320/n152 DP_OP_57J1_122_7320_n152
distr_arith     net     DP_OP_57J1_122_7320/n151 DP_OP_57J1_122_7320_n151
distr_arith     net     DP_OP_57J1_122_7320/n150 DP_OP_57J1_122_7320_n150
distr_arith     net     DP_OP_57J1_122_7320/n149 DP_OP_57J1_122_7320_n149
distr_arith     net     DP_OP_57J1_122_7320/n146 DP_OP_57J1_122_7320_n146
distr_arith     net     DP_OP_57J1_122_7320/n145 DP_OP_57J1_122_7320_n145
distr_arith     net     DP_OP_57J1_122_7320/n144 DP_OP_57J1_122_7320_n144
distr_arith     net     DP_OP_57J1_122_7320/n143 DP_OP_57J1_122_7320_n143
distr_arith     net     DP_OP_57J1_122_7320/n142 DP_OP_57J1_122_7320_n142
distr_arith     net     DP_OP_57J1_122_7320/n139 DP_OP_57J1_122_7320_n139
distr_arith     net     DP_OP_57J1_122_7320/n138 DP_OP_57J1_122_7320_n138
distr_arith     net     DP_OP_57J1_122_7320/n137 DP_OP_57J1_122_7320_n137
distr_arith     net     DP_OP_57J1_122_7320/n136 DP_OP_57J1_122_7320_n136
distr_arith     net     DP_OP_57J1_122_7320/n135 DP_OP_57J1_122_7320_n135
distr_arith     net     DP_OP_57J1_122_7320/n132 DP_OP_57J1_122_7320_n132
distr_arith     net     DP_OP_57J1_122_7320/n131 DP_OP_57J1_122_7320_n131
distr_arith     net     DP_OP_57J1_122_7320/n130 DP_OP_57J1_122_7320_n130
distr_arith     net     DP_OP_57J1_122_7320/n129 DP_OP_57J1_122_7320_n129
distr_arith     net     DP_OP_57J1_122_7320/n128 DP_OP_57J1_122_7320_n128
distr_arith     net     DP_OP_57J1_122_7320/n125 DP_OP_57J1_122_7320_n125
distr_arith     net     DP_OP_57J1_122_7320/n124 DP_OP_57J1_122_7320_n124
distr_arith     net     DP_OP_57J1_122_7320/n123 DP_OP_57J1_122_7320_n123
distr_arith     net     DP_OP_57J1_122_7320/n122 DP_OP_57J1_122_7320_n122
distr_arith     net     DP_OP_57J1_122_7320/n121 DP_OP_57J1_122_7320_n121
distr_arith     net     DP_OP_57J1_122_7320/n118 DP_OP_57J1_122_7320_n118
distr_arith     net     DP_OP_57J1_122_7320/n117 DP_OP_57J1_122_7320_n117
distr_arith     net     DP_OP_57J1_122_7320/n116 DP_OP_57J1_122_7320_n116
distr_arith     net     DP_OP_57J1_122_7320/n115 DP_OP_57J1_122_7320_n115
distr_arith     net     DP_OP_57J1_122_7320/n114 DP_OP_57J1_122_7320_n114
distr_arith     net     DP_OP_57J1_122_7320/n111 DP_OP_57J1_122_7320_n111
distr_arith     net     DP_OP_57J1_122_7320/n110 DP_OP_57J1_122_7320_n110
distr_arith     net     DP_OP_57J1_122_7320/n109 DP_OP_57J1_122_7320_n109
distr_arith     net     DP_OP_57J1_122_7320/n108 DP_OP_57J1_122_7320_n108
distr_arith     net     DP_OP_57J1_122_7320/n107 DP_OP_57J1_122_7320_n107
distr_arith     net     DP_OP_57J1_122_7320/n104 DP_OP_57J1_122_7320_n104
distr_arith     net     DP_OP_57J1_122_7320/n103 DP_OP_57J1_122_7320_n103
distr_arith     net     DP_OP_57J1_122_7320/n102 DP_OP_57J1_122_7320_n102
distr_arith     net     DP_OP_57J1_122_7320/n101 DP_OP_57J1_122_7320_n101
distr_arith     net     DP_OP_57J1_122_7320/n100 DP_OP_57J1_122_7320_n100
distr_arith     net     DP_OP_57J1_122_7320/n97 DP_OP_57J1_122_7320_n97
distr_arith     net     DP_OP_57J1_122_7320/n96 DP_OP_57J1_122_7320_n96
distr_arith     net     DP_OP_57J1_122_7320/n95 DP_OP_57J1_122_7320_n95
distr_arith     net     DP_OP_57J1_122_7320/n94 DP_OP_57J1_122_7320_n94
distr_arith     net     DP_OP_57J1_122_7320/n93 DP_OP_57J1_122_7320_n93
distr_arith     net     DP_OP_57J1_122_7320/n90 DP_OP_57J1_122_7320_n90
distr_arith     net     DP_OP_57J1_122_7320/n89 DP_OP_57J1_122_7320_n89
distr_arith     net     DP_OP_57J1_122_7320/n88 DP_OP_57J1_122_7320_n88
distr_arith     net     DP_OP_57J1_122_7320/n87 DP_OP_57J1_122_7320_n87
distr_arith     net     DP_OP_57J1_122_7320/n86 DP_OP_57J1_122_7320_n86
distr_arith     net     DP_OP_57J1_122_7320/n83 DP_OP_57J1_122_7320_n83
distr_arith     net     DP_OP_57J1_122_7320/n82 DP_OP_57J1_122_7320_n82
distr_arith     net     DP_OP_57J1_122_7320/n81 DP_OP_57J1_122_7320_n81
distr_arith     net     DP_OP_57J1_122_7320/n80 DP_OP_57J1_122_7320_n80
distr_arith     net     DP_OP_57J1_122_7320/n79 DP_OP_57J1_122_7320_n79
distr_arith     net     DP_OP_57J1_122_7320/n76 DP_OP_57J1_122_7320_n76
distr_arith     net     DP_OP_57J1_122_7320/n74 DP_OP_57J1_122_7320_n74
distr_arith     net     DP_OP_57J1_122_7320/n73 DP_OP_57J1_122_7320_n73
distr_arith     net     DP_OP_57J1_122_7320/n72 DP_OP_57J1_122_7320_n72
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall21/mas2545/updated_DA/dc/distr_arith.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall21/mas2545/updated_DA/dc/distr_arith.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
distr_arith.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
