# Single-Stage-Pipeline-Register-with-Valid-Ready-Handshake
A synthesizable SystemVerilog implementation of a pipeline register using standard valid/ready handshake protocol for correct backpressure handling.
