{"vcs1":{"timestamp_begin":1731837216.872928164, "rt":1.99, "ut":0.62, "st":0.21}}
{"vcselab":{"timestamp_begin":1731837218.919700169, "rt":1.40, "ut":0.33, "st":0.15}}
{"link":{"timestamp_begin":1731837220.387818394, "rt":0.39, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731837216.357157776}
{"VCS_COMP_START_TIME": 1731837216.357157776}
{"VCS_COMP_END_TIME": 1731837227.430555556}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331604}}
{"stitch_vcselab": {"peak_mem": 231544}}
