`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08/14/2025 01:57:23 PM
// Design Name: 
// Module Name: gate1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module gate_logic(a, b, and_out, or_out, nand_out, nor_out, notb_out, xor_out, xnor_out);
    input a, b;
    output and_out, or_out, nand_out, nor_out, notb_out, xor_out, xnor_out;

    and  a1(and_out, a, b);
    or   o1(or_out, a, b);
    nand n1(nand_out, a, b);
    nor  n2(nor_out, a, b);
    not  n3(notb_out, b);
    xor  x1(xor_out, a, b);
    xnor x2(xnor_out, a, b);
endmodule
