axi_gpio_0.vhd,vhdl,xil_defaultlib,../../../../AXITDC_bm_v3_2_project.gen/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
