Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Procesador1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Procesador1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/Adder.vhd" in Library work.
Architecture proces_monociclo of Entity adder is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/nPC.vhd" in Library work.
Architecture proces_monociclo of Entity npc is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/IM_MemoriaInstrucciones.vhd" in Library work.
Architecture proces_monociclo of Entity im_memoriainstrucciones is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/UC_UnidadControl.vhd" in Library work.
Architecture proces_monociclo of Entity uc_unidadcontrol is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd" in Library work.
Architecture proces_monociclo of Entity rf_registerfile is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/ALU.vhd" in Library work.
Architecture proces_monociclo of Entity alu is up to date.
Compiling vhdl file "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/Procesador1.vhd" in Library work.
Architecture proces_monociclo of Entity procesador1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador1> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <IM_MemoriaInstrucciones> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <UC_UnidadControl> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <RF_RegisterFile> in library <work> (architecture <proces_monociclo>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <proces_monociclo>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador1> in library <work> (Architecture <proces_monociclo>).
Entity <Procesador1> analyzed. Unit <Procesador1> generated.

Analyzing Entity <Adder> in library <work> (Architecture <proces_monociclo>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <nPC> in library <work> (Architecture <proces_monociclo>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <IM_MemoriaInstrucciones> in library <work> (Architecture <proces_monociclo>).
Entity <IM_MemoriaInstrucciones> analyzed. Unit <IM_MemoriaInstrucciones> generated.

Analyzing Entity <UC_UnidadControl> in library <work> (Architecture <proces_monociclo>).
Entity <UC_UnidadControl> analyzed. Unit <UC_UnidadControl> generated.

Analyzing Entity <RF_RegisterFile> in library <work> (Architecture <proces_monociclo>).
WARNING:Xst:790 - "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registros>
Entity <RF_RegisterFile> analyzed. Unit <RF_RegisterFile> generated.

Analyzing Entity <ALU> in library <work> (Architecture <proces_monociclo>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<32>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<33>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<34>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<35>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<36>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<37>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<38>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<39>> in unit <RF_RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Adder>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/Adder.vhd".
    Found 32-bit adder for signal <salidasumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/nPC.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <IM_MemoriaInstrucciones>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/IM_MemoriaInstrucciones.vhd".
WARNING:Xst:647 - Input <Entrada<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 65.
    Summary:
	inferred   1 ROM(s).
Unit <IM_MemoriaInstrucciones> synthesized.


Synthesizing Unit <UC_UnidadControl>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/UC_UnidadControl.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UC_UnidadControl> synthesized.


Synthesizing Unit <RF_RegisterFile>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/RF_RegisterFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registros_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 55.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 56.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF_RegisterFile> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/ALU.vhd".
    Found 32-bit addsub for signal <salida$addsub0000>.
    Found 32-bit xor2 for signal <salida$xor0000> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador1>.
    Related source file is "C:/Users/dmartinez/Desktop/procesadormonociclo/ProcesadorMonociclo/Procesador1.vhd".
WARNING:Xst:646 - Signal <IMToUR<13:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Procesador1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salida_5> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <salida_4> in Unit <UC_UnidadControl> is equivalent to the following FF/Latch, which will be removed : <salida_5> 

Optimizing unit <Procesador1> ...

Optimizing unit <nPC> ...

Optimizing unit <ALU> ...

Optimizing unit <UC_UnidadControl> ...

Optimizing unit <RF_RegisterFile> ...
WARNING:Xst:1710 - FF/Latch <Inst_UC_UnidadControl/salida_4> (without init value) has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UC_UnidadControl/salida_3> (without init value) has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_22_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_23_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_15_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_21_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_28_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_29_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_30_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_31_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_5_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_13_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_4_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_12_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_7_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_20_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_6_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_0> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_1> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_2> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_3> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_4> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_5> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_6> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_7> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_8> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_9> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_10> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_11> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_12> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_13> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_14> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_15> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_16> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_17> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_18> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_19> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_20> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_21> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_22> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_23> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_24> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_25> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_26> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_27> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_28> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_29> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_30> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF_RegisterFile/registros_14_31> has a constant value of 0 in block <Procesador1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_PC/salida_5> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_31> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_30> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_29> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_28> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_27> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_26> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_25> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_24> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_23> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_22> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_21> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_20> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_19> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_18> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_17> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_16> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_15> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_14> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_13> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_12> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_11> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_10> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_9> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_8> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_7> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_6> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_5> of sequential type is unconnected in block <Procesador1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador1, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador1.ngr
Top Level Output File Name         : Procesador1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 761
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 33
#      LUT3                        : 199
#      LUT4                        : 177
#      MUXCY                       : 35
#      MUXF5                       : 168
#      MUXF6                       : 96
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 237
#      FDC                         : 10
#      LD                          : 3
#      LDCE                        : 224
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      337  out of   4656     7%  
 Number of Slice Flip Flops:            237  out of   9312     2%  
 Number of 4 input LUTs:                414  out of   9312     4%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         8  out of     24    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------+----------------------------------------------+-------+
Clock Signal                                                                                  | Clock buffer(FF name)                        | Load  |
----------------------------------------------------------------------------------------------+----------------------------------------------+-------+
Clk                                                                                           | BUFGP                                        | 10    |
IMToUR<31>(Inst_IM_MemoriaInstrucciones/salida<31>1:O)                                        | NONE(*)(Inst_UC_UnidadControl/salida_2)      | 3     |
Inst_RF_RegisterFile/registros_0_cmp_eq00001(Inst_RF_RegisterFile/registros_0_cmp_eq00001:O)  | BUFG(*)(Inst_RF_RegisterFile/registros_0_31) | 32    |
Inst_RF_RegisterFile/registros_8_cmp_eq00001(Inst_RF_RegisterFile/registros_8_cmp_eq00001:O)  | BUFG(*)(Inst_RF_RegisterFile/registros_8_31) | 32    |
Inst_RF_RegisterFile/registros_16_cmp_eq00001(Inst_RF_RegisterFile/registros_16_cmp_eq00001:O)| BUFG(*)(Inst_RF_RegisterFile/registros_16_31)| 32    |
IMToUR<3>1(Inst_IM_MemoriaInstrucciones/salida<3>1:O)                                         | BUFG(*)(Inst_RF_RegisterFile/registros_17_31)| 32    |
Inst_RF_RegisterFile/registros_18_cmp_eq00001(Inst_RF_RegisterFile/registros_18_cmp_eq00001:O)| BUFG(*)(Inst_RF_RegisterFile/registros_18_31)| 32    |
IMToUR<21>1(Inst_IM_MemoriaInstrucciones/salida<21>1:O)                                       | BUFG(*)(Inst_RF_RegisterFile/registros_19_31)| 32    |
Inst_RF_RegisterFile/registros_24_cmp_eq00001(Inst_RF_RegisterFile/registros_24_cmp_eq00001:O)| BUFG(*)(Inst_RF_RegisterFile/registros_24_31)| 32    |
----------------------------------------------------------------------------------------------+----------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 234   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.126ns (Maximum Frequency: 109.573MHz)
   Minimum input arrival time before clock: 13.823ns
   Maximum output required time after clock: 16.970ns
   Maximum combinational path delay: 17.367ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.132ns (frequency: 319.290MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 5)
  Source:            Inst_nPC/salida_1 (FF)
  Destination:       Inst_nPC/salida_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Inst_nPC/salida_1 to Inst_nPC/salida_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_nPC/salida_1 (Inst_nPC/salida_1)
     LUT1:I0->O            1   0.612   0.000  Inst_Adder/Madd_salidasumador_cy<1>_rt (Inst_Adder/Madd_salidasumador_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_Adder/Madd_salidasumador_cy<1> (Inst_Adder/Madd_salidasumador_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Adder/Madd_salidasumador_cy<2> (Inst_Adder/Madd_salidasumador_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Adder/Madd_salidasumador_cy<3> (Inst_Adder/Madd_salidasumador_cy<3>)
     XORCY:CI->O           1   0.699   0.000  Inst_Adder/Madd_salidasumador_xor<4> (AdderTonPC<4>)
     FDC:D                     0.268          Inst_nPC/salida_4
    ----------------------------------------
    Total                      3.132ns (2.600ns logic, 0.532ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF_RegisterFile/registros_0_cmp_eq00001'
  Clock period: 9.110ns (frequency: 109.767MHz)
  Total number of paths / destination ports: 3672 / 32
-------------------------------------------------------------------------
Delay:               9.110ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_0_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_0_31 (LATCH)
  Source Clock:      Inst_RF_RegisterFile/registros_0_cmp_eq00001 falling
  Destination Clock: Inst_RF_RegisterFile/registros_0_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_0_0 to Inst_RF_RegisterFile/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF_RegisterFile/registros_0_0 (Inst_RF_RegisterFile/registros_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_10 (Inst_RF_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_0_31
    ----------------------------------------
    Total                      9.110ns (7.410ns logic, 1.700ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF_RegisterFile/registros_8_cmp_eq00001'
  Clock period: 9.126ns (frequency: 109.573MHz)
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Delay:               9.126ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_8_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_8_31 (LATCH)
  Source Clock:      Inst_RF_RegisterFile/registros_8_cmp_eq00001 falling
  Destination Clock: Inst_RF_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_8_0 to Inst_RF_RegisterFile/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_RF_RegisterFile/registros_8_0 (Inst_RF_RegisterFile/registros_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_10 (Inst_RF_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_8_31
    ----------------------------------------
    Total                      9.126ns (7.410ns logic, 1.716ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF_RegisterFile/registros_16_cmp_eq00001'
  Clock period: 9.110ns (frequency: 109.767MHz)
  Total number of paths / destination ports: 3672 / 32
-------------------------------------------------------------------------
Delay:               9.110ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_16_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_16_31 (LATCH)
  Source Clock:      Inst_RF_RegisterFile/registros_16_cmp_eq00001 falling
  Destination Clock: Inst_RF_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_16_0 to Inst_RF_RegisterFile/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF_RegisterFile/registros_16_0 (Inst_RF_RegisterFile/registros_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_16_31
    ----------------------------------------
    Total                      9.110ns (7.410ns logic, 1.700ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IMToUR<3>1'
  Clock period: 9.087ns (frequency: 110.044MHz)
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Delay:               9.087ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_17_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_17_31 (LATCH)
  Source Clock:      IMToUR<3>1 falling
  Destination Clock: IMToUR<3>1 falling

  Data Path: Inst_RF_RegisterFile/registros_17_0 to Inst_RF_RegisterFile/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_17_0 (Inst_RF_RegisterFile/registros_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_85 (Inst_RF_RegisterFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_7_f5_1 (Inst_RF_RegisterFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_17_31
    ----------------------------------------
    Total                      9.087ns (7.410ns logic, 1.677ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF_RegisterFile/registros_18_cmp_eq00001'
  Clock period: 9.114ns (frequency: 109.718MHz)
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Delay:               9.114ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_18_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_18_31 (LATCH)
  Source Clock:      Inst_RF_RegisterFile/registros_18_cmp_eq00001 falling
  Destination Clock: Inst_RF_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_18_0 to Inst_RF_RegisterFile/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_18_0 (Inst_RF_RegisterFile/registros_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_84 (Inst_RF_RegisterFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_7_f5_0 (Inst_RF_RegisterFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.387  Inst_RF_RegisterFile/Mmux__varindex0001_5_f6_0 (Inst_RF_RegisterFile/Mmux__varindex0001_5_f61)
     LUT4:I2->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_18_31
    ----------------------------------------
    Total                      9.114ns (7.410ns logic, 1.704ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IMToUR<21>1'
  Clock period: 9.114ns (frequency: 109.718MHz)
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Delay:               9.114ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_19_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_19_31 (LATCH)
  Source Clock:      IMToUR<21>1 falling
  Destination Clock: IMToUR<21>1 falling

  Data Path: Inst_RF_RegisterFile/registros_19_0 to Inst_RF_RegisterFile/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_19_0 (Inst_RF_RegisterFile/registros_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_73 (Inst_RF_RegisterFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_6_f5_1 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_RF_RegisterFile/Mmux__varindex0001_5_f6_0 (Inst_RF_RegisterFile/Mmux__varindex0001_5_f61)
     LUT4:I2->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_19_31
    ----------------------------------------
    Total                      9.114ns (7.410ns logic, 1.704ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF_RegisterFile/registros_24_cmp_eq00001'
  Clock period: 9.126ns (frequency: 109.573MHz)
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Delay:               9.126ns (Levels of Logic = 40)
  Source:            Inst_RF_RegisterFile/registros_24_0 (LATCH)
  Destination:       Inst_RF_RegisterFile/registros_24_31 (LATCH)
  Source Clock:      Inst_RF_RegisterFile/registros_24_cmp_eq00001 falling
  Destination Clock: Inst_RF_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_24_0 to Inst_RF_RegisterFile/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_RF_RegisterFile/registros_24_0 (Inst_RF_RegisterFile/registros_24_0)
     LUT3:I1->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_24_31
    ----------------------------------------
    Total                      9.126ns (7.410ns logic, 1.716ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IMToUR<31>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              4.868ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Inst_UC_UnidadControl/salida_1 (LATCH)
  Destination Clock: IMToUR<31> falling

  Data Path: Reset to Inst_UC_UnidadControl/salida_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT3:I0->O            2   0.612   0.000  Inst_IM_MemoriaInstrucciones/salida<21>1 (IMToUR<21>1)
     LD:D                      0.268          Inst_UC_UnidadControl/salida_1
    ----------------------------------------
    Total                      4.868ns (2.598ns logic, 2.270ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF_RegisterFile/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_0_31 (LATCH)
  Destination Clock: Inst_RF_RegisterFile/registros_0_cmp_eq00001 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_0_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF_RegisterFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_8_31 (LATCH)
  Destination Clock: Inst_RF_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_8_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF_RegisterFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_16_31 (LATCH)
  Destination Clock: Inst_RF_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_16_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IMToUR<3>1'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_17_31 (LATCH)
  Destination Clock: IMToUR<3>1 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_17_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF_RegisterFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_18_31 (LATCH)
  Destination Clock: Inst_RF_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_18_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IMToUR<21>1'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_19_31 (LATCH)
  Destination Clock: IMToUR<21>1 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_19_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF_RegisterFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 23768 / 64
-------------------------------------------------------------------------
Offset:              13.823ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       Inst_RF_RegisterFile/registros_24_31 (LATCH)
  Destination Clock: Inst_RF_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Reset to Inst_RF_RegisterFile/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.000  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF_RegisterFile/registros_24_31
    ----------------------------------------
    Total                     13.823ns (9.152ns logic, 4.670ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IMToUR<31>'
  Total number of paths / destination ports: 3552 / 32
-------------------------------------------------------------------------
Offset:              12.521ns (Levels of Logic = 38)
  Source:            Inst_UC_UnidadControl/salida_1 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      IMToUR<31> falling

  Data Path: Inst_UC_UnidadControl/salida_1 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              65   0.588   1.234  Inst_UC_UnidadControl/salida_1 (Inst_UC_UnidadControl/salida_1)
     LUT3:I0->O           33   0.612   1.225  Inst_ALU/salida_mux00002 (Inst_ALU/salida_mux0000)
     LUT3:I0->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.521ns (8.970ns logic, 3.551ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 102360 / 32
-------------------------------------------------------------------------
Offset:              16.970ns (Levels of Logic = 42)
  Source:            Inst_PC/salida_0 (FF)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Clk rising

  Data Path: Inst_PC/salida_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.514   0.945  Inst_PC/salida_0 (Inst_PC/salida_0)
     LUT3:I0->O            4   0.612   0.502  Inst_IM_MemoriaInstrucciones/salida<29>21 (N6)
     LUT4:I3->O            3   0.612   0.454  Inst_IM_MemoriaInstrucciones/salida<2>11 (N5)
     LUT4:I3->O           18   0.612   0.977  Inst_IM_MemoriaInstrucciones/salida<2> (IMToUR<2>)
     LUT2:I1->O           23   0.612   1.174  Inst_RF_RegisterFile/Mmux__varindex0001_4_f7_SW0 (N44)
     LUT4:I0->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     16.970ns (11.344ns logic, 5.626ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF_RegisterFile/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 3672 / 32
-------------------------------------------------------------------------
Offset:              12.655ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_16_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Inst_RF_RegisterFile/registros_16_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_16_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF_RegisterFile/registros_16_0 (Inst_RF_RegisterFile/registros_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.655ns (10.311ns logic, 2.344ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF_RegisterFile/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 3672 / 32
-------------------------------------------------------------------------
Offset:              12.655ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_0_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Inst_RF_RegisterFile/registros_0_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_0_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF_RegisterFile/registros_0_0 (Inst_RF_RegisterFile/registros_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_10 (Inst_RF_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.655ns (10.311ns logic, 2.344ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF_RegisterFile/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Offset:              12.659ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_18_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Inst_RF_RegisterFile/registros_18_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_18_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_18_0 (Inst_RF_RegisterFile/registros_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_84 (Inst_RF_RegisterFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_7_f5_0 (Inst_RF_RegisterFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.387  Inst_RF_RegisterFile/Mmux__varindex0001_5_f6_0 (Inst_RF_RegisterFile/Mmux__varindex0001_5_f61)
     LUT4:I2->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.659ns (10.311ns logic, 2.348ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IMToUR<21>1'
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Offset:              12.659ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_19_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      IMToUR<21>1 falling

  Data Path: Inst_RF_RegisterFile/registros_19_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_19_0 (Inst_RF_RegisterFile/registros_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_73 (Inst_RF_RegisterFile/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_6_f5_1 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_RF_RegisterFile/Mmux__varindex0001_5_f6_0 (Inst_RF_RegisterFile/Mmux__varindex0001_5_f61)
     LUT4:I2->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.659ns (10.311ns logic, 2.348ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF_RegisterFile/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Offset:              12.671ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_8_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Inst_RF_RegisterFile/registros_8_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_8_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_RF_RegisterFile/registros_8_0 (Inst_RF_RegisterFile/registros_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_10 (Inst_RF_RegisterFile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.671ns (10.311ns logic, 2.360ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF_RegisterFile/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Offset:              12.671ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_24_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      Inst_RF_RegisterFile/registros_24_cmp_eq00001 falling

  Data Path: Inst_RF_RegisterFile/registros_24_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_RF_RegisterFile/registros_24_0 (Inst_RF_RegisterFile/registros_24_0)
     LUT3:I1->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.671ns (10.311ns logic, 2.360ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IMToUR<3>1'
  Total number of paths / destination ports: 1120 / 32
-------------------------------------------------------------------------
Offset:              12.632ns (Levels of Logic = 41)
  Source:            Inst_RF_RegisterFile/registros_17_0 (LATCH)
  Destination:       SalidaProcesador<31> (PAD)
  Source Clock:      IMToUR<3>1 falling

  Data Path: Inst_RF_RegisterFile/registros_17_0 to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF_RegisterFile/registros_17_0 (Inst_RF_RegisterFile/registros_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_85 (Inst_RF_RegisterFile/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_7_f5_1 (Inst_RF_RegisterFile/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     12.632ns (10.311ns logic, 2.321ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 23704 / 32
-------------------------------------------------------------------------
Delay:               17.367ns (Levels of Logic = 44)
  Source:            Reset (PAD)
  Destination:       SalidaProcesador<31> (PAD)

  Data Path: Reset to SalidaProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           315   1.106   1.301  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_IM_MemoriaInstrucciones/salida<3>11 (N7)
     LUT4:I3->O          161   0.612   1.260  Inst_IM_MemoriaInstrucciones/salida<3>1 (IMToUR<3>1)
     LUT3:I0->O            1   0.612   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_93 (Inst_RF_RegisterFile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF_RegisterFile/Mmux__varindex0001_8_f5 (Inst_RF_RegisterFile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.360  Inst_RF_RegisterFile/Mmux__varindex0001_6_f6 (Inst_RF_RegisterFile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            3   0.612   0.481  Inst_RF_RegisterFile/CRS2<0>1 (RF2ToALU<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_salida_addsub0000_lut<0> (Inst_ALU/Maddsub_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<0> (Inst_ALU/Maddsub_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<1> (Inst_ALU/Maddsub_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<2> (Inst_ALU/Maddsub_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<3> (Inst_ALU/Maddsub_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<4> (Inst_ALU/Maddsub_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<5> (Inst_ALU/Maddsub_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<6> (Inst_ALU/Maddsub_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<7> (Inst_ALU/Maddsub_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<8> (Inst_ALU/Maddsub_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<9> (Inst_ALU/Maddsub_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<10> (Inst_ALU/Maddsub_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<11> (Inst_ALU/Maddsub_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<12> (Inst_ALU/Maddsub_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<13> (Inst_ALU/Maddsub_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<14> (Inst_ALU/Maddsub_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<15> (Inst_ALU/Maddsub_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<16> (Inst_ALU/Maddsub_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<17> (Inst_ALU/Maddsub_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<18> (Inst_ALU/Maddsub_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<19> (Inst_ALU/Maddsub_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<20> (Inst_ALU/Maddsub_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<21> (Inst_ALU/Maddsub_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<22> (Inst_ALU/Maddsub_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<23> (Inst_ALU/Maddsub_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<24> (Inst_ALU/Maddsub_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<25> (Inst_ALU/Maddsub_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<26> (Inst_ALU/Maddsub_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<27> (Inst_ALU/Maddsub_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<28> (Inst_ALU/Maddsub_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<29> (Inst_ALU/Maddsub_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_salida_addsub0000_cy<30> (Inst_ALU/Maddsub_salida_addsub0000_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Maddsub_salida_addsub0000_xor<31> (Inst_ALU/salida_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/salida<31>15 (Inst_ALU/salida<31>14)
     MUXF5:I0->O           1   0.278   0.000  Inst_ALU/salida<31>1_f5 (Inst_ALU/salida<31>1_f5)
     MUXF6:I0->O           8   0.451   0.643  Inst_ALU/salida<31>1_f6 (SalidaProcesador_31_OBUF)
     OBUF:I->O                 3.169          SalidaProcesador_31_OBUF (SalidaProcesador<31>)
    ----------------------------------------
    Total                     17.367ns (12.053ns logic, 5.314ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.38 secs
 
--> 

Total memory usage is 407164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  635 (   0 filtered)
Number of infos    :   14 (   0 filtered)

