0.6
2019.1
May 24 2019
15:06:07
C:/Users/ronak/64_bit_RAM/64_bit_RAM.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/ronak/64_bit_RAM/64_bit_RAM.srcs/sim_1/new/bit_single_port_ram_tb.sv,1751001707,systemVerilog,,,,bit_single_port_ram_tb,,,,,,,,
C:/Users/ronak/64_bit_RAM/64_bit_RAM.srcs/sources_1/new/64bit_single_port_ram.sv,1751001707,systemVerilog,,C:/Users/ronak/64_bit_RAM/64_bit_RAM.srcs/sim_1/new/bit_single_port_ram_tb.sv,,bit_single_port_ram,,,,,,,,
