// Seed: 1763648335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    wait (id_3 & !id_3 & 1 - id_2 & !id_2);
  end
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1
    , id_7,
    input supply1 id_2,
    output wand id_3,
    output wand id_4,
    input tri0 id_5
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
