// Seed: 364569939
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  logic id_4;
  reg   id_5;
  tri   id_6;
  assign id_5 = 1'h0 == id_5;
  always begin
    SystemTFIdentifier(id_6);
    id_5 <= 1'b0;
  end
  assign id_5 = id_6[1];
  assign id_1 = 1;
endmodule
