
nemo2.space_tracker_p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd18  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f44  0800ddd8  0800ddd8  0001ddd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd1c  0800fd1c  000206d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd1c  0800fd1c  0001fd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd24  0800fd24  000206d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fd24  0800fd24  0001fd24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd2c  0800fd2c  0001fd2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d0  20000000  0800fd30  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000728  200006d0  08010400  000206d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000df8  08010400  00020df8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000169f2  00000000  00000000  0002073b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033c6  00000000  00000000  0003712d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  0003a4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000106c  00000000  00000000  0003b9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ff93  00000000  00000000  0003ca4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a2eb  00000000  00000000  0005c9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5a83  00000000  00000000  00076cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f6c  00000000  00000000  0013c750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001426bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d0 	.word	0x200006d0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ddbc 	.word	0x0800ddbc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006d4 	.word	0x200006d4
 8000100:	0800ddbc 	.word	0x0800ddbc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f9af 	bl	800179c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f8ff 	bl	800164c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f9a1 	bl	800179c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f997 	bl	800179c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f927 	bl	80016d0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f91d 	bl	80016d0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f834 	bl	8000540 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__udivmoddi4>:
 8000540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000542:	4657      	mov	r7, sl
 8000544:	464e      	mov	r6, r9
 8000546:	4645      	mov	r5, r8
 8000548:	46de      	mov	lr, fp
 800054a:	b5e0      	push	{r5, r6, r7, lr}
 800054c:	0004      	movs	r4, r0
 800054e:	000d      	movs	r5, r1
 8000550:	4692      	mov	sl, r2
 8000552:	4699      	mov	r9, r3
 8000554:	b083      	sub	sp, #12
 8000556:	428b      	cmp	r3, r1
 8000558:	d830      	bhi.n	80005bc <__udivmoddi4+0x7c>
 800055a:	d02d      	beq.n	80005b8 <__udivmoddi4+0x78>
 800055c:	4649      	mov	r1, r9
 800055e:	4650      	mov	r0, sl
 8000560:	f002 f95a 	bl	8002818 <__clzdi2>
 8000564:	0029      	movs	r1, r5
 8000566:	0006      	movs	r6, r0
 8000568:	0020      	movs	r0, r4
 800056a:	f002 f955 	bl	8002818 <__clzdi2>
 800056e:	1a33      	subs	r3, r6, r0
 8000570:	4698      	mov	r8, r3
 8000572:	3b20      	subs	r3, #32
 8000574:	d434      	bmi.n	80005e0 <__udivmoddi4+0xa0>
 8000576:	469b      	mov	fp, r3
 8000578:	4653      	mov	r3, sl
 800057a:	465a      	mov	r2, fp
 800057c:	4093      	lsls	r3, r2
 800057e:	4642      	mov	r2, r8
 8000580:	001f      	movs	r7, r3
 8000582:	4653      	mov	r3, sl
 8000584:	4093      	lsls	r3, r2
 8000586:	001e      	movs	r6, r3
 8000588:	42af      	cmp	r7, r5
 800058a:	d83b      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800058c:	42af      	cmp	r7, r5
 800058e:	d100      	bne.n	8000592 <__udivmoddi4+0x52>
 8000590:	e079      	b.n	8000686 <__udivmoddi4+0x146>
 8000592:	465b      	mov	r3, fp
 8000594:	1ba4      	subs	r4, r4, r6
 8000596:	41bd      	sbcs	r5, r7
 8000598:	2b00      	cmp	r3, #0
 800059a:	da00      	bge.n	800059e <__udivmoddi4+0x5e>
 800059c:	e076      	b.n	800068c <__udivmoddi4+0x14c>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	465a      	mov	r2, fp
 80005aa:	4093      	lsls	r3, r2
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	2301      	movs	r3, #1
 80005b0:	4642      	mov	r2, r8
 80005b2:	4093      	lsls	r3, r2
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	e029      	b.n	800060c <__udivmoddi4+0xcc>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	d9cf      	bls.n	800055c <__udivmoddi4+0x1c>
 80005bc:	2200      	movs	r2, #0
 80005be:	2300      	movs	r3, #0
 80005c0:	9200      	str	r2, [sp, #0]
 80005c2:	9301      	str	r3, [sp, #4]
 80005c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <__udivmoddi4+0x8e>
 80005ca:	601c      	str	r4, [r3, #0]
 80005cc:	605d      	str	r5, [r3, #4]
 80005ce:	9800      	ldr	r0, [sp, #0]
 80005d0:	9901      	ldr	r1, [sp, #4]
 80005d2:	b003      	add	sp, #12
 80005d4:	bcf0      	pop	{r4, r5, r6, r7}
 80005d6:	46bb      	mov	fp, r7
 80005d8:	46b2      	mov	sl, r6
 80005da:	46a9      	mov	r9, r5
 80005dc:	46a0      	mov	r8, r4
 80005de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e0:	4642      	mov	r2, r8
 80005e2:	469b      	mov	fp, r3
 80005e4:	2320      	movs	r3, #32
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	4652      	mov	r2, sl
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	4641      	mov	r1, r8
 80005ee:	0013      	movs	r3, r2
 80005f0:	464a      	mov	r2, r9
 80005f2:	408a      	lsls	r2, r1
 80005f4:	0017      	movs	r7, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	431f      	orrs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d9c3      	bls.n	800058c <__udivmoddi4+0x4c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	4643      	mov	r3, r8
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0d8      	beq.n	80005c4 <__udivmoddi4+0x84>
 8000612:	07fb      	lsls	r3, r7, #31
 8000614:	0872      	lsrs	r2, r6, #1
 8000616:	431a      	orrs	r2, r3
 8000618:	4646      	mov	r6, r8
 800061a:	087b      	lsrs	r3, r7, #1
 800061c:	e00e      	b.n	800063c <__udivmoddi4+0xfc>
 800061e:	42ab      	cmp	r3, r5
 8000620:	d101      	bne.n	8000626 <__udivmoddi4+0xe6>
 8000622:	42a2      	cmp	r2, r4
 8000624:	d80c      	bhi.n	8000640 <__udivmoddi4+0x100>
 8000626:	1aa4      	subs	r4, r4, r2
 8000628:	419d      	sbcs	r5, r3
 800062a:	2001      	movs	r0, #1
 800062c:	1924      	adds	r4, r4, r4
 800062e:	416d      	adcs	r5, r5
 8000630:	2100      	movs	r1, #0
 8000632:	3e01      	subs	r6, #1
 8000634:	1824      	adds	r4, r4, r0
 8000636:	414d      	adcs	r5, r1
 8000638:	2e00      	cmp	r6, #0
 800063a:	d006      	beq.n	800064a <__udivmoddi4+0x10a>
 800063c:	42ab      	cmp	r3, r5
 800063e:	d9ee      	bls.n	800061e <__udivmoddi4+0xde>
 8000640:	3e01      	subs	r6, #1
 8000642:	1924      	adds	r4, r4, r4
 8000644:	416d      	adcs	r5, r5
 8000646:	2e00      	cmp	r6, #0
 8000648:	d1f8      	bne.n	800063c <__udivmoddi4+0xfc>
 800064a:	9800      	ldr	r0, [sp, #0]
 800064c:	9901      	ldr	r1, [sp, #4]
 800064e:	465b      	mov	r3, fp
 8000650:	1900      	adds	r0, r0, r4
 8000652:	4169      	adcs	r1, r5
 8000654:	2b00      	cmp	r3, #0
 8000656:	db24      	blt.n	80006a2 <__udivmoddi4+0x162>
 8000658:	002b      	movs	r3, r5
 800065a:	465a      	mov	r2, fp
 800065c:	4644      	mov	r4, r8
 800065e:	40d3      	lsrs	r3, r2
 8000660:	002a      	movs	r2, r5
 8000662:	40e2      	lsrs	r2, r4
 8000664:	001c      	movs	r4, r3
 8000666:	465b      	mov	r3, fp
 8000668:	0015      	movs	r5, r2
 800066a:	2b00      	cmp	r3, #0
 800066c:	db2a      	blt.n	80006c4 <__udivmoddi4+0x184>
 800066e:	0026      	movs	r6, r4
 8000670:	409e      	lsls	r6, r3
 8000672:	0033      	movs	r3, r6
 8000674:	0026      	movs	r6, r4
 8000676:	4647      	mov	r7, r8
 8000678:	40be      	lsls	r6, r7
 800067a:	0032      	movs	r2, r6
 800067c:	1a80      	subs	r0, r0, r2
 800067e:	4199      	sbcs	r1, r3
 8000680:	9000      	str	r0, [sp, #0]
 8000682:	9101      	str	r1, [sp, #4]
 8000684:	e79e      	b.n	80005c4 <__udivmoddi4+0x84>
 8000686:	42a3      	cmp	r3, r4
 8000688:	d8bc      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800068a:	e782      	b.n	8000592 <__udivmoddi4+0x52>
 800068c:	4642      	mov	r2, r8
 800068e:	2320      	movs	r3, #32
 8000690:	2100      	movs	r1, #0
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	2200      	movs	r2, #0
 8000696:	9100      	str	r1, [sp, #0]
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	2201      	movs	r2, #1
 800069c:	40da      	lsrs	r2, r3
 800069e:	9201      	str	r2, [sp, #4]
 80006a0:	e785      	b.n	80005ae <__udivmoddi4+0x6e>
 80006a2:	4642      	mov	r2, r8
 80006a4:	2320      	movs	r3, #32
 80006a6:	1a9b      	subs	r3, r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	4646      	mov	r6, r8
 80006ac:	409a      	lsls	r2, r3
 80006ae:	0023      	movs	r3, r4
 80006b0:	40f3      	lsrs	r3, r6
 80006b2:	4644      	mov	r4, r8
 80006b4:	4313      	orrs	r3, r2
 80006b6:	002a      	movs	r2, r5
 80006b8:	40e2      	lsrs	r2, r4
 80006ba:	001c      	movs	r4, r3
 80006bc:	465b      	mov	r3, fp
 80006be:	0015      	movs	r5, r2
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	dad4      	bge.n	800066e <__udivmoddi4+0x12e>
 80006c4:	4642      	mov	r2, r8
 80006c6:	002f      	movs	r7, r5
 80006c8:	2320      	movs	r3, #32
 80006ca:	0026      	movs	r6, r4
 80006cc:	4097      	lsls	r7, r2
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	40de      	lsrs	r6, r3
 80006d2:	003b      	movs	r3, r7
 80006d4:	4333      	orrs	r3, r6
 80006d6:	e7cd      	b.n	8000674 <__udivmoddi4+0x134>

080006d8 <__aeabi_fdiv>:
 80006d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006da:	464f      	mov	r7, r9
 80006dc:	4646      	mov	r6, r8
 80006de:	46d6      	mov	lr, sl
 80006e0:	0245      	lsls	r5, r0, #9
 80006e2:	b5c0      	push	{r6, r7, lr}
 80006e4:	0047      	lsls	r7, r0, #1
 80006e6:	1c0c      	adds	r4, r1, #0
 80006e8:	0a6d      	lsrs	r5, r5, #9
 80006ea:	0e3f      	lsrs	r7, r7, #24
 80006ec:	0fc6      	lsrs	r6, r0, #31
 80006ee:	2f00      	cmp	r7, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fdiv+0x1c>
 80006f2:	e06f      	b.n	80007d4 <__aeabi_fdiv+0xfc>
 80006f4:	2fff      	cmp	r7, #255	; 0xff
 80006f6:	d100      	bne.n	80006fa <__aeabi_fdiv+0x22>
 80006f8:	e074      	b.n	80007e4 <__aeabi_fdiv+0x10c>
 80006fa:	2300      	movs	r3, #0
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	4699      	mov	r9, r3
 8000700:	469a      	mov	sl, r3
 8000702:	00ed      	lsls	r5, r5, #3
 8000704:	04d2      	lsls	r2, r2, #19
 8000706:	4315      	orrs	r5, r2
 8000708:	3f7f      	subs	r7, #127	; 0x7f
 800070a:	0263      	lsls	r3, r4, #9
 800070c:	0a5b      	lsrs	r3, r3, #9
 800070e:	4698      	mov	r8, r3
 8000710:	0063      	lsls	r3, r4, #1
 8000712:	0e1b      	lsrs	r3, r3, #24
 8000714:	0fe4      	lsrs	r4, r4, #31
 8000716:	2b00      	cmp	r3, #0
 8000718:	d04d      	beq.n	80007b6 <__aeabi_fdiv+0xde>
 800071a:	2bff      	cmp	r3, #255	; 0xff
 800071c:	d045      	beq.n	80007aa <__aeabi_fdiv+0xd2>
 800071e:	4642      	mov	r2, r8
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	00d2      	lsls	r2, r2, #3
 8000724:	04c9      	lsls	r1, r1, #19
 8000726:	4311      	orrs	r1, r2
 8000728:	4688      	mov	r8, r1
 800072a:	2200      	movs	r2, #0
 800072c:	3b7f      	subs	r3, #127	; 0x7f
 800072e:	0031      	movs	r1, r6
 8000730:	1aff      	subs	r7, r7, r3
 8000732:	464b      	mov	r3, r9
 8000734:	4061      	eors	r1, r4
 8000736:	b2c9      	uxtb	r1, r1
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d900      	bls.n	800073e <__aeabi_fdiv+0x66>
 800073c:	e0b8      	b.n	80008b0 <__aeabi_fdiv+0x1d8>
 800073e:	4870      	ldr	r0, [pc, #448]	; (8000900 <__aeabi_fdiv+0x228>)
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	58c3      	ldr	r3, [r0, r3]
 8000744:	469f      	mov	pc, r3
 8000746:	2300      	movs	r3, #0
 8000748:	4698      	mov	r8, r3
 800074a:	0026      	movs	r6, r4
 800074c:	4645      	mov	r5, r8
 800074e:	4692      	mov	sl, r2
 8000750:	4653      	mov	r3, sl
 8000752:	2b02      	cmp	r3, #2
 8000754:	d100      	bne.n	8000758 <__aeabi_fdiv+0x80>
 8000756:	e08d      	b.n	8000874 <__aeabi_fdiv+0x19c>
 8000758:	2b03      	cmp	r3, #3
 800075a:	d100      	bne.n	800075e <__aeabi_fdiv+0x86>
 800075c:	e0a1      	b.n	80008a2 <__aeabi_fdiv+0x1ca>
 800075e:	2b01      	cmp	r3, #1
 8000760:	d018      	beq.n	8000794 <__aeabi_fdiv+0xbc>
 8000762:	003b      	movs	r3, r7
 8000764:	337f      	adds	r3, #127	; 0x7f
 8000766:	2b00      	cmp	r3, #0
 8000768:	dd6d      	ble.n	8000846 <__aeabi_fdiv+0x16e>
 800076a:	076a      	lsls	r2, r5, #29
 800076c:	d004      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 800076e:	220f      	movs	r2, #15
 8000770:	402a      	ands	r2, r5
 8000772:	2a04      	cmp	r2, #4
 8000774:	d000      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 8000776:	3504      	adds	r5, #4
 8000778:	012a      	lsls	r2, r5, #4
 800077a:	d503      	bpl.n	8000784 <__aeabi_fdiv+0xac>
 800077c:	4b61      	ldr	r3, [pc, #388]	; (8000904 <__aeabi_fdiv+0x22c>)
 800077e:	401d      	ands	r5, r3
 8000780:	003b      	movs	r3, r7
 8000782:	3380      	adds	r3, #128	; 0x80
 8000784:	2bfe      	cmp	r3, #254	; 0xfe
 8000786:	dd00      	ble.n	800078a <__aeabi_fdiv+0xb2>
 8000788:	e074      	b.n	8000874 <__aeabi_fdiv+0x19c>
 800078a:	01aa      	lsls	r2, r5, #6
 800078c:	0a52      	lsrs	r2, r2, #9
 800078e:	b2d8      	uxtb	r0, r3
 8000790:	e002      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000792:	000e      	movs	r6, r1
 8000794:	2000      	movs	r0, #0
 8000796:	2200      	movs	r2, #0
 8000798:	05c0      	lsls	r0, r0, #23
 800079a:	07f6      	lsls	r6, r6, #31
 800079c:	4310      	orrs	r0, r2
 800079e:	4330      	orrs	r0, r6
 80007a0:	bce0      	pop	{r5, r6, r7}
 80007a2:	46ba      	mov	sl, r7
 80007a4:	46b1      	mov	r9, r6
 80007a6:	46a8      	mov	r8, r5
 80007a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007aa:	4643      	mov	r3, r8
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d13f      	bne.n	8000830 <__aeabi_fdiv+0x158>
 80007b0:	2202      	movs	r2, #2
 80007b2:	3fff      	subs	r7, #255	; 0xff
 80007b4:	e003      	b.n	80007be <__aeabi_fdiv+0xe6>
 80007b6:	4643      	mov	r3, r8
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d12d      	bne.n	8000818 <__aeabi_fdiv+0x140>
 80007bc:	2201      	movs	r2, #1
 80007be:	0031      	movs	r1, r6
 80007c0:	464b      	mov	r3, r9
 80007c2:	4061      	eors	r1, r4
 80007c4:	b2c9      	uxtb	r1, r1
 80007c6:	4313      	orrs	r3, r2
 80007c8:	2b0f      	cmp	r3, #15
 80007ca:	d838      	bhi.n	800083e <__aeabi_fdiv+0x166>
 80007cc:	484e      	ldr	r0, [pc, #312]	; (8000908 <__aeabi_fdiv+0x230>)
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	58c3      	ldr	r3, [r0, r3]
 80007d2:	469f      	mov	pc, r3
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d113      	bne.n	8000800 <__aeabi_fdiv+0x128>
 80007d8:	2304      	movs	r3, #4
 80007da:	4699      	mov	r9, r3
 80007dc:	3b03      	subs	r3, #3
 80007de:	2700      	movs	r7, #0
 80007e0:	469a      	mov	sl, r3
 80007e2:	e792      	b.n	800070a <__aeabi_fdiv+0x32>
 80007e4:	2d00      	cmp	r5, #0
 80007e6:	d105      	bne.n	80007f4 <__aeabi_fdiv+0x11c>
 80007e8:	2308      	movs	r3, #8
 80007ea:	4699      	mov	r9, r3
 80007ec:	3b06      	subs	r3, #6
 80007ee:	27ff      	movs	r7, #255	; 0xff
 80007f0:	469a      	mov	sl, r3
 80007f2:	e78a      	b.n	800070a <__aeabi_fdiv+0x32>
 80007f4:	230c      	movs	r3, #12
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b09      	subs	r3, #9
 80007fa:	27ff      	movs	r7, #255	; 0xff
 80007fc:	469a      	mov	sl, r3
 80007fe:	e784      	b.n	800070a <__aeabi_fdiv+0x32>
 8000800:	0028      	movs	r0, r5
 8000802:	f001 ffeb 	bl	80027dc <__clzsi2>
 8000806:	2776      	movs	r7, #118	; 0x76
 8000808:	1f43      	subs	r3, r0, #5
 800080a:	409d      	lsls	r5, r3
 800080c:	2300      	movs	r3, #0
 800080e:	427f      	negs	r7, r7
 8000810:	4699      	mov	r9, r3
 8000812:	469a      	mov	sl, r3
 8000814:	1a3f      	subs	r7, r7, r0
 8000816:	e778      	b.n	800070a <__aeabi_fdiv+0x32>
 8000818:	4640      	mov	r0, r8
 800081a:	f001 ffdf 	bl	80027dc <__clzsi2>
 800081e:	4642      	mov	r2, r8
 8000820:	1f43      	subs	r3, r0, #5
 8000822:	409a      	lsls	r2, r3
 8000824:	2376      	movs	r3, #118	; 0x76
 8000826:	425b      	negs	r3, r3
 8000828:	4690      	mov	r8, r2
 800082a:	1a1b      	subs	r3, r3, r0
 800082c:	2200      	movs	r2, #0
 800082e:	e77e      	b.n	800072e <__aeabi_fdiv+0x56>
 8000830:	2303      	movs	r3, #3
 8000832:	464a      	mov	r2, r9
 8000834:	431a      	orrs	r2, r3
 8000836:	4691      	mov	r9, r2
 8000838:	33fc      	adds	r3, #252	; 0xfc
 800083a:	2203      	movs	r2, #3
 800083c:	e777      	b.n	800072e <__aeabi_fdiv+0x56>
 800083e:	000e      	movs	r6, r1
 8000840:	20ff      	movs	r0, #255	; 0xff
 8000842:	2200      	movs	r2, #0
 8000844:	e7a8      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000846:	2201      	movs	r2, #1
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2b1b      	cmp	r3, #27
 800084c:	dca2      	bgt.n	8000794 <__aeabi_fdiv+0xbc>
 800084e:	379e      	adds	r7, #158	; 0x9e
 8000850:	002a      	movs	r2, r5
 8000852:	40bd      	lsls	r5, r7
 8000854:	40da      	lsrs	r2, r3
 8000856:	1e6b      	subs	r3, r5, #1
 8000858:	419d      	sbcs	r5, r3
 800085a:	4315      	orrs	r5, r2
 800085c:	076a      	lsls	r2, r5, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000860:	220f      	movs	r2, #15
 8000862:	402a      	ands	r2, r5
 8000864:	2a04      	cmp	r2, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000868:	3504      	adds	r5, #4
 800086a:	016a      	lsls	r2, r5, #5
 800086c:	d544      	bpl.n	80008f8 <__aeabi_fdiv+0x220>
 800086e:	2001      	movs	r0, #1
 8000870:	2200      	movs	r2, #0
 8000872:	e791      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000874:	20ff      	movs	r0, #255	; 0xff
 8000876:	2200      	movs	r2, #0
 8000878:	e78e      	b.n	8000798 <__aeabi_fdiv+0xc0>
 800087a:	2280      	movs	r2, #128	; 0x80
 800087c:	2600      	movs	r6, #0
 800087e:	20ff      	movs	r0, #255	; 0xff
 8000880:	03d2      	lsls	r2, r2, #15
 8000882:	e789      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000884:	2300      	movs	r3, #0
 8000886:	4698      	mov	r8, r3
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	03d2      	lsls	r2, r2, #15
 800088c:	4215      	tst	r5, r2
 800088e:	d008      	beq.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000890:	4643      	mov	r3, r8
 8000892:	4213      	tst	r3, r2
 8000894:	d105      	bne.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000896:	431a      	orrs	r2, r3
 8000898:	0252      	lsls	r2, r2, #9
 800089a:	0026      	movs	r6, r4
 800089c:	20ff      	movs	r0, #255	; 0xff
 800089e:	0a52      	lsrs	r2, r2, #9
 80008a0:	e77a      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008a2:	2280      	movs	r2, #128	; 0x80
 80008a4:	03d2      	lsls	r2, r2, #15
 80008a6:	432a      	orrs	r2, r5
 80008a8:	0252      	lsls	r2, r2, #9
 80008aa:	20ff      	movs	r0, #255	; 0xff
 80008ac:	0a52      	lsrs	r2, r2, #9
 80008ae:	e773      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008b0:	4642      	mov	r2, r8
 80008b2:	016b      	lsls	r3, r5, #5
 80008b4:	0155      	lsls	r5, r2, #5
 80008b6:	42ab      	cmp	r3, r5
 80008b8:	d21a      	bcs.n	80008f0 <__aeabi_fdiv+0x218>
 80008ba:	201b      	movs	r0, #27
 80008bc:	2200      	movs	r2, #0
 80008be:	3f01      	subs	r7, #1
 80008c0:	2601      	movs	r6, #1
 80008c2:	001c      	movs	r4, r3
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	db01      	blt.n	80008d0 <__aeabi_fdiv+0x1f8>
 80008cc:	429d      	cmp	r5, r3
 80008ce:	d801      	bhi.n	80008d4 <__aeabi_fdiv+0x1fc>
 80008d0:	1b5b      	subs	r3, r3, r5
 80008d2:	4332      	orrs	r2, r6
 80008d4:	3801      	subs	r0, #1
 80008d6:	2800      	cmp	r0, #0
 80008d8:	d1f3      	bne.n	80008c2 <__aeabi_fdiv+0x1ea>
 80008da:	1e58      	subs	r0, r3, #1
 80008dc:	4183      	sbcs	r3, r0
 80008de:	4313      	orrs	r3, r2
 80008e0:	001d      	movs	r5, r3
 80008e2:	003b      	movs	r3, r7
 80008e4:	337f      	adds	r3, #127	; 0x7f
 80008e6:	000e      	movs	r6, r1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	dd00      	ble.n	80008ee <__aeabi_fdiv+0x216>
 80008ec:	e73d      	b.n	800076a <__aeabi_fdiv+0x92>
 80008ee:	e7aa      	b.n	8000846 <__aeabi_fdiv+0x16e>
 80008f0:	201a      	movs	r0, #26
 80008f2:	2201      	movs	r2, #1
 80008f4:	1b5b      	subs	r3, r3, r5
 80008f6:	e7e3      	b.n	80008c0 <__aeabi_fdiv+0x1e8>
 80008f8:	01aa      	lsls	r2, r5, #6
 80008fa:	2000      	movs	r0, #0
 80008fc:	0a52      	lsrs	r2, r2, #9
 80008fe:	e74b      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000900:	0800f810 	.word	0x0800f810
 8000904:	f7ffffff 	.word	0xf7ffffff
 8000908:	0800f850 	.word	0x0800f850

0800090c <__aeabi_i2f>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	2800      	cmp	r0, #0
 8000910:	d013      	beq.n	800093a <__aeabi_i2f+0x2e>
 8000912:	17c3      	asrs	r3, r0, #31
 8000914:	18c5      	adds	r5, r0, r3
 8000916:	405d      	eors	r5, r3
 8000918:	0fc4      	lsrs	r4, r0, #31
 800091a:	0028      	movs	r0, r5
 800091c:	f001 ff5e 	bl	80027dc <__clzsi2>
 8000920:	239e      	movs	r3, #158	; 0x9e
 8000922:	0001      	movs	r1, r0
 8000924:	1a1b      	subs	r3, r3, r0
 8000926:	2b96      	cmp	r3, #150	; 0x96
 8000928:	dc0f      	bgt.n	800094a <__aeabi_i2f+0x3e>
 800092a:	2808      	cmp	r0, #8
 800092c:	d031      	beq.n	8000992 <__aeabi_i2f+0x86>
 800092e:	3908      	subs	r1, #8
 8000930:	408d      	lsls	r5, r1
 8000932:	026d      	lsls	r5, r5, #9
 8000934:	0a6d      	lsrs	r5, r5, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e002      	b.n	8000940 <__aeabi_i2f+0x34>
 800093a:	2400      	movs	r4, #0
 800093c:	2000      	movs	r0, #0
 800093e:	2500      	movs	r5, #0
 8000940:	05c0      	lsls	r0, r0, #23
 8000942:	4328      	orrs	r0, r5
 8000944:	07e4      	lsls	r4, r4, #31
 8000946:	4320      	orrs	r0, r4
 8000948:	bd70      	pop	{r4, r5, r6, pc}
 800094a:	2b99      	cmp	r3, #153	; 0x99
 800094c:	dd0c      	ble.n	8000968 <__aeabi_i2f+0x5c>
 800094e:	2205      	movs	r2, #5
 8000950:	1a12      	subs	r2, r2, r0
 8000952:	0028      	movs	r0, r5
 8000954:	40d0      	lsrs	r0, r2
 8000956:	0002      	movs	r2, r0
 8000958:	0008      	movs	r0, r1
 800095a:	301b      	adds	r0, #27
 800095c:	4085      	lsls	r5, r0
 800095e:	0028      	movs	r0, r5
 8000960:	1e45      	subs	r5, r0, #1
 8000962:	41a8      	sbcs	r0, r5
 8000964:	4302      	orrs	r2, r0
 8000966:	0015      	movs	r5, r2
 8000968:	2905      	cmp	r1, #5
 800096a:	dc16      	bgt.n	800099a <__aeabi_i2f+0x8e>
 800096c:	002a      	movs	r2, r5
 800096e:	480f      	ldr	r0, [pc, #60]	; (80009ac <__aeabi_i2f+0xa0>)
 8000970:	4002      	ands	r2, r0
 8000972:	076e      	lsls	r6, r5, #29
 8000974:	d009      	beq.n	800098a <__aeabi_i2f+0x7e>
 8000976:	260f      	movs	r6, #15
 8000978:	4035      	ands	r5, r6
 800097a:	2d04      	cmp	r5, #4
 800097c:	d005      	beq.n	800098a <__aeabi_i2f+0x7e>
 800097e:	3204      	adds	r2, #4
 8000980:	0155      	lsls	r5, r2, #5
 8000982:	d502      	bpl.n	800098a <__aeabi_i2f+0x7e>
 8000984:	239f      	movs	r3, #159	; 0x9f
 8000986:	4002      	ands	r2, r0
 8000988:	1a5b      	subs	r3, r3, r1
 800098a:	0192      	lsls	r2, r2, #6
 800098c:	0a55      	lsrs	r5, r2, #9
 800098e:	b2d8      	uxtb	r0, r3
 8000990:	e7d6      	b.n	8000940 <__aeabi_i2f+0x34>
 8000992:	026d      	lsls	r5, r5, #9
 8000994:	2096      	movs	r0, #150	; 0x96
 8000996:	0a6d      	lsrs	r5, r5, #9
 8000998:	e7d2      	b.n	8000940 <__aeabi_i2f+0x34>
 800099a:	1f4a      	subs	r2, r1, #5
 800099c:	4095      	lsls	r5, r2
 800099e:	002a      	movs	r2, r5
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <__aeabi_i2f+0xa0>)
 80009a2:	4002      	ands	r2, r0
 80009a4:	076e      	lsls	r6, r5, #29
 80009a6:	d0f0      	beq.n	800098a <__aeabi_i2f+0x7e>
 80009a8:	e7e5      	b.n	8000976 <__aeabi_i2f+0x6a>
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	fbffffff 	.word	0xfbffffff

080009b0 <__aeabi_dadd>:
 80009b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009b2:	464f      	mov	r7, r9
 80009b4:	4646      	mov	r6, r8
 80009b6:	46d6      	mov	lr, sl
 80009b8:	0004      	movs	r4, r0
 80009ba:	b5c0      	push	{r6, r7, lr}
 80009bc:	001f      	movs	r7, r3
 80009be:	030b      	lsls	r3, r1, #12
 80009c0:	0010      	movs	r0, r2
 80009c2:	004e      	lsls	r6, r1, #1
 80009c4:	0a5b      	lsrs	r3, r3, #9
 80009c6:	0fcd      	lsrs	r5, r1, #31
 80009c8:	0f61      	lsrs	r1, r4, #29
 80009ca:	007a      	lsls	r2, r7, #1
 80009cc:	4319      	orrs	r1, r3
 80009ce:	00e3      	lsls	r3, r4, #3
 80009d0:	033c      	lsls	r4, r7, #12
 80009d2:	0fff      	lsrs	r7, r7, #31
 80009d4:	46bc      	mov	ip, r7
 80009d6:	0a64      	lsrs	r4, r4, #9
 80009d8:	0f47      	lsrs	r7, r0, #29
 80009da:	4327      	orrs	r7, r4
 80009dc:	0d76      	lsrs	r6, r6, #21
 80009de:	0d52      	lsrs	r2, r2, #21
 80009e0:	00c0      	lsls	r0, r0, #3
 80009e2:	46b9      	mov	r9, r7
 80009e4:	4680      	mov	r8, r0
 80009e6:	1ab7      	subs	r7, r6, r2
 80009e8:	4565      	cmp	r5, ip
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x3e>
 80009ec:	e09b      	b.n	8000b26 <__aeabi_dadd+0x176>
 80009ee:	2f00      	cmp	r7, #0
 80009f0:	dc00      	bgt.n	80009f4 <__aeabi_dadd+0x44>
 80009f2:	e084      	b.n	8000afe <__aeabi_dadd+0x14e>
 80009f4:	2a00      	cmp	r2, #0
 80009f6:	d100      	bne.n	80009fa <__aeabi_dadd+0x4a>
 80009f8:	e0be      	b.n	8000b78 <__aeabi_dadd+0x1c8>
 80009fa:	4ac8      	ldr	r2, [pc, #800]	; (8000d1c <__aeabi_dadd+0x36c>)
 80009fc:	4296      	cmp	r6, r2
 80009fe:	d100      	bne.n	8000a02 <__aeabi_dadd+0x52>
 8000a00:	e124      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000a02:	2280      	movs	r2, #128	; 0x80
 8000a04:	464c      	mov	r4, r9
 8000a06:	0412      	lsls	r2, r2, #16
 8000a08:	4314      	orrs	r4, r2
 8000a0a:	46a1      	mov	r9, r4
 8000a0c:	2f38      	cmp	r7, #56	; 0x38
 8000a0e:	dd00      	ble.n	8000a12 <__aeabi_dadd+0x62>
 8000a10:	e167      	b.n	8000ce2 <__aeabi_dadd+0x332>
 8000a12:	2f1f      	cmp	r7, #31
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x68>
 8000a16:	e1d6      	b.n	8000dc6 <__aeabi_dadd+0x416>
 8000a18:	2220      	movs	r2, #32
 8000a1a:	464c      	mov	r4, r9
 8000a1c:	1bd2      	subs	r2, r2, r7
 8000a1e:	4094      	lsls	r4, r2
 8000a20:	46a2      	mov	sl, r4
 8000a22:	4644      	mov	r4, r8
 8000a24:	40fc      	lsrs	r4, r7
 8000a26:	0020      	movs	r0, r4
 8000a28:	4654      	mov	r4, sl
 8000a2a:	4304      	orrs	r4, r0
 8000a2c:	4640      	mov	r0, r8
 8000a2e:	4090      	lsls	r0, r2
 8000a30:	1e42      	subs	r2, r0, #1
 8000a32:	4190      	sbcs	r0, r2
 8000a34:	464a      	mov	r2, r9
 8000a36:	40fa      	lsrs	r2, r7
 8000a38:	4304      	orrs	r4, r0
 8000a3a:	1a89      	subs	r1, r1, r2
 8000a3c:	1b1c      	subs	r4, r3, r4
 8000a3e:	42a3      	cmp	r3, r4
 8000a40:	4192      	sbcs	r2, r2
 8000a42:	4252      	negs	r2, r2
 8000a44:	1a8b      	subs	r3, r1, r2
 8000a46:	469a      	mov	sl, r3
 8000a48:	4653      	mov	r3, sl
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	d400      	bmi.n	8000a50 <__aeabi_dadd+0xa0>
 8000a4e:	e0d4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000a50:	4653      	mov	r3, sl
 8000a52:	025a      	lsls	r2, r3, #9
 8000a54:	0a53      	lsrs	r3, r2, #9
 8000a56:	469a      	mov	sl, r3
 8000a58:	4653      	mov	r3, sl
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d100      	bne.n	8000a60 <__aeabi_dadd+0xb0>
 8000a5e:	e104      	b.n	8000c6a <__aeabi_dadd+0x2ba>
 8000a60:	4650      	mov	r0, sl
 8000a62:	f001 febb 	bl	80027dc <__clzsi2>
 8000a66:	0003      	movs	r3, r0
 8000a68:	3b08      	subs	r3, #8
 8000a6a:	2220      	movs	r2, #32
 8000a6c:	0020      	movs	r0, r4
 8000a6e:	1ad2      	subs	r2, r2, r3
 8000a70:	4651      	mov	r1, sl
 8000a72:	40d0      	lsrs	r0, r2
 8000a74:	4099      	lsls	r1, r3
 8000a76:	0002      	movs	r2, r0
 8000a78:	409c      	lsls	r4, r3
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	42b3      	cmp	r3, r6
 8000a7e:	da00      	bge.n	8000a82 <__aeabi_dadd+0xd2>
 8000a80:	e102      	b.n	8000c88 <__aeabi_dadd+0x2d8>
 8000a82:	1b9b      	subs	r3, r3, r6
 8000a84:	1c59      	adds	r1, r3, #1
 8000a86:	291f      	cmp	r1, #31
 8000a88:	dd00      	ble.n	8000a8c <__aeabi_dadd+0xdc>
 8000a8a:	e0a7      	b.n	8000bdc <__aeabi_dadd+0x22c>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	0010      	movs	r0, r2
 8000a90:	0026      	movs	r6, r4
 8000a92:	1a5b      	subs	r3, r3, r1
 8000a94:	409c      	lsls	r4, r3
 8000a96:	4098      	lsls	r0, r3
 8000a98:	40ce      	lsrs	r6, r1
 8000a9a:	40ca      	lsrs	r2, r1
 8000a9c:	1e63      	subs	r3, r4, #1
 8000a9e:	419c      	sbcs	r4, r3
 8000aa0:	4330      	orrs	r0, r6
 8000aa2:	4692      	mov	sl, r2
 8000aa4:	2600      	movs	r6, #0
 8000aa6:	4304      	orrs	r4, r0
 8000aa8:	0763      	lsls	r3, r4, #29
 8000aaa:	d009      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000aac:	230f      	movs	r3, #15
 8000aae:	4023      	ands	r3, r4
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d005      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000ab4:	1d23      	adds	r3, r4, #4
 8000ab6:	42a3      	cmp	r3, r4
 8000ab8:	41a4      	sbcs	r4, r4
 8000aba:	4264      	negs	r4, r4
 8000abc:	44a2      	add	sl, r4
 8000abe:	001c      	movs	r4, r3
 8000ac0:	4653      	mov	r3, sl
 8000ac2:	021b      	lsls	r3, r3, #8
 8000ac4:	d400      	bmi.n	8000ac8 <__aeabi_dadd+0x118>
 8000ac6:	e09b      	b.n	8000c00 <__aeabi_dadd+0x250>
 8000ac8:	4b94      	ldr	r3, [pc, #592]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000aca:	3601      	adds	r6, #1
 8000acc:	429e      	cmp	r6, r3
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dadd+0x122>
 8000ad0:	e0b8      	b.n	8000c44 <__aeabi_dadd+0x294>
 8000ad2:	4653      	mov	r3, sl
 8000ad4:	4992      	ldr	r1, [pc, #584]	; (8000d20 <__aeabi_dadd+0x370>)
 8000ad6:	08e4      	lsrs	r4, r4, #3
 8000ad8:	400b      	ands	r3, r1
 8000ada:	0019      	movs	r1, r3
 8000adc:	075b      	lsls	r3, r3, #29
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	0572      	lsls	r2, r6, #21
 8000ae2:	024c      	lsls	r4, r1, #9
 8000ae4:	0b24      	lsrs	r4, r4, #12
 8000ae6:	0d52      	lsrs	r2, r2, #21
 8000ae8:	0512      	lsls	r2, r2, #20
 8000aea:	07ed      	lsls	r5, r5, #31
 8000aec:	4322      	orrs	r2, r4
 8000aee:	432a      	orrs	r2, r5
 8000af0:	0018      	movs	r0, r3
 8000af2:	0011      	movs	r1, r2
 8000af4:	bce0      	pop	{r5, r6, r7}
 8000af6:	46ba      	mov	sl, r7
 8000af8:	46b1      	mov	r9, r6
 8000afa:	46a8      	mov	r8, r5
 8000afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d048      	beq.n	8000b94 <__aeabi_dadd+0x1e4>
 8000b02:	1b97      	subs	r7, r2, r6
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x15a>
 8000b08:	e10e      	b.n	8000d28 <__aeabi_dadd+0x378>
 8000b0a:	000c      	movs	r4, r1
 8000b0c:	431c      	orrs	r4, r3
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x162>
 8000b10:	e1b7      	b.n	8000e82 <__aeabi_dadd+0x4d2>
 8000b12:	1e7c      	subs	r4, r7, #1
 8000b14:	2f01      	cmp	r7, #1
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x16a>
 8000b18:	e226      	b.n	8000f68 <__aeabi_dadd+0x5b8>
 8000b1a:	4d80      	ldr	r5, [pc, #512]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b1c:	42af      	cmp	r7, r5
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dadd+0x172>
 8000b20:	e1d5      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000b22:	0027      	movs	r7, r4
 8000b24:	e107      	b.n	8000d36 <__aeabi_dadd+0x386>
 8000b26:	2f00      	cmp	r7, #0
 8000b28:	dc00      	bgt.n	8000b2c <__aeabi_dadd+0x17c>
 8000b2a:	e0b2      	b.n	8000c92 <__aeabi_dadd+0x2e2>
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	d047      	beq.n	8000bc0 <__aeabi_dadd+0x210>
 8000b30:	4a7a      	ldr	r2, [pc, #488]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b32:	4296      	cmp	r6, r2
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x188>
 8000b36:	e089      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	464c      	mov	r4, r9
 8000b3c:	0412      	lsls	r2, r2, #16
 8000b3e:	4314      	orrs	r4, r2
 8000b40:	46a1      	mov	r9, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc6b      	bgt.n	8000c1e <__aeabi_dadd+0x26e>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dc00      	bgt.n	8000b4c <__aeabi_dadd+0x19c>
 8000b4a:	e16e      	b.n	8000e2a <__aeabi_dadd+0x47a>
 8000b4c:	003a      	movs	r2, r7
 8000b4e:	4648      	mov	r0, r9
 8000b50:	3a20      	subs	r2, #32
 8000b52:	40d0      	lsrs	r0, r2
 8000b54:	4684      	mov	ip, r0
 8000b56:	2f20      	cmp	r7, #32
 8000b58:	d007      	beq.n	8000b6a <__aeabi_dadd+0x1ba>
 8000b5a:	2240      	movs	r2, #64	; 0x40
 8000b5c:	4648      	mov	r0, r9
 8000b5e:	1bd2      	subs	r2, r2, r7
 8000b60:	4090      	lsls	r0, r2
 8000b62:	0002      	movs	r2, r0
 8000b64:	4640      	mov	r0, r8
 8000b66:	4310      	orrs	r0, r2
 8000b68:	4680      	mov	r8, r0
 8000b6a:	4640      	mov	r0, r8
 8000b6c:	1e42      	subs	r2, r0, #1
 8000b6e:	4190      	sbcs	r0, r2
 8000b70:	4662      	mov	r2, ip
 8000b72:	0004      	movs	r4, r0
 8000b74:	4314      	orrs	r4, r2
 8000b76:	e057      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000b78:	464a      	mov	r2, r9
 8000b7a:	4302      	orrs	r2, r0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_dadd+0x1d0>
 8000b7e:	e103      	b.n	8000d88 <__aeabi_dadd+0x3d8>
 8000b80:	1e7a      	subs	r2, r7, #1
 8000b82:	2f01      	cmp	r7, #1
 8000b84:	d100      	bne.n	8000b88 <__aeabi_dadd+0x1d8>
 8000b86:	e193      	b.n	8000eb0 <__aeabi_dadd+0x500>
 8000b88:	4c64      	ldr	r4, [pc, #400]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b8a:	42a7      	cmp	r7, r4
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dadd+0x1e0>
 8000b8e:	e18a      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000b90:	0017      	movs	r7, r2
 8000b92:	e73b      	b.n	8000a0c <__aeabi_dadd+0x5c>
 8000b94:	4c63      	ldr	r4, [pc, #396]	; (8000d24 <__aeabi_dadd+0x374>)
 8000b96:	1c72      	adds	r2, r6, #1
 8000b98:	4222      	tst	r2, r4
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x1ee>
 8000b9c:	e0e0      	b.n	8000d60 <__aeabi_dadd+0x3b0>
 8000b9e:	000a      	movs	r2, r1
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dadd+0x1f8>
 8000ba6:	e174      	b.n	8000e92 <__aeabi_dadd+0x4e2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d100      	bne.n	8000bae <__aeabi_dadd+0x1fe>
 8000bac:	e1d0      	b.n	8000f50 <__aeabi_dadd+0x5a0>
 8000bae:	464a      	mov	r2, r9
 8000bb0:	4302      	orrs	r2, r0
 8000bb2:	d000      	beq.n	8000bb6 <__aeabi_dadd+0x206>
 8000bb4:	e1e3      	b.n	8000f7e <__aeabi_dadd+0x5ce>
 8000bb6:	074a      	lsls	r2, r1, #29
 8000bb8:	08db      	lsrs	r3, r3, #3
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	08c9      	lsrs	r1, r1, #3
 8000bbe:	e029      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	4302      	orrs	r2, r0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x218>
 8000bc6:	e17d      	b.n	8000ec4 <__aeabi_dadd+0x514>
 8000bc8:	1e7a      	subs	r2, r7, #1
 8000bca:	2f01      	cmp	r7, #1
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x220>
 8000bce:	e0e0      	b.n	8000d92 <__aeabi_dadd+0x3e2>
 8000bd0:	4c52      	ldr	r4, [pc, #328]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000bd2:	42a7      	cmp	r7, r4
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x228>
 8000bd6:	e166      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000bd8:	0017      	movs	r7, r2
 8000bda:	e7b2      	b.n	8000b42 <__aeabi_dadd+0x192>
 8000bdc:	0010      	movs	r0, r2
 8000bde:	3b1f      	subs	r3, #31
 8000be0:	40d8      	lsrs	r0, r3
 8000be2:	2920      	cmp	r1, #32
 8000be4:	d003      	beq.n	8000bee <__aeabi_dadd+0x23e>
 8000be6:	2340      	movs	r3, #64	; 0x40
 8000be8:	1a5b      	subs	r3, r3, r1
 8000bea:	409a      	lsls	r2, r3
 8000bec:	4314      	orrs	r4, r2
 8000bee:	1e63      	subs	r3, r4, #1
 8000bf0:	419c      	sbcs	r4, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	2600      	movs	r6, #0
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	4304      	orrs	r4, r0
 8000bfa:	0763      	lsls	r3, r4, #29
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_dadd+0x250>
 8000bfe:	e755      	b.n	8000aac <__aeabi_dadd+0xfc>
 8000c00:	4652      	mov	r2, sl
 8000c02:	08e3      	lsrs	r3, r4, #3
 8000c04:	0752      	lsls	r2, r2, #29
 8000c06:	4313      	orrs	r3, r2
 8000c08:	4652      	mov	r2, sl
 8000c0a:	0037      	movs	r7, r6
 8000c0c:	08d1      	lsrs	r1, r2, #3
 8000c0e:	4a43      	ldr	r2, [pc, #268]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c10:	4297      	cmp	r7, r2
 8000c12:	d01f      	beq.n	8000c54 <__aeabi_dadd+0x2a4>
 8000c14:	0309      	lsls	r1, r1, #12
 8000c16:	057a      	lsls	r2, r7, #21
 8000c18:	0b0c      	lsrs	r4, r1, #12
 8000c1a:	0d52      	lsrs	r2, r2, #21
 8000c1c:	e764      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c1e:	4642      	mov	r2, r8
 8000c20:	464c      	mov	r4, r9
 8000c22:	4314      	orrs	r4, r2
 8000c24:	1e62      	subs	r2, r4, #1
 8000c26:	4194      	sbcs	r4, r2
 8000c28:	18e4      	adds	r4, r4, r3
 8000c2a:	429c      	cmp	r4, r3
 8000c2c:	4192      	sbcs	r2, r2
 8000c2e:	4252      	negs	r2, r2
 8000c30:	4692      	mov	sl, r2
 8000c32:	448a      	add	sl, r1
 8000c34:	4653      	mov	r3, sl
 8000c36:	021b      	lsls	r3, r3, #8
 8000c38:	d5df      	bpl.n	8000bfa <__aeabi_dadd+0x24a>
 8000c3a:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c3c:	3601      	adds	r6, #1
 8000c3e:	429e      	cmp	r6, r3
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x294>
 8000c42:	e0b3      	b.n	8000dac <__aeabi_dadd+0x3fc>
 8000c44:	0032      	movs	r2, r6
 8000c46:	2400      	movs	r4, #0
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e74d      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c4c:	074a      	lsls	r2, r1, #29
 8000c4e:	08db      	lsrs	r3, r3, #3
 8000c50:	4313      	orrs	r3, r2
 8000c52:	08c9      	lsrs	r1, r1, #3
 8000c54:	001a      	movs	r2, r3
 8000c56:	430a      	orrs	r2, r1
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dadd+0x2ac>
 8000c5a:	e200      	b.n	800105e <__aeabi_dadd+0x6ae>
 8000c5c:	2480      	movs	r4, #128	; 0x80
 8000c5e:	0324      	lsls	r4, r4, #12
 8000c60:	430c      	orrs	r4, r1
 8000c62:	0324      	lsls	r4, r4, #12
 8000c64:	4a2d      	ldr	r2, [pc, #180]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c66:	0b24      	lsrs	r4, r4, #12
 8000c68:	e73e      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c6a:	0020      	movs	r0, r4
 8000c6c:	f001 fdb6 	bl	80027dc <__clzsi2>
 8000c70:	0003      	movs	r3, r0
 8000c72:	3318      	adds	r3, #24
 8000c74:	2b1f      	cmp	r3, #31
 8000c76:	dc00      	bgt.n	8000c7a <__aeabi_dadd+0x2ca>
 8000c78:	e6f7      	b.n	8000a6a <__aeabi_dadd+0xba>
 8000c7a:	0022      	movs	r2, r4
 8000c7c:	3808      	subs	r0, #8
 8000c7e:	4082      	lsls	r2, r0
 8000c80:	2400      	movs	r4, #0
 8000c82:	42b3      	cmp	r3, r6
 8000c84:	db00      	blt.n	8000c88 <__aeabi_dadd+0x2d8>
 8000c86:	e6fc      	b.n	8000a82 <__aeabi_dadd+0xd2>
 8000c88:	1af6      	subs	r6, r6, r3
 8000c8a:	4b25      	ldr	r3, [pc, #148]	; (8000d20 <__aeabi_dadd+0x370>)
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	4692      	mov	sl, r2
 8000c90:	e70a      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d02b      	beq.n	8000cee <__aeabi_dadd+0x33e>
 8000c96:	1b97      	subs	r7, r2, r6
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x2ee>
 8000c9c:	e0b8      	b.n	8000e10 <__aeabi_dadd+0x460>
 8000c9e:	4c1f      	ldr	r4, [pc, #124]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000ca0:	42a2      	cmp	r2, r4
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_dadd+0x2f6>
 8000ca4:	e11c      	b.n	8000ee0 <__aeabi_dadd+0x530>
 8000ca6:	2480      	movs	r4, #128	; 0x80
 8000ca8:	0424      	lsls	r4, r4, #16
 8000caa:	4321      	orrs	r1, r4
 8000cac:	2f38      	cmp	r7, #56	; 0x38
 8000cae:	dd00      	ble.n	8000cb2 <__aeabi_dadd+0x302>
 8000cb0:	e11e      	b.n	8000ef0 <__aeabi_dadd+0x540>
 8000cb2:	2f1f      	cmp	r7, #31
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_dadd+0x308>
 8000cb6:	e19e      	b.n	8000ff6 <__aeabi_dadd+0x646>
 8000cb8:	2620      	movs	r6, #32
 8000cba:	000c      	movs	r4, r1
 8000cbc:	1bf6      	subs	r6, r6, r7
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	40b3      	lsls	r3, r6
 8000cc2:	40b4      	lsls	r4, r6
 8000cc4:	40f8      	lsrs	r0, r7
 8000cc6:	1e5e      	subs	r6, r3, #1
 8000cc8:	41b3      	sbcs	r3, r6
 8000cca:	40f9      	lsrs	r1, r7
 8000ccc:	4304      	orrs	r4, r0
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	4489      	add	r9, r1
 8000cd2:	4444      	add	r4, r8
 8000cd4:	4544      	cmp	r4, r8
 8000cd6:	419b      	sbcs	r3, r3
 8000cd8:	425b      	negs	r3, r3
 8000cda:	444b      	add	r3, r9
 8000cdc:	469a      	mov	sl, r3
 8000cde:	0016      	movs	r6, r2
 8000ce0:	e7a8      	b.n	8000c34 <__aeabi_dadd+0x284>
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	464c      	mov	r4, r9
 8000ce6:	4314      	orrs	r4, r2
 8000ce8:	1e62      	subs	r2, r4, #1
 8000cea:	4194      	sbcs	r4, r2
 8000cec:	e6a6      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000cee:	4c0d      	ldr	r4, [pc, #52]	; (8000d24 <__aeabi_dadd+0x374>)
 8000cf0:	1c72      	adds	r2, r6, #1
 8000cf2:	4222      	tst	r2, r4
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dadd+0x348>
 8000cf6:	e0a8      	b.n	8000e4a <__aeabi_dadd+0x49a>
 8000cf8:	000a      	movs	r2, r1
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_dadd+0x352>
 8000d00:	e10a      	b.n	8000f18 <__aeabi_dadd+0x568>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x358>
 8000d06:	e15e      	b.n	8000fc6 <__aeabi_dadd+0x616>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	4302      	orrs	r2, r0
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_dadd+0x360>
 8000d0e:	e161      	b.n	8000fd4 <__aeabi_dadd+0x624>
 8000d10:	074a      	lsls	r2, r1, #29
 8000d12:	08db      	lsrs	r3, r3, #3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	08c9      	lsrs	r1, r1, #3
 8000d18:	e77c      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	000007ff 	.word	0x000007ff
 8000d20:	ff7fffff 	.word	0xff7fffff
 8000d24:	000007fe 	.word	0x000007fe
 8000d28:	4ccf      	ldr	r4, [pc, #828]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000d2a:	42a2      	cmp	r2, r4
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_dadd+0x380>
 8000d2e:	e0ce      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000d30:	2480      	movs	r4, #128	; 0x80
 8000d32:	0424      	lsls	r4, r4, #16
 8000d34:	4321      	orrs	r1, r4
 8000d36:	2f38      	cmp	r7, #56	; 0x38
 8000d38:	dc5b      	bgt.n	8000df2 <__aeabi_dadd+0x442>
 8000d3a:	2f1f      	cmp	r7, #31
 8000d3c:	dd00      	ble.n	8000d40 <__aeabi_dadd+0x390>
 8000d3e:	e0dc      	b.n	8000efa <__aeabi_dadd+0x54a>
 8000d40:	2520      	movs	r5, #32
 8000d42:	000c      	movs	r4, r1
 8000d44:	1bed      	subs	r5, r5, r7
 8000d46:	001e      	movs	r6, r3
 8000d48:	40ab      	lsls	r3, r5
 8000d4a:	40ac      	lsls	r4, r5
 8000d4c:	40fe      	lsrs	r6, r7
 8000d4e:	1e5d      	subs	r5, r3, #1
 8000d50:	41ab      	sbcs	r3, r5
 8000d52:	4334      	orrs	r4, r6
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	431c      	orrs	r4, r3
 8000d58:	464b      	mov	r3, r9
 8000d5a:	1a5b      	subs	r3, r3, r1
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	e04c      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000d60:	464a      	mov	r2, r9
 8000d62:	1a1c      	subs	r4, r3, r0
 8000d64:	1a88      	subs	r0, r1, r2
 8000d66:	42a3      	cmp	r3, r4
 8000d68:	4192      	sbcs	r2, r2
 8000d6a:	4252      	negs	r2, r2
 8000d6c:	4692      	mov	sl, r2
 8000d6e:	0002      	movs	r2, r0
 8000d70:	4650      	mov	r0, sl
 8000d72:	1a12      	subs	r2, r2, r0
 8000d74:	4692      	mov	sl, r2
 8000d76:	0212      	lsls	r2, r2, #8
 8000d78:	d478      	bmi.n	8000e6c <__aeabi_dadd+0x4bc>
 8000d7a:	4653      	mov	r3, sl
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	d000      	beq.n	8000d82 <__aeabi_dadd+0x3d2>
 8000d80:	e66a      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000d82:	2100      	movs	r1, #0
 8000d84:	2500      	movs	r5, #0
 8000d86:	e745      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d88:	074a      	lsls	r2, r1, #29
 8000d8a:	08db      	lsrs	r3, r3, #3
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	08c9      	lsrs	r1, r1, #3
 8000d90:	e73d      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000d92:	181c      	adds	r4, r3, r0
 8000d94:	429c      	cmp	r4, r3
 8000d96:	419b      	sbcs	r3, r3
 8000d98:	4449      	add	r1, r9
 8000d9a:	468a      	mov	sl, r1
 8000d9c:	425b      	negs	r3, r3
 8000d9e:	449a      	add	sl, r3
 8000da0:	4653      	mov	r3, sl
 8000da2:	2601      	movs	r6, #1
 8000da4:	021b      	lsls	r3, r3, #8
 8000da6:	d400      	bmi.n	8000daa <__aeabi_dadd+0x3fa>
 8000da8:	e727      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000daa:	2602      	movs	r6, #2
 8000dac:	4652      	mov	r2, sl
 8000dae:	4baf      	ldr	r3, [pc, #700]	; (800106c <__aeabi_dadd+0x6bc>)
 8000db0:	2101      	movs	r1, #1
 8000db2:	401a      	ands	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	4021      	ands	r1, r4
 8000db8:	0862      	lsrs	r2, r4, #1
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	07dc      	lsls	r4, r3, #31
 8000dbe:	085b      	lsrs	r3, r3, #1
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	4314      	orrs	r4, r2
 8000dc4:	e670      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000dc6:	003a      	movs	r2, r7
 8000dc8:	464c      	mov	r4, r9
 8000dca:	3a20      	subs	r2, #32
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	2f20      	cmp	r7, #32
 8000dd2:	d007      	beq.n	8000de4 <__aeabi_dadd+0x434>
 8000dd4:	2240      	movs	r2, #64	; 0x40
 8000dd6:	4648      	mov	r0, r9
 8000dd8:	1bd2      	subs	r2, r2, r7
 8000dda:	4090      	lsls	r0, r2
 8000ddc:	0002      	movs	r2, r0
 8000dde:	4640      	mov	r0, r8
 8000de0:	4310      	orrs	r0, r2
 8000de2:	4680      	mov	r8, r0
 8000de4:	4640      	mov	r0, r8
 8000de6:	1e42      	subs	r2, r0, #1
 8000de8:	4190      	sbcs	r0, r2
 8000dea:	4662      	mov	r2, ip
 8000dec:	0004      	movs	r4, r0
 8000dee:	4314      	orrs	r4, r2
 8000df0:	e624      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000df2:	4319      	orrs	r1, r3
 8000df4:	000c      	movs	r4, r1
 8000df6:	1e63      	subs	r3, r4, #1
 8000df8:	419c      	sbcs	r4, r3
 8000dfa:	4643      	mov	r3, r8
 8000dfc:	1b1c      	subs	r4, r3, r4
 8000dfe:	45a0      	cmp	r8, r4
 8000e00:	419b      	sbcs	r3, r3
 8000e02:	4649      	mov	r1, r9
 8000e04:	425b      	negs	r3, r3
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	469a      	mov	sl, r3
 8000e0a:	4665      	mov	r5, ip
 8000e0c:	0016      	movs	r6, r2
 8000e0e:	e61b      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000e10:	000c      	movs	r4, r1
 8000e12:	431c      	orrs	r4, r3
 8000e14:	d100      	bne.n	8000e18 <__aeabi_dadd+0x468>
 8000e16:	e0c7      	b.n	8000fa8 <__aeabi_dadd+0x5f8>
 8000e18:	1e7c      	subs	r4, r7, #1
 8000e1a:	2f01      	cmp	r7, #1
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_dadd+0x470>
 8000e1e:	e0f9      	b.n	8001014 <__aeabi_dadd+0x664>
 8000e20:	4e91      	ldr	r6, [pc, #580]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e22:	42b7      	cmp	r7, r6
 8000e24:	d05c      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000e26:	0027      	movs	r7, r4
 8000e28:	e740      	b.n	8000cac <__aeabi_dadd+0x2fc>
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	464c      	mov	r4, r9
 8000e2e:	4640      	mov	r0, r8
 8000e30:	1bd2      	subs	r2, r2, r7
 8000e32:	4094      	lsls	r4, r2
 8000e34:	40f8      	lsrs	r0, r7
 8000e36:	4304      	orrs	r4, r0
 8000e38:	4640      	mov	r0, r8
 8000e3a:	4090      	lsls	r0, r2
 8000e3c:	1e42      	subs	r2, r0, #1
 8000e3e:	4190      	sbcs	r0, r2
 8000e40:	464a      	mov	r2, r9
 8000e42:	40fa      	lsrs	r2, r7
 8000e44:	4304      	orrs	r4, r0
 8000e46:	1889      	adds	r1, r1, r2
 8000e48:	e6ee      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000e4a:	4c87      	ldr	r4, [pc, #540]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e4c:	42a2      	cmp	r2, r4
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_dadd+0x4a2>
 8000e50:	e6f9      	b.n	8000c46 <__aeabi_dadd+0x296>
 8000e52:	1818      	adds	r0, r3, r0
 8000e54:	4298      	cmp	r0, r3
 8000e56:	419b      	sbcs	r3, r3
 8000e58:	4449      	add	r1, r9
 8000e5a:	425b      	negs	r3, r3
 8000e5c:	18cb      	adds	r3, r1, r3
 8000e5e:	07dc      	lsls	r4, r3, #31
 8000e60:	0840      	lsrs	r0, r0, #1
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	469a      	mov	sl, r3
 8000e66:	0016      	movs	r6, r2
 8000e68:	4304      	orrs	r4, r0
 8000e6a:	e6c6      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000e6c:	4642      	mov	r2, r8
 8000e6e:	1ad4      	subs	r4, r2, r3
 8000e70:	45a0      	cmp	r8, r4
 8000e72:	4180      	sbcs	r0, r0
 8000e74:	464b      	mov	r3, r9
 8000e76:	4240      	negs	r0, r0
 8000e78:	1a59      	subs	r1, r3, r1
 8000e7a:	1a0b      	subs	r3, r1, r0
 8000e7c:	469a      	mov	sl, r3
 8000e7e:	4665      	mov	r5, ip
 8000e80:	e5ea      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000e82:	464b      	mov	r3, r9
 8000e84:	464a      	mov	r2, r9
 8000e86:	08c0      	lsrs	r0, r0, #3
 8000e88:	075b      	lsls	r3, r3, #29
 8000e8a:	4665      	mov	r5, ip
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	08d1      	lsrs	r1, r2, #3
 8000e90:	e6bd      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d000      	beq.n	8000e98 <__aeabi_dadd+0x4e8>
 8000e96:	e08e      	b.n	8000fb6 <__aeabi_dadd+0x606>
 8000e98:	464b      	mov	r3, r9
 8000e9a:	4303      	orrs	r3, r0
 8000e9c:	d117      	bne.n	8000ece <__aeabi_dadd+0x51e>
 8000e9e:	2180      	movs	r1, #128	; 0x80
 8000ea0:	2500      	movs	r5, #0
 8000ea2:	0309      	lsls	r1, r1, #12
 8000ea4:	e6da      	b.n	8000c5c <__aeabi_dadd+0x2ac>
 8000ea6:	074a      	lsls	r2, r1, #29
 8000ea8:	08db      	lsrs	r3, r3, #3
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	08c9      	lsrs	r1, r1, #3
 8000eae:	e6d1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	464a      	mov	r2, r9
 8000eb4:	42a3      	cmp	r3, r4
 8000eb6:	419b      	sbcs	r3, r3
 8000eb8:	1a89      	subs	r1, r1, r2
 8000eba:	425b      	negs	r3, r3
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	469a      	mov	sl, r3
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	e5c1      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000ec4:	074a      	lsls	r2, r1, #29
 8000ec6:	08db      	lsrs	r3, r3, #3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	08c9      	lsrs	r1, r1, #3
 8000ecc:	e69f      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000ece:	4643      	mov	r3, r8
 8000ed0:	08d8      	lsrs	r0, r3, #3
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	075b      	lsls	r3, r3, #29
 8000ed8:	4665      	mov	r5, ip
 8000eda:	4303      	orrs	r3, r0
 8000edc:	08d1      	lsrs	r1, r2, #3
 8000ede:	e6b9      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ee0:	4643      	mov	r3, r8
 8000ee2:	08d8      	lsrs	r0, r3, #3
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	464a      	mov	r2, r9
 8000ee8:	075b      	lsls	r3, r3, #29
 8000eea:	4303      	orrs	r3, r0
 8000eec:	08d1      	lsrs	r1, r2, #3
 8000eee:	e6b1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ef0:	4319      	orrs	r1, r3
 8000ef2:	000c      	movs	r4, r1
 8000ef4:	1e63      	subs	r3, r4, #1
 8000ef6:	419c      	sbcs	r4, r3
 8000ef8:	e6eb      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8000efa:	003c      	movs	r4, r7
 8000efc:	000d      	movs	r5, r1
 8000efe:	3c20      	subs	r4, #32
 8000f00:	40e5      	lsrs	r5, r4
 8000f02:	2f20      	cmp	r7, #32
 8000f04:	d003      	beq.n	8000f0e <__aeabi_dadd+0x55e>
 8000f06:	2440      	movs	r4, #64	; 0x40
 8000f08:	1be4      	subs	r4, r4, r7
 8000f0a:	40a1      	lsls	r1, r4
 8000f0c:	430b      	orrs	r3, r1
 8000f0e:	001c      	movs	r4, r3
 8000f10:	1e63      	subs	r3, r4, #1
 8000f12:	419c      	sbcs	r4, r3
 8000f14:	432c      	orrs	r4, r5
 8000f16:	e770      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	d0e1      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000f1c:	464a      	mov	r2, r9
 8000f1e:	4302      	orrs	r2, r0
 8000f20:	d0c1      	beq.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000f22:	074a      	lsls	r2, r1, #29
 8000f24:	08db      	lsrs	r3, r3, #3
 8000f26:	4313      	orrs	r3, r2
 8000f28:	2280      	movs	r2, #128	; 0x80
 8000f2a:	08c9      	lsrs	r1, r1, #3
 8000f2c:	0312      	lsls	r2, r2, #12
 8000f2e:	4211      	tst	r1, r2
 8000f30:	d008      	beq.n	8000f44 <__aeabi_dadd+0x594>
 8000f32:	4648      	mov	r0, r9
 8000f34:	08c4      	lsrs	r4, r0, #3
 8000f36:	4214      	tst	r4, r2
 8000f38:	d104      	bne.n	8000f44 <__aeabi_dadd+0x594>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	08db      	lsrs	r3, r3, #3
 8000f40:	0742      	lsls	r2, r0, #29
 8000f42:	4313      	orrs	r3, r2
 8000f44:	0f5a      	lsrs	r2, r3, #29
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	0752      	lsls	r2, r2, #29
 8000f4a:	08db      	lsrs	r3, r3, #3
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	e681      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000f50:	464b      	mov	r3, r9
 8000f52:	4303      	orrs	r3, r0
 8000f54:	d100      	bne.n	8000f58 <__aeabi_dadd+0x5a8>
 8000f56:	e714      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 8000f58:	464b      	mov	r3, r9
 8000f5a:	464a      	mov	r2, r9
 8000f5c:	08c0      	lsrs	r0, r0, #3
 8000f5e:	075b      	lsls	r3, r3, #29
 8000f60:	4665      	mov	r5, ip
 8000f62:	4303      	orrs	r3, r0
 8000f64:	08d1      	lsrs	r1, r2, #3
 8000f66:	e655      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000f68:	1ac4      	subs	r4, r0, r3
 8000f6a:	45a0      	cmp	r8, r4
 8000f6c:	4180      	sbcs	r0, r0
 8000f6e:	464b      	mov	r3, r9
 8000f70:	4240      	negs	r0, r0
 8000f72:	1a59      	subs	r1, r3, r1
 8000f74:	1a0b      	subs	r3, r1, r0
 8000f76:	469a      	mov	sl, r3
 8000f78:	4665      	mov	r5, ip
 8000f7a:	2601      	movs	r6, #1
 8000f7c:	e564      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000f7e:	1a1c      	subs	r4, r3, r0
 8000f80:	464a      	mov	r2, r9
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	4180      	sbcs	r0, r0
 8000f86:	1a8a      	subs	r2, r1, r2
 8000f88:	4240      	negs	r0, r0
 8000f8a:	1a12      	subs	r2, r2, r0
 8000f8c:	4692      	mov	sl, r2
 8000f8e:	0212      	lsls	r2, r2, #8
 8000f90:	d549      	bpl.n	8001026 <__aeabi_dadd+0x676>
 8000f92:	4642      	mov	r2, r8
 8000f94:	1ad4      	subs	r4, r2, r3
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	4180      	sbcs	r0, r0
 8000f9a:	464b      	mov	r3, r9
 8000f9c:	4240      	negs	r0, r0
 8000f9e:	1a59      	subs	r1, r3, r1
 8000fa0:	1a0b      	subs	r3, r1, r0
 8000fa2:	469a      	mov	sl, r3
 8000fa4:	4665      	mov	r5, ip
 8000fa6:	e57f      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000fa8:	464b      	mov	r3, r9
 8000faa:	464a      	mov	r2, r9
 8000fac:	08c0      	lsrs	r0, r0, #3
 8000fae:	075b      	lsls	r3, r3, #29
 8000fb0:	4303      	orrs	r3, r0
 8000fb2:	08d1      	lsrs	r1, r2, #3
 8000fb4:	e62b      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000fb6:	464a      	mov	r2, r9
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	4302      	orrs	r2, r0
 8000fbc:	d138      	bne.n	8001030 <__aeabi_dadd+0x680>
 8000fbe:	074a      	lsls	r2, r1, #29
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	08c9      	lsrs	r1, r1, #3
 8000fc4:	e646      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000fc6:	464b      	mov	r3, r9
 8000fc8:	464a      	mov	r2, r9
 8000fca:	08c0      	lsrs	r0, r0, #3
 8000fcc:	075b      	lsls	r3, r3, #29
 8000fce:	4303      	orrs	r3, r0
 8000fd0:	08d1      	lsrs	r1, r2, #3
 8000fd2:	e61f      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000fd4:	181c      	adds	r4, r3, r0
 8000fd6:	429c      	cmp	r4, r3
 8000fd8:	419b      	sbcs	r3, r3
 8000fda:	4449      	add	r1, r9
 8000fdc:	468a      	mov	sl, r1
 8000fde:	425b      	negs	r3, r3
 8000fe0:	449a      	add	sl, r3
 8000fe2:	4653      	mov	r3, sl
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	d400      	bmi.n	8000fea <__aeabi_dadd+0x63a>
 8000fe8:	e607      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000fea:	4652      	mov	r2, sl
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <__aeabi_dadd+0x6bc>)
 8000fee:	2601      	movs	r6, #1
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4692      	mov	sl, r2
 8000ff4:	e601      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000ff6:	003c      	movs	r4, r7
 8000ff8:	000e      	movs	r6, r1
 8000ffa:	3c20      	subs	r4, #32
 8000ffc:	40e6      	lsrs	r6, r4
 8000ffe:	2f20      	cmp	r7, #32
 8001000:	d003      	beq.n	800100a <__aeabi_dadd+0x65a>
 8001002:	2440      	movs	r4, #64	; 0x40
 8001004:	1be4      	subs	r4, r4, r7
 8001006:	40a1      	lsls	r1, r4
 8001008:	430b      	orrs	r3, r1
 800100a:	001c      	movs	r4, r3
 800100c:	1e63      	subs	r3, r4, #1
 800100e:	419c      	sbcs	r4, r3
 8001010:	4334      	orrs	r4, r6
 8001012:	e65e      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8001014:	4443      	add	r3, r8
 8001016:	4283      	cmp	r3, r0
 8001018:	4180      	sbcs	r0, r0
 800101a:	4449      	add	r1, r9
 800101c:	468a      	mov	sl, r1
 800101e:	4240      	negs	r0, r0
 8001020:	001c      	movs	r4, r3
 8001022:	4482      	add	sl, r0
 8001024:	e6bc      	b.n	8000da0 <__aeabi_dadd+0x3f0>
 8001026:	4653      	mov	r3, sl
 8001028:	4323      	orrs	r3, r4
 800102a:	d100      	bne.n	800102e <__aeabi_dadd+0x67e>
 800102c:	e6a9      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 800102e:	e5e4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8001030:	074a      	lsls	r2, r1, #29
 8001032:	4313      	orrs	r3, r2
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	08c9      	lsrs	r1, r1, #3
 8001038:	0312      	lsls	r2, r2, #12
 800103a:	4211      	tst	r1, r2
 800103c:	d009      	beq.n	8001052 <__aeabi_dadd+0x6a2>
 800103e:	4648      	mov	r0, r9
 8001040:	08c4      	lsrs	r4, r0, #3
 8001042:	4214      	tst	r4, r2
 8001044:	d105      	bne.n	8001052 <__aeabi_dadd+0x6a2>
 8001046:	4643      	mov	r3, r8
 8001048:	4665      	mov	r5, ip
 800104a:	0021      	movs	r1, r4
 800104c:	08db      	lsrs	r3, r3, #3
 800104e:	0742      	lsls	r2, r0, #29
 8001050:	4313      	orrs	r3, r2
 8001052:	0f5a      	lsrs	r2, r3, #29
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	08db      	lsrs	r3, r3, #3
 8001058:	0752      	lsls	r2, r2, #29
 800105a:	4313      	orrs	r3, r2
 800105c:	e5fa      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 800105e:	2300      	movs	r3, #0
 8001060:	4a01      	ldr	r2, [pc, #4]	; (8001068 <__aeabi_dadd+0x6b8>)
 8001062:	001c      	movs	r4, r3
 8001064:	e540      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	000007ff 	.word	0x000007ff
 800106c:	ff7fffff 	.word	0xff7fffff

08001070 <__aeabi_ddiv>:
 8001070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001072:	4657      	mov	r7, sl
 8001074:	464e      	mov	r6, r9
 8001076:	4645      	mov	r5, r8
 8001078:	46de      	mov	lr, fp
 800107a:	b5e0      	push	{r5, r6, r7, lr}
 800107c:	030c      	lsls	r4, r1, #12
 800107e:	001f      	movs	r7, r3
 8001080:	004b      	lsls	r3, r1, #1
 8001082:	4681      	mov	r9, r0
 8001084:	4692      	mov	sl, r2
 8001086:	0005      	movs	r5, r0
 8001088:	b085      	sub	sp, #20
 800108a:	0b24      	lsrs	r4, r4, #12
 800108c:	0d5b      	lsrs	r3, r3, #21
 800108e:	0fce      	lsrs	r6, r1, #31
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x26>
 8001094:	e152      	b.n	800133c <__aeabi_ddiv+0x2cc>
 8001096:	4ad2      	ldr	r2, [pc, #840]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d100      	bne.n	800109e <__aeabi_ddiv+0x2e>
 800109c:	e16e      	b.n	800137c <__aeabi_ddiv+0x30c>
 800109e:	0f42      	lsrs	r2, r0, #29
 80010a0:	00e4      	lsls	r4, r4, #3
 80010a2:	4314      	orrs	r4, r2
 80010a4:	2280      	movs	r2, #128	; 0x80
 80010a6:	0412      	lsls	r2, r2, #16
 80010a8:	4322      	orrs	r2, r4
 80010aa:	4690      	mov	r8, r2
 80010ac:	4acd      	ldr	r2, [pc, #820]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010ae:	00c5      	lsls	r5, r0, #3
 80010b0:	4693      	mov	fp, r2
 80010b2:	449b      	add	fp, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	4699      	mov	r9, r3
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	033c      	lsls	r4, r7, #12
 80010bc:	007b      	lsls	r3, r7, #1
 80010be:	4650      	mov	r0, sl
 80010c0:	0b24      	lsrs	r4, r4, #12
 80010c2:	0d5b      	lsrs	r3, r3, #21
 80010c4:	0fff      	lsrs	r7, r7, #31
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x5c>
 80010ca:	e11a      	b.n	8001302 <__aeabi_ddiv+0x292>
 80010cc:	4ac4      	ldr	r2, [pc, #784]	; (80013e0 <__aeabi_ddiv+0x370>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d100      	bne.n	80010d4 <__aeabi_ddiv+0x64>
 80010d2:	e15e      	b.n	8001392 <__aeabi_ddiv+0x322>
 80010d4:	0f42      	lsrs	r2, r0, #29
 80010d6:	00e4      	lsls	r4, r4, #3
 80010d8:	4322      	orrs	r2, r4
 80010da:	2480      	movs	r4, #128	; 0x80
 80010dc:	0424      	lsls	r4, r4, #16
 80010de:	4314      	orrs	r4, r2
 80010e0:	4ac0      	ldr	r2, [pc, #768]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010e2:	00c1      	lsls	r1, r0, #3
 80010e4:	4694      	mov	ip, r2
 80010e6:	465a      	mov	r2, fp
 80010e8:	4463      	add	r3, ip
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	469b      	mov	fp, r3
 80010ee:	2000      	movs	r0, #0
 80010f0:	0033      	movs	r3, r6
 80010f2:	407b      	eors	r3, r7
 80010f4:	469a      	mov	sl, r3
 80010f6:	464b      	mov	r3, r9
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d827      	bhi.n	800114c <__aeabi_ddiv+0xdc>
 80010fc:	4aba      	ldr	r2, [pc, #744]	; (80013e8 <__aeabi_ddiv+0x378>)
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	58d3      	ldr	r3, [r2, r3]
 8001102:	469f      	mov	pc, r3
 8001104:	46b2      	mov	sl, r6
 8001106:	9b00      	ldr	r3, [sp, #0]
 8001108:	2b02      	cmp	r3, #2
 800110a:	d016      	beq.n	800113a <__aeabi_ddiv+0xca>
 800110c:	2b03      	cmp	r3, #3
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0xa2>
 8001110:	e287      	b.n	8001622 <__aeabi_ddiv+0x5b2>
 8001112:	2b01      	cmp	r3, #1
 8001114:	d000      	beq.n	8001118 <__aeabi_ddiv+0xa8>
 8001116:	e0d5      	b.n	80012c4 <__aeabi_ddiv+0x254>
 8001118:	2300      	movs	r3, #0
 800111a:	2200      	movs	r2, #0
 800111c:	2500      	movs	r5, #0
 800111e:	051b      	lsls	r3, r3, #20
 8001120:	4313      	orrs	r3, r2
 8001122:	4652      	mov	r2, sl
 8001124:	07d2      	lsls	r2, r2, #31
 8001126:	4313      	orrs	r3, r2
 8001128:	0028      	movs	r0, r5
 800112a:	0019      	movs	r1, r3
 800112c:	b005      	add	sp, #20
 800112e:	bcf0      	pop	{r4, r5, r6, r7}
 8001130:	46bb      	mov	fp, r7
 8001132:	46b2      	mov	sl, r6
 8001134:	46a9      	mov	r9, r5
 8001136:	46a0      	mov	r8, r4
 8001138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113a:	2200      	movs	r2, #0
 800113c:	2500      	movs	r5, #0
 800113e:	4ba8      	ldr	r3, [pc, #672]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001140:	e7ed      	b.n	800111e <__aeabi_ddiv+0xae>
 8001142:	46ba      	mov	sl, r7
 8001144:	46a0      	mov	r8, r4
 8001146:	000d      	movs	r5, r1
 8001148:	9000      	str	r0, [sp, #0]
 800114a:	e7dc      	b.n	8001106 <__aeabi_ddiv+0x96>
 800114c:	4544      	cmp	r4, r8
 800114e:	d200      	bcs.n	8001152 <__aeabi_ddiv+0xe2>
 8001150:	e1c4      	b.n	80014dc <__aeabi_ddiv+0x46c>
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0xe6>
 8001154:	e1bf      	b.n	80014d6 <__aeabi_ddiv+0x466>
 8001156:	2301      	movs	r3, #1
 8001158:	425b      	negs	r3, r3
 800115a:	469c      	mov	ip, r3
 800115c:	002e      	movs	r6, r5
 800115e:	4640      	mov	r0, r8
 8001160:	2500      	movs	r5, #0
 8001162:	44e3      	add	fp, ip
 8001164:	0223      	lsls	r3, r4, #8
 8001166:	0e0c      	lsrs	r4, r1, #24
 8001168:	431c      	orrs	r4, r3
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	4699      	mov	r9, r3
 800116e:	0423      	lsls	r3, r4, #16
 8001170:	020a      	lsls	r2, r1, #8
 8001172:	0c1f      	lsrs	r7, r3, #16
 8001174:	4649      	mov	r1, r9
 8001176:	9200      	str	r2, [sp, #0]
 8001178:	9701      	str	r7, [sp, #4]
 800117a:	f7ff f865 	bl	8000248 <__aeabi_uidivmod>
 800117e:	0002      	movs	r2, r0
 8001180:	437a      	muls	r2, r7
 8001182:	040b      	lsls	r3, r1, #16
 8001184:	0c31      	lsrs	r1, r6, #16
 8001186:	4680      	mov	r8, r0
 8001188:	4319      	orrs	r1, r3
 800118a:	428a      	cmp	r2, r1
 800118c:	d907      	bls.n	800119e <__aeabi_ddiv+0x12e>
 800118e:	2301      	movs	r3, #1
 8001190:	425b      	negs	r3, r3
 8001192:	469c      	mov	ip, r3
 8001194:	1909      	adds	r1, r1, r4
 8001196:	44e0      	add	r8, ip
 8001198:	428c      	cmp	r4, r1
 800119a:	d800      	bhi.n	800119e <__aeabi_ddiv+0x12e>
 800119c:	e201      	b.n	80015a2 <__aeabi_ddiv+0x532>
 800119e:	1a88      	subs	r0, r1, r2
 80011a0:	4649      	mov	r1, r9
 80011a2:	f7ff f851 	bl	8000248 <__aeabi_uidivmod>
 80011a6:	9a01      	ldr	r2, [sp, #4]
 80011a8:	0436      	lsls	r6, r6, #16
 80011aa:	4342      	muls	r2, r0
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	0c36      	lsrs	r6, r6, #16
 80011b0:	0003      	movs	r3, r0
 80011b2:	430e      	orrs	r6, r1
 80011b4:	42b2      	cmp	r2, r6
 80011b6:	d904      	bls.n	80011c2 <__aeabi_ddiv+0x152>
 80011b8:	1936      	adds	r6, r6, r4
 80011ba:	3b01      	subs	r3, #1
 80011bc:	42b4      	cmp	r4, r6
 80011be:	d800      	bhi.n	80011c2 <__aeabi_ddiv+0x152>
 80011c0:	e1e9      	b.n	8001596 <__aeabi_ddiv+0x526>
 80011c2:	1ab0      	subs	r0, r6, r2
 80011c4:	4642      	mov	r2, r8
 80011c6:	9e00      	ldr	r6, [sp, #0]
 80011c8:	0412      	lsls	r2, r2, #16
 80011ca:	431a      	orrs	r2, r3
 80011cc:	0c33      	lsrs	r3, r6, #16
 80011ce:	001f      	movs	r7, r3
 80011d0:	0c11      	lsrs	r1, r2, #16
 80011d2:	4690      	mov	r8, r2
 80011d4:	9302      	str	r3, [sp, #8]
 80011d6:	0413      	lsls	r3, r2, #16
 80011d8:	0432      	lsls	r2, r6, #16
 80011da:	0c16      	lsrs	r6, r2, #16
 80011dc:	0032      	movs	r2, r6
 80011de:	0c1b      	lsrs	r3, r3, #16
 80011e0:	435a      	muls	r2, r3
 80011e2:	9603      	str	r6, [sp, #12]
 80011e4:	437b      	muls	r3, r7
 80011e6:	434e      	muls	r6, r1
 80011e8:	4379      	muls	r1, r7
 80011ea:	0c17      	lsrs	r7, r2, #16
 80011ec:	46bc      	mov	ip, r7
 80011ee:	199b      	adds	r3, r3, r6
 80011f0:	4463      	add	r3, ip
 80011f2:	429e      	cmp	r6, r3
 80011f4:	d903      	bls.n	80011fe <__aeabi_ddiv+0x18e>
 80011f6:	2680      	movs	r6, #128	; 0x80
 80011f8:	0276      	lsls	r6, r6, #9
 80011fa:	46b4      	mov	ip, r6
 80011fc:	4461      	add	r1, ip
 80011fe:	0c1e      	lsrs	r6, r3, #16
 8001200:	1871      	adds	r1, r6, r1
 8001202:	0416      	lsls	r6, r2, #16
 8001204:	041b      	lsls	r3, r3, #16
 8001206:	0c36      	lsrs	r6, r6, #16
 8001208:	199e      	adds	r6, r3, r6
 800120a:	4288      	cmp	r0, r1
 800120c:	d302      	bcc.n	8001214 <__aeabi_ddiv+0x1a4>
 800120e:	d112      	bne.n	8001236 <__aeabi_ddiv+0x1c6>
 8001210:	42b5      	cmp	r5, r6
 8001212:	d210      	bcs.n	8001236 <__aeabi_ddiv+0x1c6>
 8001214:	4643      	mov	r3, r8
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	9b00      	ldr	r3, [sp, #0]
 800121a:	469c      	mov	ip, r3
 800121c:	4465      	add	r5, ip
 800121e:	001f      	movs	r7, r3
 8001220:	429d      	cmp	r5, r3
 8001222:	419b      	sbcs	r3, r3
 8001224:	425b      	negs	r3, r3
 8001226:	191b      	adds	r3, r3, r4
 8001228:	18c0      	adds	r0, r0, r3
 800122a:	4284      	cmp	r4, r0
 800122c:	d200      	bcs.n	8001230 <__aeabi_ddiv+0x1c0>
 800122e:	e19e      	b.n	800156e <__aeabi_ddiv+0x4fe>
 8001230:	d100      	bne.n	8001234 <__aeabi_ddiv+0x1c4>
 8001232:	e199      	b.n	8001568 <__aeabi_ddiv+0x4f8>
 8001234:	4690      	mov	r8, r2
 8001236:	1bae      	subs	r6, r5, r6
 8001238:	42b5      	cmp	r5, r6
 800123a:	41ad      	sbcs	r5, r5
 800123c:	1a40      	subs	r0, r0, r1
 800123e:	426d      	negs	r5, r5
 8001240:	1b40      	subs	r0, r0, r5
 8001242:	4284      	cmp	r4, r0
 8001244:	d100      	bne.n	8001248 <__aeabi_ddiv+0x1d8>
 8001246:	e1d2      	b.n	80015ee <__aeabi_ddiv+0x57e>
 8001248:	4649      	mov	r1, r9
 800124a:	f7fe fffd 	bl	8000248 <__aeabi_uidivmod>
 800124e:	9a01      	ldr	r2, [sp, #4]
 8001250:	040b      	lsls	r3, r1, #16
 8001252:	4342      	muls	r2, r0
 8001254:	0c31      	lsrs	r1, r6, #16
 8001256:	0005      	movs	r5, r0
 8001258:	4319      	orrs	r1, r3
 800125a:	428a      	cmp	r2, r1
 800125c:	d900      	bls.n	8001260 <__aeabi_ddiv+0x1f0>
 800125e:	e16c      	b.n	800153a <__aeabi_ddiv+0x4ca>
 8001260:	1a88      	subs	r0, r1, r2
 8001262:	4649      	mov	r1, r9
 8001264:	f7fe fff0 	bl	8000248 <__aeabi_uidivmod>
 8001268:	9a01      	ldr	r2, [sp, #4]
 800126a:	0436      	lsls	r6, r6, #16
 800126c:	4342      	muls	r2, r0
 800126e:	0409      	lsls	r1, r1, #16
 8001270:	0c36      	lsrs	r6, r6, #16
 8001272:	0003      	movs	r3, r0
 8001274:	430e      	orrs	r6, r1
 8001276:	42b2      	cmp	r2, r6
 8001278:	d900      	bls.n	800127c <__aeabi_ddiv+0x20c>
 800127a:	e153      	b.n	8001524 <__aeabi_ddiv+0x4b4>
 800127c:	9803      	ldr	r0, [sp, #12]
 800127e:	1ab6      	subs	r6, r6, r2
 8001280:	0002      	movs	r2, r0
 8001282:	042d      	lsls	r5, r5, #16
 8001284:	431d      	orrs	r5, r3
 8001286:	9f02      	ldr	r7, [sp, #8]
 8001288:	042b      	lsls	r3, r5, #16
 800128a:	0c1b      	lsrs	r3, r3, #16
 800128c:	435a      	muls	r2, r3
 800128e:	437b      	muls	r3, r7
 8001290:	469c      	mov	ip, r3
 8001292:	0c29      	lsrs	r1, r5, #16
 8001294:	4348      	muls	r0, r1
 8001296:	0c13      	lsrs	r3, r2, #16
 8001298:	4484      	add	ip, r0
 800129a:	4463      	add	r3, ip
 800129c:	4379      	muls	r1, r7
 800129e:	4298      	cmp	r0, r3
 80012a0:	d903      	bls.n	80012aa <__aeabi_ddiv+0x23a>
 80012a2:	2080      	movs	r0, #128	; 0x80
 80012a4:	0240      	lsls	r0, r0, #9
 80012a6:	4684      	mov	ip, r0
 80012a8:	4461      	add	r1, ip
 80012aa:	0c18      	lsrs	r0, r3, #16
 80012ac:	0412      	lsls	r2, r2, #16
 80012ae:	041b      	lsls	r3, r3, #16
 80012b0:	0c12      	lsrs	r2, r2, #16
 80012b2:	1840      	adds	r0, r0, r1
 80012b4:	189b      	adds	r3, r3, r2
 80012b6:	4286      	cmp	r6, r0
 80012b8:	d200      	bcs.n	80012bc <__aeabi_ddiv+0x24c>
 80012ba:	e100      	b.n	80014be <__aeabi_ddiv+0x44e>
 80012bc:	d100      	bne.n	80012c0 <__aeabi_ddiv+0x250>
 80012be:	e0fb      	b.n	80014b8 <__aeabi_ddiv+0x448>
 80012c0:	2301      	movs	r3, #1
 80012c2:	431d      	orrs	r5, r3
 80012c4:	4b49      	ldr	r3, [pc, #292]	; (80013ec <__aeabi_ddiv+0x37c>)
 80012c6:	445b      	add	r3, fp
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dc00      	bgt.n	80012ce <__aeabi_ddiv+0x25e>
 80012cc:	e0aa      	b.n	8001424 <__aeabi_ddiv+0x3b4>
 80012ce:	076a      	lsls	r2, r5, #29
 80012d0:	d000      	beq.n	80012d4 <__aeabi_ddiv+0x264>
 80012d2:	e13d      	b.n	8001550 <__aeabi_ddiv+0x4e0>
 80012d4:	08e9      	lsrs	r1, r5, #3
 80012d6:	4642      	mov	r2, r8
 80012d8:	01d2      	lsls	r2, r2, #7
 80012da:	d506      	bpl.n	80012ea <__aeabi_ddiv+0x27a>
 80012dc:	4642      	mov	r2, r8
 80012de:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <__aeabi_ddiv+0x380>)
 80012e0:	401a      	ands	r2, r3
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	4690      	mov	r8, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	445b      	add	r3, fp
 80012ea:	4a42      	ldr	r2, [pc, #264]	; (80013f4 <__aeabi_ddiv+0x384>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	dd00      	ble.n	80012f2 <__aeabi_ddiv+0x282>
 80012f0:	e723      	b.n	800113a <__aeabi_ddiv+0xca>
 80012f2:	4642      	mov	r2, r8
 80012f4:	055b      	lsls	r3, r3, #21
 80012f6:	0755      	lsls	r5, r2, #29
 80012f8:	0252      	lsls	r2, r2, #9
 80012fa:	430d      	orrs	r5, r1
 80012fc:	0b12      	lsrs	r2, r2, #12
 80012fe:	0d5b      	lsrs	r3, r3, #21
 8001300:	e70d      	b.n	800111e <__aeabi_ddiv+0xae>
 8001302:	4651      	mov	r1, sl
 8001304:	4321      	orrs	r1, r4
 8001306:	d100      	bne.n	800130a <__aeabi_ddiv+0x29a>
 8001308:	e07c      	b.n	8001404 <__aeabi_ddiv+0x394>
 800130a:	2c00      	cmp	r4, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_ddiv+0x2a0>
 800130e:	e0fb      	b.n	8001508 <__aeabi_ddiv+0x498>
 8001310:	0020      	movs	r0, r4
 8001312:	f001 fa63 	bl	80027dc <__clzsi2>
 8001316:	0002      	movs	r2, r0
 8001318:	3a0b      	subs	r2, #11
 800131a:	231d      	movs	r3, #29
 800131c:	1a9b      	subs	r3, r3, r2
 800131e:	4652      	mov	r2, sl
 8001320:	0001      	movs	r1, r0
 8001322:	40da      	lsrs	r2, r3
 8001324:	4653      	mov	r3, sl
 8001326:	3908      	subs	r1, #8
 8001328:	408b      	lsls	r3, r1
 800132a:	408c      	lsls	r4, r1
 800132c:	0019      	movs	r1, r3
 800132e:	4314      	orrs	r4, r2
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <__aeabi_ddiv+0x388>)
 8001332:	4458      	add	r0, fp
 8001334:	469b      	mov	fp, r3
 8001336:	4483      	add	fp, r0
 8001338:	2000      	movs	r0, #0
 800133a:	e6d9      	b.n	80010f0 <__aeabi_ddiv+0x80>
 800133c:	0003      	movs	r3, r0
 800133e:	4323      	orrs	r3, r4
 8001340:	4698      	mov	r8, r3
 8001342:	d044      	beq.n	80013ce <__aeabi_ddiv+0x35e>
 8001344:	2c00      	cmp	r4, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x2da>
 8001348:	e0cf      	b.n	80014ea <__aeabi_ddiv+0x47a>
 800134a:	0020      	movs	r0, r4
 800134c:	f001 fa46 	bl	80027dc <__clzsi2>
 8001350:	0001      	movs	r1, r0
 8001352:	0002      	movs	r2, r0
 8001354:	390b      	subs	r1, #11
 8001356:	231d      	movs	r3, #29
 8001358:	1a5b      	subs	r3, r3, r1
 800135a:	4649      	mov	r1, r9
 800135c:	0010      	movs	r0, r2
 800135e:	40d9      	lsrs	r1, r3
 8001360:	3808      	subs	r0, #8
 8001362:	4084      	lsls	r4, r0
 8001364:	000b      	movs	r3, r1
 8001366:	464d      	mov	r5, r9
 8001368:	4323      	orrs	r3, r4
 800136a:	4698      	mov	r8, r3
 800136c:	4085      	lsls	r5, r0
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <__aeabi_ddiv+0x38c>)
 8001370:	1a9b      	subs	r3, r3, r2
 8001372:	469b      	mov	fp, r3
 8001374:	2300      	movs	r3, #0
 8001376:	4699      	mov	r9, r3
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	e69e      	b.n	80010ba <__aeabi_ddiv+0x4a>
 800137c:	0002      	movs	r2, r0
 800137e:	4322      	orrs	r2, r4
 8001380:	4690      	mov	r8, r2
 8001382:	d11d      	bne.n	80013c0 <__aeabi_ddiv+0x350>
 8001384:	2208      	movs	r2, #8
 8001386:	469b      	mov	fp, r3
 8001388:	2302      	movs	r3, #2
 800138a:	2500      	movs	r5, #0
 800138c:	4691      	mov	r9, r2
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	e693      	b.n	80010ba <__aeabi_ddiv+0x4a>
 8001392:	4651      	mov	r1, sl
 8001394:	4321      	orrs	r1, r4
 8001396:	d109      	bne.n	80013ac <__aeabi_ddiv+0x33c>
 8001398:	2302      	movs	r3, #2
 800139a:	464a      	mov	r2, r9
 800139c:	431a      	orrs	r2, r3
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <__aeabi_ddiv+0x390>)
 80013a0:	4691      	mov	r9, r2
 80013a2:	469c      	mov	ip, r3
 80013a4:	2400      	movs	r4, #0
 80013a6:	2002      	movs	r0, #2
 80013a8:	44e3      	add	fp, ip
 80013aa:	e6a1      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013ac:	2303      	movs	r3, #3
 80013ae:	464a      	mov	r2, r9
 80013b0:	431a      	orrs	r2, r3
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <__aeabi_ddiv+0x390>)
 80013b4:	4691      	mov	r9, r2
 80013b6:	469c      	mov	ip, r3
 80013b8:	4651      	mov	r1, sl
 80013ba:	2003      	movs	r0, #3
 80013bc:	44e3      	add	fp, ip
 80013be:	e697      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013c0:	220c      	movs	r2, #12
 80013c2:	469b      	mov	fp, r3
 80013c4:	2303      	movs	r3, #3
 80013c6:	46a0      	mov	r8, r4
 80013c8:	4691      	mov	r9, r2
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	e675      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013ce:	2304      	movs	r3, #4
 80013d0:	4699      	mov	r9, r3
 80013d2:	2300      	movs	r3, #0
 80013d4:	469b      	mov	fp, r3
 80013d6:	3301      	adds	r3, #1
 80013d8:	2500      	movs	r5, #0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	e66d      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	fffffc01 	.word	0xfffffc01
 80013e8:	0800f890 	.word	0x0800f890
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	feffffff 	.word	0xfeffffff
 80013f4:	000007fe 	.word	0x000007fe
 80013f8:	000003f3 	.word	0x000003f3
 80013fc:	fffffc0d 	.word	0xfffffc0d
 8001400:	fffff801 	.word	0xfffff801
 8001404:	464a      	mov	r2, r9
 8001406:	2301      	movs	r3, #1
 8001408:	431a      	orrs	r2, r3
 800140a:	4691      	mov	r9, r2
 800140c:	2400      	movs	r4, #0
 800140e:	2001      	movs	r0, #1
 8001410:	e66e      	b.n	80010f0 <__aeabi_ddiv+0x80>
 8001412:	2300      	movs	r3, #0
 8001414:	2280      	movs	r2, #128	; 0x80
 8001416:	469a      	mov	sl, r3
 8001418:	2500      	movs	r5, #0
 800141a:	4b88      	ldr	r3, [pc, #544]	; (800163c <__aeabi_ddiv+0x5cc>)
 800141c:	0312      	lsls	r2, r2, #12
 800141e:	e67e      	b.n	800111e <__aeabi_ddiv+0xae>
 8001420:	2501      	movs	r5, #1
 8001422:	426d      	negs	r5, r5
 8001424:	2201      	movs	r2, #1
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	2a38      	cmp	r2, #56	; 0x38
 800142a:	dd00      	ble.n	800142e <__aeabi_ddiv+0x3be>
 800142c:	e674      	b.n	8001118 <__aeabi_ddiv+0xa8>
 800142e:	2a1f      	cmp	r2, #31
 8001430:	dc00      	bgt.n	8001434 <__aeabi_ddiv+0x3c4>
 8001432:	e0bd      	b.n	80015b0 <__aeabi_ddiv+0x540>
 8001434:	211f      	movs	r1, #31
 8001436:	4249      	negs	r1, r1
 8001438:	1acb      	subs	r3, r1, r3
 800143a:	4641      	mov	r1, r8
 800143c:	40d9      	lsrs	r1, r3
 800143e:	000b      	movs	r3, r1
 8001440:	2a20      	cmp	r2, #32
 8001442:	d004      	beq.n	800144e <__aeabi_ddiv+0x3de>
 8001444:	4641      	mov	r1, r8
 8001446:	4a7e      	ldr	r2, [pc, #504]	; (8001640 <__aeabi_ddiv+0x5d0>)
 8001448:	445a      	add	r2, fp
 800144a:	4091      	lsls	r1, r2
 800144c:	430d      	orrs	r5, r1
 800144e:	0029      	movs	r1, r5
 8001450:	1e4a      	subs	r2, r1, #1
 8001452:	4191      	sbcs	r1, r2
 8001454:	4319      	orrs	r1, r3
 8001456:	2307      	movs	r3, #7
 8001458:	001d      	movs	r5, r3
 800145a:	2200      	movs	r2, #0
 800145c:	400d      	ands	r5, r1
 800145e:	420b      	tst	r3, r1
 8001460:	d100      	bne.n	8001464 <__aeabi_ddiv+0x3f4>
 8001462:	e0d0      	b.n	8001606 <__aeabi_ddiv+0x596>
 8001464:	220f      	movs	r2, #15
 8001466:	2300      	movs	r3, #0
 8001468:	400a      	ands	r2, r1
 800146a:	2a04      	cmp	r2, #4
 800146c:	d100      	bne.n	8001470 <__aeabi_ddiv+0x400>
 800146e:	e0c7      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001470:	1d0a      	adds	r2, r1, #4
 8001472:	428a      	cmp	r2, r1
 8001474:	4189      	sbcs	r1, r1
 8001476:	4249      	negs	r1, r1
 8001478:	185b      	adds	r3, r3, r1
 800147a:	0011      	movs	r1, r2
 800147c:	021a      	lsls	r2, r3, #8
 800147e:	d400      	bmi.n	8001482 <__aeabi_ddiv+0x412>
 8001480:	e0be      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001482:	2301      	movs	r3, #1
 8001484:	2200      	movs	r2, #0
 8001486:	2500      	movs	r5, #0
 8001488:	e649      	b.n	800111e <__aeabi_ddiv+0xae>
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	4643      	mov	r3, r8
 800148e:	0312      	lsls	r2, r2, #12
 8001490:	4213      	tst	r3, r2
 8001492:	d008      	beq.n	80014a6 <__aeabi_ddiv+0x436>
 8001494:	4214      	tst	r4, r2
 8001496:	d106      	bne.n	80014a6 <__aeabi_ddiv+0x436>
 8001498:	4322      	orrs	r2, r4
 800149a:	0312      	lsls	r2, r2, #12
 800149c:	46ba      	mov	sl, r7
 800149e:	000d      	movs	r5, r1
 80014a0:	4b66      	ldr	r3, [pc, #408]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014a2:	0b12      	lsrs	r2, r2, #12
 80014a4:	e63b      	b.n	800111e <__aeabi_ddiv+0xae>
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	4643      	mov	r3, r8
 80014aa:	0312      	lsls	r2, r2, #12
 80014ac:	431a      	orrs	r2, r3
 80014ae:	0312      	lsls	r2, r2, #12
 80014b0:	46b2      	mov	sl, r6
 80014b2:	4b62      	ldr	r3, [pc, #392]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014b4:	0b12      	lsrs	r2, r2, #12
 80014b6:	e632      	b.n	800111e <__aeabi_ddiv+0xae>
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d100      	bne.n	80014be <__aeabi_ddiv+0x44e>
 80014bc:	e702      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80014be:	19a6      	adds	r6, r4, r6
 80014c0:	1e6a      	subs	r2, r5, #1
 80014c2:	42a6      	cmp	r6, r4
 80014c4:	d200      	bcs.n	80014c8 <__aeabi_ddiv+0x458>
 80014c6:	e089      	b.n	80015dc <__aeabi_ddiv+0x56c>
 80014c8:	4286      	cmp	r6, r0
 80014ca:	d200      	bcs.n	80014ce <__aeabi_ddiv+0x45e>
 80014cc:	e09f      	b.n	800160e <__aeabi_ddiv+0x59e>
 80014ce:	d100      	bne.n	80014d2 <__aeabi_ddiv+0x462>
 80014d0:	e0af      	b.n	8001632 <__aeabi_ddiv+0x5c2>
 80014d2:	0015      	movs	r5, r2
 80014d4:	e6f4      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80014d6:	42a9      	cmp	r1, r5
 80014d8:	d900      	bls.n	80014dc <__aeabi_ddiv+0x46c>
 80014da:	e63c      	b.n	8001156 <__aeabi_ddiv+0xe6>
 80014dc:	4643      	mov	r3, r8
 80014de:	07de      	lsls	r6, r3, #31
 80014e0:	0858      	lsrs	r0, r3, #1
 80014e2:	086b      	lsrs	r3, r5, #1
 80014e4:	431e      	orrs	r6, r3
 80014e6:	07ed      	lsls	r5, r5, #31
 80014e8:	e63c      	b.n	8001164 <__aeabi_ddiv+0xf4>
 80014ea:	f001 f977 	bl	80027dc <__clzsi2>
 80014ee:	0001      	movs	r1, r0
 80014f0:	0002      	movs	r2, r0
 80014f2:	3115      	adds	r1, #21
 80014f4:	3220      	adds	r2, #32
 80014f6:	291c      	cmp	r1, #28
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x48c>
 80014fa:	e72c      	b.n	8001356 <__aeabi_ddiv+0x2e6>
 80014fc:	464b      	mov	r3, r9
 80014fe:	3808      	subs	r0, #8
 8001500:	4083      	lsls	r3, r0
 8001502:	2500      	movs	r5, #0
 8001504:	4698      	mov	r8, r3
 8001506:	e732      	b.n	800136e <__aeabi_ddiv+0x2fe>
 8001508:	f001 f968 	bl	80027dc <__clzsi2>
 800150c:	0003      	movs	r3, r0
 800150e:	001a      	movs	r2, r3
 8001510:	3215      	adds	r2, #21
 8001512:	3020      	adds	r0, #32
 8001514:	2a1c      	cmp	r2, #28
 8001516:	dc00      	bgt.n	800151a <__aeabi_ddiv+0x4aa>
 8001518:	e6ff      	b.n	800131a <__aeabi_ddiv+0x2aa>
 800151a:	4654      	mov	r4, sl
 800151c:	3b08      	subs	r3, #8
 800151e:	2100      	movs	r1, #0
 8001520:	409c      	lsls	r4, r3
 8001522:	e705      	b.n	8001330 <__aeabi_ddiv+0x2c0>
 8001524:	1936      	adds	r6, r6, r4
 8001526:	3b01      	subs	r3, #1
 8001528:	42b4      	cmp	r4, r6
 800152a:	d900      	bls.n	800152e <__aeabi_ddiv+0x4be>
 800152c:	e6a6      	b.n	800127c <__aeabi_ddiv+0x20c>
 800152e:	42b2      	cmp	r2, r6
 8001530:	d800      	bhi.n	8001534 <__aeabi_ddiv+0x4c4>
 8001532:	e6a3      	b.n	800127c <__aeabi_ddiv+0x20c>
 8001534:	1e83      	subs	r3, r0, #2
 8001536:	1936      	adds	r6, r6, r4
 8001538:	e6a0      	b.n	800127c <__aeabi_ddiv+0x20c>
 800153a:	1909      	adds	r1, r1, r4
 800153c:	3d01      	subs	r5, #1
 800153e:	428c      	cmp	r4, r1
 8001540:	d900      	bls.n	8001544 <__aeabi_ddiv+0x4d4>
 8001542:	e68d      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001544:	428a      	cmp	r2, r1
 8001546:	d800      	bhi.n	800154a <__aeabi_ddiv+0x4da>
 8001548:	e68a      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 800154a:	1e85      	subs	r5, r0, #2
 800154c:	1909      	adds	r1, r1, r4
 800154e:	e687      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001550:	220f      	movs	r2, #15
 8001552:	402a      	ands	r2, r5
 8001554:	2a04      	cmp	r2, #4
 8001556:	d100      	bne.n	800155a <__aeabi_ddiv+0x4ea>
 8001558:	e6bc      	b.n	80012d4 <__aeabi_ddiv+0x264>
 800155a:	1d29      	adds	r1, r5, #4
 800155c:	42a9      	cmp	r1, r5
 800155e:	41ad      	sbcs	r5, r5
 8001560:	426d      	negs	r5, r5
 8001562:	08c9      	lsrs	r1, r1, #3
 8001564:	44a8      	add	r8, r5
 8001566:	e6b6      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001568:	42af      	cmp	r7, r5
 800156a:	d900      	bls.n	800156e <__aeabi_ddiv+0x4fe>
 800156c:	e662      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800156e:	4281      	cmp	r1, r0
 8001570:	d804      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 8001572:	d000      	beq.n	8001576 <__aeabi_ddiv+0x506>
 8001574:	e65e      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 8001576:	42ae      	cmp	r6, r5
 8001578:	d800      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 800157a:	e65b      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800157c:	2302      	movs	r3, #2
 800157e:	425b      	negs	r3, r3
 8001580:	469c      	mov	ip, r3
 8001582:	9b00      	ldr	r3, [sp, #0]
 8001584:	44e0      	add	r8, ip
 8001586:	469c      	mov	ip, r3
 8001588:	4465      	add	r5, ip
 800158a:	429d      	cmp	r5, r3
 800158c:	419b      	sbcs	r3, r3
 800158e:	425b      	negs	r3, r3
 8001590:	191b      	adds	r3, r3, r4
 8001592:	18c0      	adds	r0, r0, r3
 8001594:	e64f      	b.n	8001236 <__aeabi_ddiv+0x1c6>
 8001596:	42b2      	cmp	r2, r6
 8001598:	d800      	bhi.n	800159c <__aeabi_ddiv+0x52c>
 800159a:	e612      	b.n	80011c2 <__aeabi_ddiv+0x152>
 800159c:	1e83      	subs	r3, r0, #2
 800159e:	1936      	adds	r6, r6, r4
 80015a0:	e60f      	b.n	80011c2 <__aeabi_ddiv+0x152>
 80015a2:	428a      	cmp	r2, r1
 80015a4:	d800      	bhi.n	80015a8 <__aeabi_ddiv+0x538>
 80015a6:	e5fa      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015a8:	1e83      	subs	r3, r0, #2
 80015aa:	4698      	mov	r8, r3
 80015ac:	1909      	adds	r1, r1, r4
 80015ae:	e5f6      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <__aeabi_ddiv+0x5d4>)
 80015b2:	0028      	movs	r0, r5
 80015b4:	445b      	add	r3, fp
 80015b6:	4641      	mov	r1, r8
 80015b8:	409d      	lsls	r5, r3
 80015ba:	4099      	lsls	r1, r3
 80015bc:	40d0      	lsrs	r0, r2
 80015be:	1e6b      	subs	r3, r5, #1
 80015c0:	419d      	sbcs	r5, r3
 80015c2:	4643      	mov	r3, r8
 80015c4:	4301      	orrs	r1, r0
 80015c6:	4329      	orrs	r1, r5
 80015c8:	40d3      	lsrs	r3, r2
 80015ca:	074a      	lsls	r2, r1, #29
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x560>
 80015ce:	e755      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015d0:	220f      	movs	r2, #15
 80015d2:	400a      	ands	r2, r1
 80015d4:	2a04      	cmp	r2, #4
 80015d6:	d000      	beq.n	80015da <__aeabi_ddiv+0x56a>
 80015d8:	e74a      	b.n	8001470 <__aeabi_ddiv+0x400>
 80015da:	e74f      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015dc:	0015      	movs	r5, r2
 80015de:	4286      	cmp	r6, r0
 80015e0:	d000      	beq.n	80015e4 <__aeabi_ddiv+0x574>
 80015e2:	e66d      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015e4:	9a00      	ldr	r2, [sp, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d000      	beq.n	80015ec <__aeabi_ddiv+0x57c>
 80015ea:	e669      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015ec:	e66a      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <__aeabi_ddiv+0x5d8>)
 80015f0:	445b      	add	r3, fp
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	dc00      	bgt.n	80015f8 <__aeabi_ddiv+0x588>
 80015f6:	e713      	b.n	8001420 <__aeabi_ddiv+0x3b0>
 80015f8:	2501      	movs	r5, #1
 80015fa:	2100      	movs	r1, #0
 80015fc:	44a8      	add	r8, r5
 80015fe:	e66a      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001600:	075d      	lsls	r5, r3, #29
 8001602:	025b      	lsls	r3, r3, #9
 8001604:	0b1a      	lsrs	r2, r3, #12
 8001606:	08c9      	lsrs	r1, r1, #3
 8001608:	2300      	movs	r3, #0
 800160a:	430d      	orrs	r5, r1
 800160c:	e587      	b.n	800111e <__aeabi_ddiv+0xae>
 800160e:	9900      	ldr	r1, [sp, #0]
 8001610:	3d02      	subs	r5, #2
 8001612:	004a      	lsls	r2, r1, #1
 8001614:	428a      	cmp	r2, r1
 8001616:	41bf      	sbcs	r7, r7
 8001618:	427f      	negs	r7, r7
 800161a:	193f      	adds	r7, r7, r4
 800161c:	19f6      	adds	r6, r6, r7
 800161e:	9200      	str	r2, [sp, #0]
 8001620:	e7dd      	b.n	80015de <__aeabi_ddiv+0x56e>
 8001622:	2280      	movs	r2, #128	; 0x80
 8001624:	4643      	mov	r3, r8
 8001626:	0312      	lsls	r2, r2, #12
 8001628:	431a      	orrs	r2, r3
 800162a:	0312      	lsls	r2, r2, #12
 800162c:	4b03      	ldr	r3, [pc, #12]	; (800163c <__aeabi_ddiv+0x5cc>)
 800162e:	0b12      	lsrs	r2, r2, #12
 8001630:	e575      	b.n	800111e <__aeabi_ddiv+0xae>
 8001632:	9900      	ldr	r1, [sp, #0]
 8001634:	4299      	cmp	r1, r3
 8001636:	d3ea      	bcc.n	800160e <__aeabi_ddiv+0x59e>
 8001638:	0015      	movs	r5, r2
 800163a:	e7d3      	b.n	80015e4 <__aeabi_ddiv+0x574>
 800163c:	000007ff 	.word	0x000007ff
 8001640:	0000043e 	.word	0x0000043e
 8001644:	0000041e 	.word	0x0000041e
 8001648:	000003ff 	.word	0x000003ff

0800164c <__eqdf2>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	46de      	mov	lr, fp
 8001654:	4657      	mov	r7, sl
 8001656:	4690      	mov	r8, r2
 8001658:	b5e0      	push	{r5, r6, r7, lr}
 800165a:	0017      	movs	r7, r2
 800165c:	031a      	lsls	r2, r3, #12
 800165e:	0b12      	lsrs	r2, r2, #12
 8001660:	0005      	movs	r5, r0
 8001662:	4684      	mov	ip, r0
 8001664:	4819      	ldr	r0, [pc, #100]	; (80016cc <__eqdf2+0x80>)
 8001666:	030e      	lsls	r6, r1, #12
 8001668:	004c      	lsls	r4, r1, #1
 800166a:	4691      	mov	r9, r2
 800166c:	005a      	lsls	r2, r3, #1
 800166e:	0fdb      	lsrs	r3, r3, #31
 8001670:	469b      	mov	fp, r3
 8001672:	0b36      	lsrs	r6, r6, #12
 8001674:	0d64      	lsrs	r4, r4, #21
 8001676:	0fc9      	lsrs	r1, r1, #31
 8001678:	0d52      	lsrs	r2, r2, #21
 800167a:	4284      	cmp	r4, r0
 800167c:	d019      	beq.n	80016b2 <__eqdf2+0x66>
 800167e:	4282      	cmp	r2, r0
 8001680:	d010      	beq.n	80016a4 <__eqdf2+0x58>
 8001682:	2001      	movs	r0, #1
 8001684:	4294      	cmp	r4, r2
 8001686:	d10e      	bne.n	80016a6 <__eqdf2+0x5a>
 8001688:	454e      	cmp	r6, r9
 800168a:	d10c      	bne.n	80016a6 <__eqdf2+0x5a>
 800168c:	2001      	movs	r0, #1
 800168e:	45c4      	cmp	ip, r8
 8001690:	d109      	bne.n	80016a6 <__eqdf2+0x5a>
 8001692:	4559      	cmp	r1, fp
 8001694:	d017      	beq.n	80016c6 <__eqdf2+0x7a>
 8001696:	2c00      	cmp	r4, #0
 8001698:	d105      	bne.n	80016a6 <__eqdf2+0x5a>
 800169a:	0030      	movs	r0, r6
 800169c:	4328      	orrs	r0, r5
 800169e:	1e43      	subs	r3, r0, #1
 80016a0:	4198      	sbcs	r0, r3
 80016a2:	e000      	b.n	80016a6 <__eqdf2+0x5a>
 80016a4:	2001      	movs	r0, #1
 80016a6:	bcf0      	pop	{r4, r5, r6, r7}
 80016a8:	46bb      	mov	fp, r7
 80016aa:	46b2      	mov	sl, r6
 80016ac:	46a9      	mov	r9, r5
 80016ae:	46a0      	mov	r8, r4
 80016b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b2:	0033      	movs	r3, r6
 80016b4:	2001      	movs	r0, #1
 80016b6:	432b      	orrs	r3, r5
 80016b8:	d1f5      	bne.n	80016a6 <__eqdf2+0x5a>
 80016ba:	42a2      	cmp	r2, r4
 80016bc:	d1f3      	bne.n	80016a6 <__eqdf2+0x5a>
 80016be:	464b      	mov	r3, r9
 80016c0:	433b      	orrs	r3, r7
 80016c2:	d1f0      	bne.n	80016a6 <__eqdf2+0x5a>
 80016c4:	e7e2      	b.n	800168c <__eqdf2+0x40>
 80016c6:	2000      	movs	r0, #0
 80016c8:	e7ed      	b.n	80016a6 <__eqdf2+0x5a>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	000007ff 	.word	0x000007ff

080016d0 <__gedf2>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	4647      	mov	r7, r8
 80016d4:	46ce      	mov	lr, r9
 80016d6:	0004      	movs	r4, r0
 80016d8:	0018      	movs	r0, r3
 80016da:	0016      	movs	r6, r2
 80016dc:	031b      	lsls	r3, r3, #12
 80016de:	0b1b      	lsrs	r3, r3, #12
 80016e0:	4d2d      	ldr	r5, [pc, #180]	; (8001798 <__gedf2+0xc8>)
 80016e2:	004a      	lsls	r2, r1, #1
 80016e4:	4699      	mov	r9, r3
 80016e6:	b580      	push	{r7, lr}
 80016e8:	0043      	lsls	r3, r0, #1
 80016ea:	030f      	lsls	r7, r1, #12
 80016ec:	46a4      	mov	ip, r4
 80016ee:	46b0      	mov	r8, r6
 80016f0:	0b3f      	lsrs	r7, r7, #12
 80016f2:	0d52      	lsrs	r2, r2, #21
 80016f4:	0fc9      	lsrs	r1, r1, #31
 80016f6:	0d5b      	lsrs	r3, r3, #21
 80016f8:	0fc0      	lsrs	r0, r0, #31
 80016fa:	42aa      	cmp	r2, r5
 80016fc:	d021      	beq.n	8001742 <__gedf2+0x72>
 80016fe:	42ab      	cmp	r3, r5
 8001700:	d013      	beq.n	800172a <__gedf2+0x5a>
 8001702:	2a00      	cmp	r2, #0
 8001704:	d122      	bne.n	800174c <__gedf2+0x7c>
 8001706:	433c      	orrs	r4, r7
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <__gedf2+0x42>
 800170c:	464d      	mov	r5, r9
 800170e:	432e      	orrs	r6, r5
 8001710:	d022      	beq.n	8001758 <__gedf2+0x88>
 8001712:	2c00      	cmp	r4, #0
 8001714:	d010      	beq.n	8001738 <__gedf2+0x68>
 8001716:	4281      	cmp	r1, r0
 8001718:	d022      	beq.n	8001760 <__gedf2+0x90>
 800171a:	2002      	movs	r0, #2
 800171c:	3901      	subs	r1, #1
 800171e:	4008      	ands	r0, r1
 8001720:	3801      	subs	r0, #1
 8001722:	bcc0      	pop	{r6, r7}
 8001724:	46b9      	mov	r9, r7
 8001726:	46b0      	mov	r8, r6
 8001728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172a:	464d      	mov	r5, r9
 800172c:	432e      	orrs	r6, r5
 800172e:	d129      	bne.n	8001784 <__gedf2+0xb4>
 8001730:	2a00      	cmp	r2, #0
 8001732:	d1f0      	bne.n	8001716 <__gedf2+0x46>
 8001734:	433c      	orrs	r4, r7
 8001736:	d1ee      	bne.n	8001716 <__gedf2+0x46>
 8001738:	2800      	cmp	r0, #0
 800173a:	d1f2      	bne.n	8001722 <__gedf2+0x52>
 800173c:	2001      	movs	r0, #1
 800173e:	4240      	negs	r0, r0
 8001740:	e7ef      	b.n	8001722 <__gedf2+0x52>
 8001742:	003d      	movs	r5, r7
 8001744:	4325      	orrs	r5, r4
 8001746:	d11d      	bne.n	8001784 <__gedf2+0xb4>
 8001748:	4293      	cmp	r3, r2
 800174a:	d0ee      	beq.n	800172a <__gedf2+0x5a>
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1e2      	bne.n	8001716 <__gedf2+0x46>
 8001750:	464c      	mov	r4, r9
 8001752:	4326      	orrs	r6, r4
 8001754:	d1df      	bne.n	8001716 <__gedf2+0x46>
 8001756:	e7e0      	b.n	800171a <__gedf2+0x4a>
 8001758:	2000      	movs	r0, #0
 800175a:	2c00      	cmp	r4, #0
 800175c:	d0e1      	beq.n	8001722 <__gedf2+0x52>
 800175e:	e7dc      	b.n	800171a <__gedf2+0x4a>
 8001760:	429a      	cmp	r2, r3
 8001762:	dc0a      	bgt.n	800177a <__gedf2+0xaa>
 8001764:	dbe8      	blt.n	8001738 <__gedf2+0x68>
 8001766:	454f      	cmp	r7, r9
 8001768:	d8d7      	bhi.n	800171a <__gedf2+0x4a>
 800176a:	d00e      	beq.n	800178a <__gedf2+0xba>
 800176c:	2000      	movs	r0, #0
 800176e:	454f      	cmp	r7, r9
 8001770:	d2d7      	bcs.n	8001722 <__gedf2+0x52>
 8001772:	2900      	cmp	r1, #0
 8001774:	d0e2      	beq.n	800173c <__gedf2+0x6c>
 8001776:	0008      	movs	r0, r1
 8001778:	e7d3      	b.n	8001722 <__gedf2+0x52>
 800177a:	4243      	negs	r3, r0
 800177c:	4158      	adcs	r0, r3
 800177e:	0040      	lsls	r0, r0, #1
 8001780:	3801      	subs	r0, #1
 8001782:	e7ce      	b.n	8001722 <__gedf2+0x52>
 8001784:	2002      	movs	r0, #2
 8001786:	4240      	negs	r0, r0
 8001788:	e7cb      	b.n	8001722 <__gedf2+0x52>
 800178a:	45c4      	cmp	ip, r8
 800178c:	d8c5      	bhi.n	800171a <__gedf2+0x4a>
 800178e:	2000      	movs	r0, #0
 8001790:	45c4      	cmp	ip, r8
 8001792:	d2c6      	bcs.n	8001722 <__gedf2+0x52>
 8001794:	e7ed      	b.n	8001772 <__gedf2+0xa2>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	000007ff 	.word	0x000007ff

0800179c <__ledf2>:
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	4647      	mov	r7, r8
 80017a0:	46ce      	mov	lr, r9
 80017a2:	0004      	movs	r4, r0
 80017a4:	0018      	movs	r0, r3
 80017a6:	0016      	movs	r6, r2
 80017a8:	031b      	lsls	r3, r3, #12
 80017aa:	0b1b      	lsrs	r3, r3, #12
 80017ac:	4d2c      	ldr	r5, [pc, #176]	; (8001860 <__ledf2+0xc4>)
 80017ae:	004a      	lsls	r2, r1, #1
 80017b0:	4699      	mov	r9, r3
 80017b2:	b580      	push	{r7, lr}
 80017b4:	0043      	lsls	r3, r0, #1
 80017b6:	030f      	lsls	r7, r1, #12
 80017b8:	46a4      	mov	ip, r4
 80017ba:	46b0      	mov	r8, r6
 80017bc:	0b3f      	lsrs	r7, r7, #12
 80017be:	0d52      	lsrs	r2, r2, #21
 80017c0:	0fc9      	lsrs	r1, r1, #31
 80017c2:	0d5b      	lsrs	r3, r3, #21
 80017c4:	0fc0      	lsrs	r0, r0, #31
 80017c6:	42aa      	cmp	r2, r5
 80017c8:	d00d      	beq.n	80017e6 <__ledf2+0x4a>
 80017ca:	42ab      	cmp	r3, r5
 80017cc:	d010      	beq.n	80017f0 <__ledf2+0x54>
 80017ce:	2a00      	cmp	r2, #0
 80017d0:	d127      	bne.n	8001822 <__ledf2+0x86>
 80017d2:	433c      	orrs	r4, r7
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d111      	bne.n	80017fc <__ledf2+0x60>
 80017d8:	464d      	mov	r5, r9
 80017da:	432e      	orrs	r6, r5
 80017dc:	d10e      	bne.n	80017fc <__ledf2+0x60>
 80017de:	2000      	movs	r0, #0
 80017e0:	2c00      	cmp	r4, #0
 80017e2:	d015      	beq.n	8001810 <__ledf2+0x74>
 80017e4:	e00e      	b.n	8001804 <__ledf2+0x68>
 80017e6:	003d      	movs	r5, r7
 80017e8:	4325      	orrs	r5, r4
 80017ea:	d110      	bne.n	800180e <__ledf2+0x72>
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d118      	bne.n	8001822 <__ledf2+0x86>
 80017f0:	464d      	mov	r5, r9
 80017f2:	432e      	orrs	r6, r5
 80017f4:	d10b      	bne.n	800180e <__ledf2+0x72>
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d102      	bne.n	8001800 <__ledf2+0x64>
 80017fa:	433c      	orrs	r4, r7
 80017fc:	2c00      	cmp	r4, #0
 80017fe:	d00b      	beq.n	8001818 <__ledf2+0x7c>
 8001800:	4281      	cmp	r1, r0
 8001802:	d014      	beq.n	800182e <__ledf2+0x92>
 8001804:	2002      	movs	r0, #2
 8001806:	3901      	subs	r1, #1
 8001808:	4008      	ands	r0, r1
 800180a:	3801      	subs	r0, #1
 800180c:	e000      	b.n	8001810 <__ledf2+0x74>
 800180e:	2002      	movs	r0, #2
 8001810:	bcc0      	pop	{r6, r7}
 8001812:	46b9      	mov	r9, r7
 8001814:	46b0      	mov	r8, r6
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001818:	2800      	cmp	r0, #0
 800181a:	d1f9      	bne.n	8001810 <__ledf2+0x74>
 800181c:	2001      	movs	r0, #1
 800181e:	4240      	negs	r0, r0
 8001820:	e7f6      	b.n	8001810 <__ledf2+0x74>
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1ec      	bne.n	8001800 <__ledf2+0x64>
 8001826:	464c      	mov	r4, r9
 8001828:	4326      	orrs	r6, r4
 800182a:	d1e9      	bne.n	8001800 <__ledf2+0x64>
 800182c:	e7ea      	b.n	8001804 <__ledf2+0x68>
 800182e:	429a      	cmp	r2, r3
 8001830:	dd04      	ble.n	800183c <__ledf2+0xa0>
 8001832:	4243      	negs	r3, r0
 8001834:	4158      	adcs	r0, r3
 8001836:	0040      	lsls	r0, r0, #1
 8001838:	3801      	subs	r0, #1
 800183a:	e7e9      	b.n	8001810 <__ledf2+0x74>
 800183c:	429a      	cmp	r2, r3
 800183e:	dbeb      	blt.n	8001818 <__ledf2+0x7c>
 8001840:	454f      	cmp	r7, r9
 8001842:	d8df      	bhi.n	8001804 <__ledf2+0x68>
 8001844:	d006      	beq.n	8001854 <__ledf2+0xb8>
 8001846:	2000      	movs	r0, #0
 8001848:	454f      	cmp	r7, r9
 800184a:	d2e1      	bcs.n	8001810 <__ledf2+0x74>
 800184c:	2900      	cmp	r1, #0
 800184e:	d0e5      	beq.n	800181c <__ledf2+0x80>
 8001850:	0008      	movs	r0, r1
 8001852:	e7dd      	b.n	8001810 <__ledf2+0x74>
 8001854:	45c4      	cmp	ip, r8
 8001856:	d8d5      	bhi.n	8001804 <__ledf2+0x68>
 8001858:	2000      	movs	r0, #0
 800185a:	45c4      	cmp	ip, r8
 800185c:	d2d8      	bcs.n	8001810 <__ledf2+0x74>
 800185e:	e7f5      	b.n	800184c <__ledf2+0xb0>
 8001860:	000007ff 	.word	0x000007ff

08001864 <__aeabi_dmul>:
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	4645      	mov	r5, r8
 8001868:	46de      	mov	lr, fp
 800186a:	4657      	mov	r7, sl
 800186c:	464e      	mov	r6, r9
 800186e:	b5e0      	push	{r5, r6, r7, lr}
 8001870:	001f      	movs	r7, r3
 8001872:	030b      	lsls	r3, r1, #12
 8001874:	0b1b      	lsrs	r3, r3, #12
 8001876:	469b      	mov	fp, r3
 8001878:	004d      	lsls	r5, r1, #1
 800187a:	0fcb      	lsrs	r3, r1, #31
 800187c:	0004      	movs	r4, r0
 800187e:	4691      	mov	r9, r2
 8001880:	4698      	mov	r8, r3
 8001882:	b087      	sub	sp, #28
 8001884:	0d6d      	lsrs	r5, r5, #21
 8001886:	d100      	bne.n	800188a <__aeabi_dmul+0x26>
 8001888:	e1cd      	b.n	8001c26 <__aeabi_dmul+0x3c2>
 800188a:	4bce      	ldr	r3, [pc, #824]	; (8001bc4 <__aeabi_dmul+0x360>)
 800188c:	429d      	cmp	r5, r3
 800188e:	d100      	bne.n	8001892 <__aeabi_dmul+0x2e>
 8001890:	e1e9      	b.n	8001c66 <__aeabi_dmul+0x402>
 8001892:	465a      	mov	r2, fp
 8001894:	0f43      	lsrs	r3, r0, #29
 8001896:	00d2      	lsls	r2, r2, #3
 8001898:	4313      	orrs	r3, r2
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	0412      	lsls	r2, r2, #16
 800189e:	431a      	orrs	r2, r3
 80018a0:	00c3      	lsls	r3, r0, #3
 80018a2:	469a      	mov	sl, r3
 80018a4:	4bc8      	ldr	r3, [pc, #800]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018a6:	4693      	mov	fp, r2
 80018a8:	469c      	mov	ip, r3
 80018aa:	2300      	movs	r3, #0
 80018ac:	2600      	movs	r6, #0
 80018ae:	4465      	add	r5, ip
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	033c      	lsls	r4, r7, #12
 80018b4:	007b      	lsls	r3, r7, #1
 80018b6:	4648      	mov	r0, r9
 80018b8:	0b24      	lsrs	r4, r4, #12
 80018ba:	0d5b      	lsrs	r3, r3, #21
 80018bc:	0fff      	lsrs	r7, r7, #31
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d100      	bne.n	80018c4 <__aeabi_dmul+0x60>
 80018c2:	e189      	b.n	8001bd8 <__aeabi_dmul+0x374>
 80018c4:	4abf      	ldr	r2, [pc, #764]	; (8001bc4 <__aeabi_dmul+0x360>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d019      	beq.n	80018fe <__aeabi_dmul+0x9a>
 80018ca:	0f42      	lsrs	r2, r0, #29
 80018cc:	00e4      	lsls	r4, r4, #3
 80018ce:	4322      	orrs	r2, r4
 80018d0:	2480      	movs	r4, #128	; 0x80
 80018d2:	0424      	lsls	r4, r4, #16
 80018d4:	4314      	orrs	r4, r2
 80018d6:	4abc      	ldr	r2, [pc, #752]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018d8:	2100      	movs	r1, #0
 80018da:	4694      	mov	ip, r2
 80018dc:	4642      	mov	r2, r8
 80018de:	4463      	add	r3, ip
 80018e0:	195b      	adds	r3, r3, r5
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	9b01      	ldr	r3, [sp, #4]
 80018e6:	407a      	eors	r2, r7
 80018e8:	3301      	adds	r3, #1
 80018ea:	00c0      	lsls	r0, r0, #3
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	2e0a      	cmp	r6, #10
 80018f2:	dd1c      	ble.n	800192e <__aeabi_dmul+0xca>
 80018f4:	003a      	movs	r2, r7
 80018f6:	2e0b      	cmp	r6, #11
 80018f8:	d05e      	beq.n	80019b8 <__aeabi_dmul+0x154>
 80018fa:	4647      	mov	r7, r8
 80018fc:	e056      	b.n	80019ac <__aeabi_dmul+0x148>
 80018fe:	4649      	mov	r1, r9
 8001900:	4bb0      	ldr	r3, [pc, #704]	; (8001bc4 <__aeabi_dmul+0x360>)
 8001902:	4321      	orrs	r1, r4
 8001904:	18eb      	adds	r3, r5, r3
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	2900      	cmp	r1, #0
 800190a:	d12a      	bne.n	8001962 <__aeabi_dmul+0xfe>
 800190c:	2080      	movs	r0, #128	; 0x80
 800190e:	2202      	movs	r2, #2
 8001910:	0100      	lsls	r0, r0, #4
 8001912:	002b      	movs	r3, r5
 8001914:	4684      	mov	ip, r0
 8001916:	4316      	orrs	r6, r2
 8001918:	4642      	mov	r2, r8
 800191a:	4463      	add	r3, ip
 800191c:	407a      	eors	r2, r7
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	2e0a      	cmp	r6, #10
 8001924:	dd00      	ble.n	8001928 <__aeabi_dmul+0xc4>
 8001926:	e231      	b.n	8001d8c <__aeabi_dmul+0x528>
 8001928:	2000      	movs	r0, #0
 800192a:	2400      	movs	r4, #0
 800192c:	2102      	movs	r1, #2
 800192e:	2e02      	cmp	r6, #2
 8001930:	dc26      	bgt.n	8001980 <__aeabi_dmul+0x11c>
 8001932:	3e01      	subs	r6, #1
 8001934:	2e01      	cmp	r6, #1
 8001936:	d852      	bhi.n	80019de <__aeabi_dmul+0x17a>
 8001938:	2902      	cmp	r1, #2
 800193a:	d04c      	beq.n	80019d6 <__aeabi_dmul+0x172>
 800193c:	2901      	cmp	r1, #1
 800193e:	d000      	beq.n	8001942 <__aeabi_dmul+0xde>
 8001940:	e118      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001942:	2300      	movs	r3, #0
 8001944:	2400      	movs	r4, #0
 8001946:	2500      	movs	r5, #0
 8001948:	051b      	lsls	r3, r3, #20
 800194a:	4323      	orrs	r3, r4
 800194c:	07d2      	lsls	r2, r2, #31
 800194e:	4313      	orrs	r3, r2
 8001950:	0028      	movs	r0, r5
 8001952:	0019      	movs	r1, r3
 8001954:	b007      	add	sp, #28
 8001956:	bcf0      	pop	{r4, r5, r6, r7}
 8001958:	46bb      	mov	fp, r7
 800195a:	46b2      	mov	sl, r6
 800195c:	46a9      	mov	r9, r5
 800195e:	46a0      	mov	r8, r4
 8001960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001962:	2180      	movs	r1, #128	; 0x80
 8001964:	2203      	movs	r2, #3
 8001966:	0109      	lsls	r1, r1, #4
 8001968:	002b      	movs	r3, r5
 800196a:	468c      	mov	ip, r1
 800196c:	4316      	orrs	r6, r2
 800196e:	4642      	mov	r2, r8
 8001970:	4463      	add	r3, ip
 8001972:	407a      	eors	r2, r7
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	9302      	str	r3, [sp, #8]
 8001978:	2e0a      	cmp	r6, #10
 800197a:	dd00      	ble.n	800197e <__aeabi_dmul+0x11a>
 800197c:	e228      	b.n	8001dd0 <__aeabi_dmul+0x56c>
 800197e:	2103      	movs	r1, #3
 8001980:	2501      	movs	r5, #1
 8001982:	40b5      	lsls	r5, r6
 8001984:	46ac      	mov	ip, r5
 8001986:	26a6      	movs	r6, #166	; 0xa6
 8001988:	4663      	mov	r3, ip
 800198a:	00f6      	lsls	r6, r6, #3
 800198c:	4035      	ands	r5, r6
 800198e:	4233      	tst	r3, r6
 8001990:	d10b      	bne.n	80019aa <__aeabi_dmul+0x146>
 8001992:	2690      	movs	r6, #144	; 0x90
 8001994:	00b6      	lsls	r6, r6, #2
 8001996:	4233      	tst	r3, r6
 8001998:	d118      	bne.n	80019cc <__aeabi_dmul+0x168>
 800199a:	3eb9      	subs	r6, #185	; 0xb9
 800199c:	3eff      	subs	r6, #255	; 0xff
 800199e:	421e      	tst	r6, r3
 80019a0:	d01d      	beq.n	80019de <__aeabi_dmul+0x17a>
 80019a2:	46a3      	mov	fp, r4
 80019a4:	4682      	mov	sl, r0
 80019a6:	9100      	str	r1, [sp, #0]
 80019a8:	e000      	b.n	80019ac <__aeabi_dmul+0x148>
 80019aa:	0017      	movs	r7, r2
 80019ac:	9900      	ldr	r1, [sp, #0]
 80019ae:	003a      	movs	r2, r7
 80019b0:	2902      	cmp	r1, #2
 80019b2:	d010      	beq.n	80019d6 <__aeabi_dmul+0x172>
 80019b4:	465c      	mov	r4, fp
 80019b6:	4650      	mov	r0, sl
 80019b8:	2903      	cmp	r1, #3
 80019ba:	d1bf      	bne.n	800193c <__aeabi_dmul+0xd8>
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	031b      	lsls	r3, r3, #12
 80019c0:	431c      	orrs	r4, r3
 80019c2:	0324      	lsls	r4, r4, #12
 80019c4:	0005      	movs	r5, r0
 80019c6:	4b7f      	ldr	r3, [pc, #508]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019c8:	0b24      	lsrs	r4, r4, #12
 80019ca:	e7bd      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019cc:	2480      	movs	r4, #128	; 0x80
 80019ce:	2200      	movs	r2, #0
 80019d0:	4b7c      	ldr	r3, [pc, #496]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019d2:	0324      	lsls	r4, r4, #12
 80019d4:	e7b8      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019d6:	2400      	movs	r4, #0
 80019d8:	2500      	movs	r5, #0
 80019da:	4b7a      	ldr	r3, [pc, #488]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019dc:	e7b4      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019de:	4653      	mov	r3, sl
 80019e0:	041e      	lsls	r6, r3, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	0c1f      	lsrs	r7, r3, #16
 80019e6:	0033      	movs	r3, r6
 80019e8:	0c01      	lsrs	r1, r0, #16
 80019ea:	0400      	lsls	r0, r0, #16
 80019ec:	0c00      	lsrs	r0, r0, #16
 80019ee:	4343      	muls	r3, r0
 80019f0:	4698      	mov	r8, r3
 80019f2:	0003      	movs	r3, r0
 80019f4:	437b      	muls	r3, r7
 80019f6:	4699      	mov	r9, r3
 80019f8:	0033      	movs	r3, r6
 80019fa:	434b      	muls	r3, r1
 80019fc:	469c      	mov	ip, r3
 80019fe:	4643      	mov	r3, r8
 8001a00:	000d      	movs	r5, r1
 8001a02:	0c1b      	lsrs	r3, r3, #16
 8001a04:	469a      	mov	sl, r3
 8001a06:	437d      	muls	r5, r7
 8001a08:	44cc      	add	ip, r9
 8001a0a:	44d4      	add	ip, sl
 8001a0c:	9500      	str	r5, [sp, #0]
 8001a0e:	45e1      	cmp	r9, ip
 8001a10:	d904      	bls.n	8001a1c <__aeabi_dmul+0x1b8>
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	4699      	mov	r9, r3
 8001a18:	444d      	add	r5, r9
 8001a1a:	9500      	str	r5, [sp, #0]
 8001a1c:	4663      	mov	r3, ip
 8001a1e:	0c1b      	lsrs	r3, r3, #16
 8001a20:	001d      	movs	r5, r3
 8001a22:	4663      	mov	r3, ip
 8001a24:	041b      	lsls	r3, r3, #16
 8001a26:	469c      	mov	ip, r3
 8001a28:	4643      	mov	r3, r8
 8001a2a:	041b      	lsls	r3, r3, #16
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	4698      	mov	r8, r3
 8001a30:	4663      	mov	r3, ip
 8001a32:	4443      	add	r3, r8
 8001a34:	9303      	str	r3, [sp, #12]
 8001a36:	0c23      	lsrs	r3, r4, #16
 8001a38:	4698      	mov	r8, r3
 8001a3a:	0033      	movs	r3, r6
 8001a3c:	0424      	lsls	r4, r4, #16
 8001a3e:	0c24      	lsrs	r4, r4, #16
 8001a40:	4363      	muls	r3, r4
 8001a42:	469c      	mov	ip, r3
 8001a44:	0023      	movs	r3, r4
 8001a46:	437b      	muls	r3, r7
 8001a48:	4699      	mov	r9, r3
 8001a4a:	4643      	mov	r3, r8
 8001a4c:	435e      	muls	r6, r3
 8001a4e:	435f      	muls	r7, r3
 8001a50:	444e      	add	r6, r9
 8001a52:	4663      	mov	r3, ip
 8001a54:	46b2      	mov	sl, r6
 8001a56:	0c1e      	lsrs	r6, r3, #16
 8001a58:	4456      	add	r6, sl
 8001a5a:	45b1      	cmp	r9, r6
 8001a5c:	d903      	bls.n	8001a66 <__aeabi_dmul+0x202>
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	025b      	lsls	r3, r3, #9
 8001a62:	4699      	mov	r9, r3
 8001a64:	444f      	add	r7, r9
 8001a66:	0c33      	lsrs	r3, r6, #16
 8001a68:	4699      	mov	r9, r3
 8001a6a:	003b      	movs	r3, r7
 8001a6c:	444b      	add	r3, r9
 8001a6e:	9305      	str	r3, [sp, #20]
 8001a70:	4663      	mov	r3, ip
 8001a72:	46ac      	mov	ip, r5
 8001a74:	041f      	lsls	r7, r3, #16
 8001a76:	0c3f      	lsrs	r7, r7, #16
 8001a78:	0436      	lsls	r6, r6, #16
 8001a7a:	19f6      	adds	r6, r6, r7
 8001a7c:	44b4      	add	ip, r6
 8001a7e:	4663      	mov	r3, ip
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	465b      	mov	r3, fp
 8001a84:	0c1b      	lsrs	r3, r3, #16
 8001a86:	469c      	mov	ip, r3
 8001a88:	465b      	mov	r3, fp
 8001a8a:	041f      	lsls	r7, r3, #16
 8001a8c:	0c3f      	lsrs	r7, r7, #16
 8001a8e:	003b      	movs	r3, r7
 8001a90:	4343      	muls	r3, r0
 8001a92:	4699      	mov	r9, r3
 8001a94:	4663      	mov	r3, ip
 8001a96:	4343      	muls	r3, r0
 8001a98:	469a      	mov	sl, r3
 8001a9a:	464b      	mov	r3, r9
 8001a9c:	4660      	mov	r0, ip
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	469b      	mov	fp, r3
 8001aa2:	4348      	muls	r0, r1
 8001aa4:	4379      	muls	r1, r7
 8001aa6:	4451      	add	r1, sl
 8001aa8:	4459      	add	r1, fp
 8001aaa:	458a      	cmp	sl, r1
 8001aac:	d903      	bls.n	8001ab6 <__aeabi_dmul+0x252>
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	025b      	lsls	r3, r3, #9
 8001ab2:	469a      	mov	sl, r3
 8001ab4:	4450      	add	r0, sl
 8001ab6:	0c0b      	lsrs	r3, r1, #16
 8001ab8:	469a      	mov	sl, r3
 8001aba:	464b      	mov	r3, r9
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	0c1b      	lsrs	r3, r3, #16
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	003b      	movs	r3, r7
 8001ac4:	4363      	muls	r3, r4
 8001ac6:	0409      	lsls	r1, r1, #16
 8001ac8:	4645      	mov	r5, r8
 8001aca:	4449      	add	r1, r9
 8001acc:	4699      	mov	r9, r3
 8001ace:	4663      	mov	r3, ip
 8001ad0:	435c      	muls	r4, r3
 8001ad2:	436b      	muls	r3, r5
 8001ad4:	469c      	mov	ip, r3
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	0c1b      	lsrs	r3, r3, #16
 8001ada:	4698      	mov	r8, r3
 8001adc:	436f      	muls	r7, r5
 8001ade:	193f      	adds	r7, r7, r4
 8001ae0:	4447      	add	r7, r8
 8001ae2:	4450      	add	r0, sl
 8001ae4:	42bc      	cmp	r4, r7
 8001ae6:	d903      	bls.n	8001af0 <__aeabi_dmul+0x28c>
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	025b      	lsls	r3, r3, #9
 8001aec:	4698      	mov	r8, r3
 8001aee:	44c4      	add	ip, r8
 8001af0:	9b04      	ldr	r3, [sp, #16]
 8001af2:	9d00      	ldr	r5, [sp, #0]
 8001af4:	4698      	mov	r8, r3
 8001af6:	4445      	add	r5, r8
 8001af8:	42b5      	cmp	r5, r6
 8001afa:	41b6      	sbcs	r6, r6
 8001afc:	4273      	negs	r3, r6
 8001afe:	4698      	mov	r8, r3
 8001b00:	464b      	mov	r3, r9
 8001b02:	041e      	lsls	r6, r3, #16
 8001b04:	9b05      	ldr	r3, [sp, #20]
 8001b06:	043c      	lsls	r4, r7, #16
 8001b08:	4699      	mov	r9, r3
 8001b0a:	0c36      	lsrs	r6, r6, #16
 8001b0c:	19a4      	adds	r4, r4, r6
 8001b0e:	444c      	add	r4, r9
 8001b10:	46a1      	mov	r9, r4
 8001b12:	4683      	mov	fp, r0
 8001b14:	186e      	adds	r6, r5, r1
 8001b16:	44c1      	add	r9, r8
 8001b18:	428e      	cmp	r6, r1
 8001b1a:	4189      	sbcs	r1, r1
 8001b1c:	44cb      	add	fp, r9
 8001b1e:	465d      	mov	r5, fp
 8001b20:	4249      	negs	r1, r1
 8001b22:	186d      	adds	r5, r5, r1
 8001b24:	429c      	cmp	r4, r3
 8001b26:	41a4      	sbcs	r4, r4
 8001b28:	45c1      	cmp	r9, r8
 8001b2a:	419b      	sbcs	r3, r3
 8001b2c:	4583      	cmp	fp, r0
 8001b2e:	4180      	sbcs	r0, r0
 8001b30:	428d      	cmp	r5, r1
 8001b32:	4189      	sbcs	r1, r1
 8001b34:	425b      	negs	r3, r3
 8001b36:	4264      	negs	r4, r4
 8001b38:	431c      	orrs	r4, r3
 8001b3a:	4240      	negs	r0, r0
 8001b3c:	9b03      	ldr	r3, [sp, #12]
 8001b3e:	4249      	negs	r1, r1
 8001b40:	4301      	orrs	r1, r0
 8001b42:	0270      	lsls	r0, r6, #9
 8001b44:	0c3f      	lsrs	r7, r7, #16
 8001b46:	4318      	orrs	r0, r3
 8001b48:	19e4      	adds	r4, r4, r7
 8001b4a:	1e47      	subs	r7, r0, #1
 8001b4c:	41b8      	sbcs	r0, r7
 8001b4e:	1864      	adds	r4, r4, r1
 8001b50:	4464      	add	r4, ip
 8001b52:	0df6      	lsrs	r6, r6, #23
 8001b54:	0261      	lsls	r1, r4, #9
 8001b56:	4330      	orrs	r0, r6
 8001b58:	0dec      	lsrs	r4, r5, #23
 8001b5a:	026e      	lsls	r6, r5, #9
 8001b5c:	430c      	orrs	r4, r1
 8001b5e:	4330      	orrs	r0, r6
 8001b60:	01c9      	lsls	r1, r1, #7
 8001b62:	d400      	bmi.n	8001b66 <__aeabi_dmul+0x302>
 8001b64:	e0f1      	b.n	8001d4a <__aeabi_dmul+0x4e6>
 8001b66:	2101      	movs	r1, #1
 8001b68:	0843      	lsrs	r3, r0, #1
 8001b6a:	4001      	ands	r1, r0
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	07e0      	lsls	r0, r4, #31
 8001b70:	4318      	orrs	r0, r3
 8001b72:	0864      	lsrs	r4, r4, #1
 8001b74:	4915      	ldr	r1, [pc, #84]	; (8001bcc <__aeabi_dmul+0x368>)
 8001b76:	9b02      	ldr	r3, [sp, #8]
 8001b78:	468c      	mov	ip, r1
 8001b7a:	4463      	add	r3, ip
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	dc00      	bgt.n	8001b82 <__aeabi_dmul+0x31e>
 8001b80:	e097      	b.n	8001cb2 <__aeabi_dmul+0x44e>
 8001b82:	0741      	lsls	r1, r0, #29
 8001b84:	d009      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b86:	210f      	movs	r1, #15
 8001b88:	4001      	ands	r1, r0
 8001b8a:	2904      	cmp	r1, #4
 8001b8c:	d005      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b8e:	1d01      	adds	r1, r0, #4
 8001b90:	4281      	cmp	r1, r0
 8001b92:	4180      	sbcs	r0, r0
 8001b94:	4240      	negs	r0, r0
 8001b96:	1824      	adds	r4, r4, r0
 8001b98:	0008      	movs	r0, r1
 8001b9a:	01e1      	lsls	r1, r4, #7
 8001b9c:	d506      	bpl.n	8001bac <__aeabi_dmul+0x348>
 8001b9e:	2180      	movs	r1, #128	; 0x80
 8001ba0:	00c9      	lsls	r1, r1, #3
 8001ba2:	468c      	mov	ip, r1
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <__aeabi_dmul+0x36c>)
 8001ba6:	401c      	ands	r4, r3
 8001ba8:	9b02      	ldr	r3, [sp, #8]
 8001baa:	4463      	add	r3, ip
 8001bac:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <__aeabi_dmul+0x370>)
 8001bae:	428b      	cmp	r3, r1
 8001bb0:	dd00      	ble.n	8001bb4 <__aeabi_dmul+0x350>
 8001bb2:	e710      	b.n	80019d6 <__aeabi_dmul+0x172>
 8001bb4:	0761      	lsls	r1, r4, #29
 8001bb6:	08c5      	lsrs	r5, r0, #3
 8001bb8:	0264      	lsls	r4, r4, #9
 8001bba:	055b      	lsls	r3, r3, #21
 8001bbc:	430d      	orrs	r5, r1
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	0d5b      	lsrs	r3, r3, #21
 8001bc2:	e6c1      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001bc4:	000007ff 	.word	0x000007ff
 8001bc8:	fffffc01 	.word	0xfffffc01
 8001bcc:	000003ff 	.word	0x000003ff
 8001bd0:	feffffff 	.word	0xfeffffff
 8001bd4:	000007fe 	.word	0x000007fe
 8001bd8:	464b      	mov	r3, r9
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	d059      	beq.n	8001c92 <__aeabi_dmul+0x42e>
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dmul+0x380>
 8001be2:	e0a3      	b.n	8001d2c <__aeabi_dmul+0x4c8>
 8001be4:	0020      	movs	r0, r4
 8001be6:	f000 fdf9 	bl	80027dc <__clzsi2>
 8001bea:	0001      	movs	r1, r0
 8001bec:	0003      	movs	r3, r0
 8001bee:	390b      	subs	r1, #11
 8001bf0:	221d      	movs	r2, #29
 8001bf2:	1a52      	subs	r2, r2, r1
 8001bf4:	4649      	mov	r1, r9
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	40d1      	lsrs	r1, r2
 8001bfa:	464a      	mov	r2, r9
 8001bfc:	3808      	subs	r0, #8
 8001bfe:	4082      	lsls	r2, r0
 8001c00:	4084      	lsls	r4, r0
 8001c02:	0010      	movs	r0, r2
 8001c04:	430c      	orrs	r4, r1
 8001c06:	4a74      	ldr	r2, [pc, #464]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c08:	1aeb      	subs	r3, r5, r3
 8001c0a:	4694      	mov	ip, r2
 8001c0c:	4642      	mov	r2, r8
 8001c0e:	4463      	add	r3, ip
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	407a      	eors	r2, r7
 8001c16:	3301      	adds	r3, #1
 8001c18:	2100      	movs	r1, #0
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	2e0a      	cmp	r6, #10
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dmul+0x3c0>
 8001c22:	e667      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001c24:	e683      	b.n	800192e <__aeabi_dmul+0xca>
 8001c26:	465b      	mov	r3, fp
 8001c28:	4303      	orrs	r3, r0
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	d02a      	beq.n	8001c84 <__aeabi_dmul+0x420>
 8001c2e:	465b      	mov	r3, fp
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06d      	beq.n	8001d10 <__aeabi_dmul+0x4ac>
 8001c34:	4658      	mov	r0, fp
 8001c36:	f000 fdd1 	bl	80027dc <__clzsi2>
 8001c3a:	0001      	movs	r1, r0
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	390b      	subs	r1, #11
 8001c40:	221d      	movs	r2, #29
 8001c42:	1a52      	subs	r2, r2, r1
 8001c44:	0021      	movs	r1, r4
 8001c46:	0018      	movs	r0, r3
 8001c48:	465d      	mov	r5, fp
 8001c4a:	40d1      	lsrs	r1, r2
 8001c4c:	3808      	subs	r0, #8
 8001c4e:	4085      	lsls	r5, r0
 8001c50:	000a      	movs	r2, r1
 8001c52:	4084      	lsls	r4, r0
 8001c54:	432a      	orrs	r2, r5
 8001c56:	4693      	mov	fp, r2
 8001c58:	46a2      	mov	sl, r4
 8001c5a:	4d5f      	ldr	r5, [pc, #380]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	1aed      	subs	r5, r5, r3
 8001c60:	2300      	movs	r3, #0
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	e625      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c66:	465b      	mov	r3, fp
 8001c68:	4303      	orrs	r3, r0
 8001c6a:	469a      	mov	sl, r3
 8001c6c:	d105      	bne.n	8001c7a <__aeabi_dmul+0x416>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	469b      	mov	fp, r3
 8001c72:	3302      	adds	r3, #2
 8001c74:	2608      	movs	r6, #8
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	e61b      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	4682      	mov	sl, r0
 8001c7e:	260c      	movs	r6, #12
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	e616      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c84:	2300      	movs	r3, #0
 8001c86:	469b      	mov	fp, r3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	2604      	movs	r6, #4
 8001c8c:	2500      	movs	r5, #0
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	e60f      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c92:	4642      	mov	r2, r8
 8001c94:	3301      	adds	r3, #1
 8001c96:	9501      	str	r5, [sp, #4]
 8001c98:	431e      	orrs	r6, r3
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	407a      	eors	r2, r7
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	2e0a      	cmp	r6, #10
 8001cac:	dd00      	ble.n	8001cb0 <__aeabi_dmul+0x44c>
 8001cae:	e621      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001cb0:	e63d      	b.n	800192e <__aeabi_dmul+0xca>
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	1ac9      	subs	r1, r1, r3
 8001cb6:	2938      	cmp	r1, #56	; 0x38
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dmul+0x458>
 8001cba:	e642      	b.n	8001942 <__aeabi_dmul+0xde>
 8001cbc:	291f      	cmp	r1, #31
 8001cbe:	dd47      	ble.n	8001d50 <__aeabi_dmul+0x4ec>
 8001cc0:	261f      	movs	r6, #31
 8001cc2:	0025      	movs	r5, r4
 8001cc4:	4276      	negs	r6, r6
 8001cc6:	1af3      	subs	r3, r6, r3
 8001cc8:	40dd      	lsrs	r5, r3
 8001cca:	002b      	movs	r3, r5
 8001ccc:	2920      	cmp	r1, #32
 8001cce:	d005      	beq.n	8001cdc <__aeabi_dmul+0x478>
 8001cd0:	4942      	ldr	r1, [pc, #264]	; (8001ddc <__aeabi_dmul+0x578>)
 8001cd2:	9d02      	ldr	r5, [sp, #8]
 8001cd4:	468c      	mov	ip, r1
 8001cd6:	4465      	add	r5, ip
 8001cd8:	40ac      	lsls	r4, r5
 8001cda:	4320      	orrs	r0, r4
 8001cdc:	1e41      	subs	r1, r0, #1
 8001cde:	4188      	sbcs	r0, r1
 8001ce0:	4318      	orrs	r0, r3
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	001d      	movs	r5, r3
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	4005      	ands	r5, r0
 8001cea:	4203      	tst	r3, r0
 8001cec:	d04a      	beq.n	8001d84 <__aeabi_dmul+0x520>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	4003      	ands	r3, r0
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d042      	beq.n	8001d7e <__aeabi_dmul+0x51a>
 8001cf8:	1d03      	adds	r3, r0, #4
 8001cfa:	4283      	cmp	r3, r0
 8001cfc:	4180      	sbcs	r0, r0
 8001cfe:	4240      	negs	r0, r0
 8001d00:	1824      	adds	r4, r4, r0
 8001d02:	0018      	movs	r0, r3
 8001d04:	0223      	lsls	r3, r4, #8
 8001d06:	d53a      	bpl.n	8001d7e <__aeabi_dmul+0x51a>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	2400      	movs	r4, #0
 8001d0c:	2500      	movs	r5, #0
 8001d0e:	e61b      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d10:	f000 fd64 	bl	80027dc <__clzsi2>
 8001d14:	0001      	movs	r1, r0
 8001d16:	0003      	movs	r3, r0
 8001d18:	3115      	adds	r1, #21
 8001d1a:	3320      	adds	r3, #32
 8001d1c:	291c      	cmp	r1, #28
 8001d1e:	dd8f      	ble.n	8001c40 <__aeabi_dmul+0x3dc>
 8001d20:	3808      	subs	r0, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	4084      	lsls	r4, r0
 8001d26:	4692      	mov	sl, r2
 8001d28:	46a3      	mov	fp, r4
 8001d2a:	e796      	b.n	8001c5a <__aeabi_dmul+0x3f6>
 8001d2c:	f000 fd56 	bl	80027dc <__clzsi2>
 8001d30:	0001      	movs	r1, r0
 8001d32:	0003      	movs	r3, r0
 8001d34:	3115      	adds	r1, #21
 8001d36:	3320      	adds	r3, #32
 8001d38:	291c      	cmp	r1, #28
 8001d3a:	dc00      	bgt.n	8001d3e <__aeabi_dmul+0x4da>
 8001d3c:	e758      	b.n	8001bf0 <__aeabi_dmul+0x38c>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	464c      	mov	r4, r9
 8001d42:	3a08      	subs	r2, #8
 8001d44:	2000      	movs	r0, #0
 8001d46:	4094      	lsls	r4, r2
 8001d48:	e75d      	b.n	8001c06 <__aeabi_dmul+0x3a2>
 8001d4a:	9b01      	ldr	r3, [sp, #4]
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	e711      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <__aeabi_dmul+0x57c>)
 8001d52:	0026      	movs	r6, r4
 8001d54:	469c      	mov	ip, r3
 8001d56:	0003      	movs	r3, r0
 8001d58:	9d02      	ldr	r5, [sp, #8]
 8001d5a:	40cb      	lsrs	r3, r1
 8001d5c:	4465      	add	r5, ip
 8001d5e:	40ae      	lsls	r6, r5
 8001d60:	431e      	orrs	r6, r3
 8001d62:	0003      	movs	r3, r0
 8001d64:	40ab      	lsls	r3, r5
 8001d66:	1e58      	subs	r0, r3, #1
 8001d68:	4183      	sbcs	r3, r0
 8001d6a:	0030      	movs	r0, r6
 8001d6c:	4318      	orrs	r0, r3
 8001d6e:	40cc      	lsrs	r4, r1
 8001d70:	0743      	lsls	r3, r0, #29
 8001d72:	d0c7      	beq.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d74:	230f      	movs	r3, #15
 8001d76:	4003      	ands	r3, r0
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d1bd      	bne.n	8001cf8 <__aeabi_dmul+0x494>
 8001d7c:	e7c2      	b.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d7e:	0765      	lsls	r5, r4, #29
 8001d80:	0264      	lsls	r4, r4, #9
 8001d82:	0b24      	lsrs	r4, r4, #12
 8001d84:	08c0      	lsrs	r0, r0, #3
 8001d86:	2300      	movs	r3, #0
 8001d88:	4305      	orrs	r5, r0
 8001d8a:	e5dd      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d8c:	2500      	movs	r5, #0
 8001d8e:	2302      	movs	r3, #2
 8001d90:	2e0f      	cmp	r6, #15
 8001d92:	d10c      	bne.n	8001dae <__aeabi_dmul+0x54a>
 8001d94:	2480      	movs	r4, #128	; 0x80
 8001d96:	465b      	mov	r3, fp
 8001d98:	0324      	lsls	r4, r4, #12
 8001d9a:	4223      	tst	r3, r4
 8001d9c:	d00e      	beq.n	8001dbc <__aeabi_dmul+0x558>
 8001d9e:	4221      	tst	r1, r4
 8001da0:	d10c      	bne.n	8001dbc <__aeabi_dmul+0x558>
 8001da2:	430c      	orrs	r4, r1
 8001da4:	0324      	lsls	r4, r4, #12
 8001da6:	003a      	movs	r2, r7
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <__aeabi_dmul+0x580>)
 8001daa:	0b24      	lsrs	r4, r4, #12
 8001dac:	e5cc      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dae:	2e0b      	cmp	r6, #11
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dmul+0x550>
 8001db2:	e5a2      	b.n	80018fa <__aeabi_dmul+0x96>
 8001db4:	468b      	mov	fp, r1
 8001db6:	46aa      	mov	sl, r5
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	e5f7      	b.n	80019ac <__aeabi_dmul+0x148>
 8001dbc:	2480      	movs	r4, #128	; 0x80
 8001dbe:	465b      	mov	r3, fp
 8001dc0:	0324      	lsls	r4, r4, #12
 8001dc2:	431c      	orrs	r4, r3
 8001dc4:	0324      	lsls	r4, r4, #12
 8001dc6:	4642      	mov	r2, r8
 8001dc8:	4655      	mov	r5, sl
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <__aeabi_dmul+0x580>)
 8001dcc:	0b24      	lsrs	r4, r4, #12
 8001dce:	e5bb      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dd0:	464d      	mov	r5, r9
 8001dd2:	0021      	movs	r1, r4
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e7db      	b.n	8001d90 <__aeabi_dmul+0x52c>
 8001dd8:	fffffc0d 	.word	0xfffffc0d
 8001ddc:	0000043e 	.word	0x0000043e
 8001de0:	0000041e 	.word	0x0000041e
 8001de4:	000007ff 	.word	0x000007ff

08001de8 <__aeabi_dsub>:
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	4657      	mov	r7, sl
 8001dec:	464e      	mov	r6, r9
 8001dee:	4645      	mov	r5, r8
 8001df0:	46de      	mov	lr, fp
 8001df2:	b5e0      	push	{r5, r6, r7, lr}
 8001df4:	000d      	movs	r5, r1
 8001df6:	0004      	movs	r4, r0
 8001df8:	0019      	movs	r1, r3
 8001dfa:	0010      	movs	r0, r2
 8001dfc:	032b      	lsls	r3, r5, #12
 8001dfe:	0a5b      	lsrs	r3, r3, #9
 8001e00:	0f62      	lsrs	r2, r4, #29
 8001e02:	431a      	orrs	r2, r3
 8001e04:	00e3      	lsls	r3, r4, #3
 8001e06:	030c      	lsls	r4, r1, #12
 8001e08:	0a64      	lsrs	r4, r4, #9
 8001e0a:	0f47      	lsrs	r7, r0, #29
 8001e0c:	4327      	orrs	r7, r4
 8001e0e:	4cd0      	ldr	r4, [pc, #832]	; (8002150 <__aeabi_dsub+0x368>)
 8001e10:	006e      	lsls	r6, r5, #1
 8001e12:	4691      	mov	r9, r2
 8001e14:	b083      	sub	sp, #12
 8001e16:	004a      	lsls	r2, r1, #1
 8001e18:	00c0      	lsls	r0, r0, #3
 8001e1a:	4698      	mov	r8, r3
 8001e1c:	46a2      	mov	sl, r4
 8001e1e:	0d76      	lsrs	r6, r6, #21
 8001e20:	0fed      	lsrs	r5, r5, #31
 8001e22:	0d52      	lsrs	r2, r2, #21
 8001e24:	0fc9      	lsrs	r1, r1, #31
 8001e26:	9001      	str	r0, [sp, #4]
 8001e28:	42a2      	cmp	r2, r4
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dsub+0x46>
 8001e2c:	e0b9      	b.n	8001fa2 <__aeabi_dsub+0x1ba>
 8001e2e:	2401      	movs	r4, #1
 8001e30:	4061      	eors	r1, r4
 8001e32:	468b      	mov	fp, r1
 8001e34:	428d      	cmp	r5, r1
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x52>
 8001e38:	e08d      	b.n	8001f56 <__aeabi_dsub+0x16e>
 8001e3a:	1ab4      	subs	r4, r6, r2
 8001e3c:	46a4      	mov	ip, r4
 8001e3e:	2c00      	cmp	r4, #0
 8001e40:	dc00      	bgt.n	8001e44 <__aeabi_dsub+0x5c>
 8001e42:	e0b7      	b.n	8001fb4 <__aeabi_dsub+0x1cc>
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x62>
 8001e48:	e0cb      	b.n	8001fe2 <__aeabi_dsub+0x1fa>
 8001e4a:	4ac1      	ldr	r2, [pc, #772]	; (8002150 <__aeabi_dsub+0x368>)
 8001e4c:	4296      	cmp	r6, r2
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x6a>
 8001e50:	e186      	b.n	8002160 <__aeabi_dsub+0x378>
 8001e52:	2280      	movs	r2, #128	; 0x80
 8001e54:	0412      	lsls	r2, r2, #16
 8001e56:	4317      	orrs	r7, r2
 8001e58:	4662      	mov	r2, ip
 8001e5a:	2a38      	cmp	r2, #56	; 0x38
 8001e5c:	dd00      	ble.n	8001e60 <__aeabi_dsub+0x78>
 8001e5e:	e1a4      	b.n	80021aa <__aeabi_dsub+0x3c2>
 8001e60:	2a1f      	cmp	r2, #31
 8001e62:	dd00      	ble.n	8001e66 <__aeabi_dsub+0x7e>
 8001e64:	e21d      	b.n	80022a2 <__aeabi_dsub+0x4ba>
 8001e66:	4661      	mov	r1, ip
 8001e68:	2220      	movs	r2, #32
 8001e6a:	003c      	movs	r4, r7
 8001e6c:	1a52      	subs	r2, r2, r1
 8001e6e:	0001      	movs	r1, r0
 8001e70:	4090      	lsls	r0, r2
 8001e72:	4094      	lsls	r4, r2
 8001e74:	1e42      	subs	r2, r0, #1
 8001e76:	4190      	sbcs	r0, r2
 8001e78:	4662      	mov	r2, ip
 8001e7a:	46a0      	mov	r8, r4
 8001e7c:	4664      	mov	r4, ip
 8001e7e:	40d7      	lsrs	r7, r2
 8001e80:	464a      	mov	r2, r9
 8001e82:	40e1      	lsrs	r1, r4
 8001e84:	4644      	mov	r4, r8
 8001e86:	1bd2      	subs	r2, r2, r7
 8001e88:	4691      	mov	r9, r2
 8001e8a:	430c      	orrs	r4, r1
 8001e8c:	4304      	orrs	r4, r0
 8001e8e:	1b1c      	subs	r4, r3, r4
 8001e90:	42a3      	cmp	r3, r4
 8001e92:	4192      	sbcs	r2, r2
 8001e94:	464b      	mov	r3, r9
 8001e96:	4252      	negs	r2, r2
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4653      	mov	r3, sl
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	d400      	bmi.n	8001ea4 <__aeabi_dsub+0xbc>
 8001ea2:	e12b      	b.n	80020fc <__aeabi_dsub+0x314>
 8001ea4:	4653      	mov	r3, sl
 8001ea6:	025a      	lsls	r2, r3, #9
 8001ea8:	0a53      	lsrs	r3, r2, #9
 8001eaa:	469a      	mov	sl, r3
 8001eac:	4653      	mov	r3, sl
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0xcc>
 8001eb2:	e166      	b.n	8002182 <__aeabi_dsub+0x39a>
 8001eb4:	4650      	mov	r0, sl
 8001eb6:	f000 fc91 	bl	80027dc <__clzsi2>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	3b08      	subs	r3, #8
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	0020      	movs	r0, r4
 8001ec2:	1ad2      	subs	r2, r2, r3
 8001ec4:	4651      	mov	r1, sl
 8001ec6:	40d0      	lsrs	r0, r2
 8001ec8:	4099      	lsls	r1, r3
 8001eca:	0002      	movs	r2, r0
 8001ecc:	409c      	lsls	r4, r3
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	429e      	cmp	r6, r3
 8001ed2:	dd00      	ble.n	8001ed6 <__aeabi_dsub+0xee>
 8001ed4:	e164      	b.n	80021a0 <__aeabi_dsub+0x3b8>
 8001ed6:	1b9b      	subs	r3, r3, r6
 8001ed8:	1c59      	adds	r1, r3, #1
 8001eda:	291f      	cmp	r1, #31
 8001edc:	dd00      	ble.n	8001ee0 <__aeabi_dsub+0xf8>
 8001ede:	e0fe      	b.n	80020de <__aeabi_dsub+0x2f6>
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	0010      	movs	r0, r2
 8001ee4:	0026      	movs	r6, r4
 8001ee6:	1a5b      	subs	r3, r3, r1
 8001ee8:	409c      	lsls	r4, r3
 8001eea:	4098      	lsls	r0, r3
 8001eec:	40ce      	lsrs	r6, r1
 8001eee:	40ca      	lsrs	r2, r1
 8001ef0:	1e63      	subs	r3, r4, #1
 8001ef2:	419c      	sbcs	r4, r3
 8001ef4:	4330      	orrs	r0, r6
 8001ef6:	4692      	mov	sl, r2
 8001ef8:	2600      	movs	r6, #0
 8001efa:	4304      	orrs	r4, r0
 8001efc:	0763      	lsls	r3, r4, #29
 8001efe:	d009      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f00:	230f      	movs	r3, #15
 8001f02:	4023      	ands	r3, r4
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d005      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f08:	1d23      	adds	r3, r4, #4
 8001f0a:	42a3      	cmp	r3, r4
 8001f0c:	41a4      	sbcs	r4, r4
 8001f0e:	4264      	negs	r4, r4
 8001f10:	44a2      	add	sl, r4
 8001f12:	001c      	movs	r4, r3
 8001f14:	4653      	mov	r3, sl
 8001f16:	021b      	lsls	r3, r3, #8
 8001f18:	d400      	bmi.n	8001f1c <__aeabi_dsub+0x134>
 8001f1a:	e0f2      	b.n	8002102 <__aeabi_dsub+0x31a>
 8001f1c:	4b8c      	ldr	r3, [pc, #560]	; (8002150 <__aeabi_dsub+0x368>)
 8001f1e:	3601      	adds	r6, #1
 8001f20:	429e      	cmp	r6, r3
 8001f22:	d100      	bne.n	8001f26 <__aeabi_dsub+0x13e>
 8001f24:	e10f      	b.n	8002146 <__aeabi_dsub+0x35e>
 8001f26:	4653      	mov	r3, sl
 8001f28:	498a      	ldr	r1, [pc, #552]	; (8002154 <__aeabi_dsub+0x36c>)
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	0019      	movs	r1, r3
 8001f30:	075b      	lsls	r3, r3, #29
 8001f32:	4323      	orrs	r3, r4
 8001f34:	0572      	lsls	r2, r6, #21
 8001f36:	024c      	lsls	r4, r1, #9
 8001f38:	0b24      	lsrs	r4, r4, #12
 8001f3a:	0d52      	lsrs	r2, r2, #21
 8001f3c:	0512      	lsls	r2, r2, #20
 8001f3e:	4322      	orrs	r2, r4
 8001f40:	07ed      	lsls	r5, r5, #31
 8001f42:	432a      	orrs	r2, r5
 8001f44:	0018      	movs	r0, r3
 8001f46:	0011      	movs	r1, r2
 8001f48:	b003      	add	sp, #12
 8001f4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f4c:	46bb      	mov	fp, r7
 8001f4e:	46b2      	mov	sl, r6
 8001f50:	46a9      	mov	r9, r5
 8001f52:	46a0      	mov	r8, r4
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f56:	1ab4      	subs	r4, r6, r2
 8001f58:	46a4      	mov	ip, r4
 8001f5a:	2c00      	cmp	r4, #0
 8001f5c:	dd59      	ble.n	8002012 <__aeabi_dsub+0x22a>
 8001f5e:	2a00      	cmp	r2, #0
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x17c>
 8001f62:	e0b0      	b.n	80020c6 <__aeabi_dsub+0x2de>
 8001f64:	4556      	cmp	r6, sl
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x182>
 8001f68:	e0fa      	b.n	8002160 <__aeabi_dsub+0x378>
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	0412      	lsls	r2, r2, #16
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	4662      	mov	r2, ip
 8001f72:	2a38      	cmp	r2, #56	; 0x38
 8001f74:	dd00      	ble.n	8001f78 <__aeabi_dsub+0x190>
 8001f76:	e0d4      	b.n	8002122 <__aeabi_dsub+0x33a>
 8001f78:	2a1f      	cmp	r2, #31
 8001f7a:	dc00      	bgt.n	8001f7e <__aeabi_dsub+0x196>
 8001f7c:	e1c0      	b.n	8002300 <__aeabi_dsub+0x518>
 8001f7e:	0039      	movs	r1, r7
 8001f80:	3a20      	subs	r2, #32
 8001f82:	40d1      	lsrs	r1, r2
 8001f84:	4662      	mov	r2, ip
 8001f86:	2a20      	cmp	r2, #32
 8001f88:	d006      	beq.n	8001f98 <__aeabi_dsub+0x1b0>
 8001f8a:	4664      	mov	r4, ip
 8001f8c:	2240      	movs	r2, #64	; 0x40
 8001f8e:	1b12      	subs	r2, r2, r4
 8001f90:	003c      	movs	r4, r7
 8001f92:	4094      	lsls	r4, r2
 8001f94:	4304      	orrs	r4, r0
 8001f96:	9401      	str	r4, [sp, #4]
 8001f98:	9c01      	ldr	r4, [sp, #4]
 8001f9a:	1e62      	subs	r2, r4, #1
 8001f9c:	4194      	sbcs	r4, r2
 8001f9e:	430c      	orrs	r4, r1
 8001fa0:	e0c3      	b.n	800212a <__aeabi_dsub+0x342>
 8001fa2:	003c      	movs	r4, r7
 8001fa4:	4304      	orrs	r4, r0
 8001fa6:	d02b      	beq.n	8002000 <__aeabi_dsub+0x218>
 8001fa8:	468b      	mov	fp, r1
 8001faa:	428d      	cmp	r5, r1
 8001fac:	d02e      	beq.n	800200c <__aeabi_dsub+0x224>
 8001fae:	4c6a      	ldr	r4, [pc, #424]	; (8002158 <__aeabi_dsub+0x370>)
 8001fb0:	46a4      	mov	ip, r4
 8001fb2:	44b4      	add	ip, r6
 8001fb4:	4664      	mov	r4, ip
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d05f      	beq.n	800207a <__aeabi_dsub+0x292>
 8001fba:	1b94      	subs	r4, r2, r6
 8001fbc:	46a4      	mov	ip, r4
 8001fbe:	2e00      	cmp	r6, #0
 8001fc0:	d000      	beq.n	8001fc4 <__aeabi_dsub+0x1dc>
 8001fc2:	e120      	b.n	8002206 <__aeabi_dsub+0x41e>
 8001fc4:	464c      	mov	r4, r9
 8001fc6:	431c      	orrs	r4, r3
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x1e4>
 8001fca:	e1c7      	b.n	800235c <__aeabi_dsub+0x574>
 8001fcc:	4661      	mov	r1, ip
 8001fce:	1e4c      	subs	r4, r1, #1
 8001fd0:	2901      	cmp	r1, #1
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_dsub+0x1ee>
 8001fd4:	e223      	b.n	800241e <__aeabi_dsub+0x636>
 8001fd6:	4d5e      	ldr	r5, [pc, #376]	; (8002150 <__aeabi_dsub+0x368>)
 8001fd8:	45ac      	cmp	ip, r5
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x1f6>
 8001fdc:	e1d8      	b.n	8002390 <__aeabi_dsub+0x5a8>
 8001fde:	46a4      	mov	ip, r4
 8001fe0:	e11a      	b.n	8002218 <__aeabi_dsub+0x430>
 8001fe2:	003a      	movs	r2, r7
 8001fe4:	4302      	orrs	r2, r0
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x202>
 8001fe8:	e0e4      	b.n	80021b4 <__aeabi_dsub+0x3cc>
 8001fea:	0022      	movs	r2, r4
 8001fec:	3a01      	subs	r2, #1
 8001fee:	2c01      	cmp	r4, #1
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dsub+0x20c>
 8001ff2:	e1c3      	b.n	800237c <__aeabi_dsub+0x594>
 8001ff4:	4956      	ldr	r1, [pc, #344]	; (8002150 <__aeabi_dsub+0x368>)
 8001ff6:	428c      	cmp	r4, r1
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dsub+0x214>
 8001ffa:	e0b1      	b.n	8002160 <__aeabi_dsub+0x378>
 8001ffc:	4694      	mov	ip, r2
 8001ffe:	e72b      	b.n	8001e58 <__aeabi_dsub+0x70>
 8002000:	2401      	movs	r4, #1
 8002002:	4061      	eors	r1, r4
 8002004:	468b      	mov	fp, r1
 8002006:	428d      	cmp	r5, r1
 8002008:	d000      	beq.n	800200c <__aeabi_dsub+0x224>
 800200a:	e716      	b.n	8001e3a <__aeabi_dsub+0x52>
 800200c:	4952      	ldr	r1, [pc, #328]	; (8002158 <__aeabi_dsub+0x370>)
 800200e:	468c      	mov	ip, r1
 8002010:	44b4      	add	ip, r6
 8002012:	4664      	mov	r4, ip
 8002014:	2c00      	cmp	r4, #0
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x232>
 8002018:	e0d3      	b.n	80021c2 <__aeabi_dsub+0x3da>
 800201a:	1b91      	subs	r1, r2, r6
 800201c:	468c      	mov	ip, r1
 800201e:	2e00      	cmp	r6, #0
 8002020:	d100      	bne.n	8002024 <__aeabi_dsub+0x23c>
 8002022:	e15e      	b.n	80022e2 <__aeabi_dsub+0x4fa>
 8002024:	494a      	ldr	r1, [pc, #296]	; (8002150 <__aeabi_dsub+0x368>)
 8002026:	428a      	cmp	r2, r1
 8002028:	d100      	bne.n	800202c <__aeabi_dsub+0x244>
 800202a:	e1be      	b.n	80023aa <__aeabi_dsub+0x5c2>
 800202c:	2180      	movs	r1, #128	; 0x80
 800202e:	464c      	mov	r4, r9
 8002030:	0409      	lsls	r1, r1, #16
 8002032:	430c      	orrs	r4, r1
 8002034:	46a1      	mov	r9, r4
 8002036:	4661      	mov	r1, ip
 8002038:	2938      	cmp	r1, #56	; 0x38
 800203a:	dd00      	ble.n	800203e <__aeabi_dsub+0x256>
 800203c:	e1ba      	b.n	80023b4 <__aeabi_dsub+0x5cc>
 800203e:	291f      	cmp	r1, #31
 8002040:	dd00      	ble.n	8002044 <__aeabi_dsub+0x25c>
 8002042:	e227      	b.n	8002494 <__aeabi_dsub+0x6ac>
 8002044:	2420      	movs	r4, #32
 8002046:	1a64      	subs	r4, r4, r1
 8002048:	4649      	mov	r1, r9
 800204a:	40a1      	lsls	r1, r4
 800204c:	001e      	movs	r6, r3
 800204e:	4688      	mov	r8, r1
 8002050:	4661      	mov	r1, ip
 8002052:	40a3      	lsls	r3, r4
 8002054:	40ce      	lsrs	r6, r1
 8002056:	4641      	mov	r1, r8
 8002058:	1e5c      	subs	r4, r3, #1
 800205a:	41a3      	sbcs	r3, r4
 800205c:	4331      	orrs	r1, r6
 800205e:	4319      	orrs	r1, r3
 8002060:	000c      	movs	r4, r1
 8002062:	4663      	mov	r3, ip
 8002064:	4649      	mov	r1, r9
 8002066:	40d9      	lsrs	r1, r3
 8002068:	187f      	adds	r7, r7, r1
 800206a:	1824      	adds	r4, r4, r0
 800206c:	4284      	cmp	r4, r0
 800206e:	419b      	sbcs	r3, r3
 8002070:	425b      	negs	r3, r3
 8002072:	469a      	mov	sl, r3
 8002074:	0016      	movs	r6, r2
 8002076:	44ba      	add	sl, r7
 8002078:	e05d      	b.n	8002136 <__aeabi_dsub+0x34e>
 800207a:	4c38      	ldr	r4, [pc, #224]	; (800215c <__aeabi_dsub+0x374>)
 800207c:	1c72      	adds	r2, r6, #1
 800207e:	4222      	tst	r2, r4
 8002080:	d000      	beq.n	8002084 <__aeabi_dsub+0x29c>
 8002082:	e0df      	b.n	8002244 <__aeabi_dsub+0x45c>
 8002084:	464a      	mov	r2, r9
 8002086:	431a      	orrs	r2, r3
 8002088:	2e00      	cmp	r6, #0
 800208a:	d000      	beq.n	800208e <__aeabi_dsub+0x2a6>
 800208c:	e15c      	b.n	8002348 <__aeabi_dsub+0x560>
 800208e:	2a00      	cmp	r2, #0
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x2ac>
 8002092:	e1cf      	b.n	8002434 <__aeabi_dsub+0x64c>
 8002094:	003a      	movs	r2, r7
 8002096:	4302      	orrs	r2, r0
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x2b4>
 800209a:	e17f      	b.n	800239c <__aeabi_dsub+0x5b4>
 800209c:	1a1c      	subs	r4, r3, r0
 800209e:	464a      	mov	r2, r9
 80020a0:	42a3      	cmp	r3, r4
 80020a2:	4189      	sbcs	r1, r1
 80020a4:	1bd2      	subs	r2, r2, r7
 80020a6:	4249      	negs	r1, r1
 80020a8:	1a52      	subs	r2, r2, r1
 80020aa:	4692      	mov	sl, r2
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	d400      	bmi.n	80020b2 <__aeabi_dsub+0x2ca>
 80020b0:	e20a      	b.n	80024c8 <__aeabi_dsub+0x6e0>
 80020b2:	1ac4      	subs	r4, r0, r3
 80020b4:	42a0      	cmp	r0, r4
 80020b6:	4180      	sbcs	r0, r0
 80020b8:	464b      	mov	r3, r9
 80020ba:	4240      	negs	r0, r0
 80020bc:	1aff      	subs	r7, r7, r3
 80020be:	1a3b      	subs	r3, r7, r0
 80020c0:	469a      	mov	sl, r3
 80020c2:	465d      	mov	r5, fp
 80020c4:	e71a      	b.n	8001efc <__aeabi_dsub+0x114>
 80020c6:	003a      	movs	r2, r7
 80020c8:	4302      	orrs	r2, r0
 80020ca:	d073      	beq.n	80021b4 <__aeabi_dsub+0x3cc>
 80020cc:	0022      	movs	r2, r4
 80020ce:	3a01      	subs	r2, #1
 80020d0:	2c01      	cmp	r4, #1
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dsub+0x2ee>
 80020d4:	e0cb      	b.n	800226e <__aeabi_dsub+0x486>
 80020d6:	4554      	cmp	r4, sl
 80020d8:	d042      	beq.n	8002160 <__aeabi_dsub+0x378>
 80020da:	4694      	mov	ip, r2
 80020dc:	e748      	b.n	8001f70 <__aeabi_dsub+0x188>
 80020de:	0010      	movs	r0, r2
 80020e0:	3b1f      	subs	r3, #31
 80020e2:	40d8      	lsrs	r0, r3
 80020e4:	2920      	cmp	r1, #32
 80020e6:	d003      	beq.n	80020f0 <__aeabi_dsub+0x308>
 80020e8:	2340      	movs	r3, #64	; 0x40
 80020ea:	1a5b      	subs	r3, r3, r1
 80020ec:	409a      	lsls	r2, r3
 80020ee:	4314      	orrs	r4, r2
 80020f0:	1e63      	subs	r3, r4, #1
 80020f2:	419c      	sbcs	r4, r3
 80020f4:	2300      	movs	r3, #0
 80020f6:	2600      	movs	r6, #0
 80020f8:	469a      	mov	sl, r3
 80020fa:	4304      	orrs	r4, r0
 80020fc:	0763      	lsls	r3, r4, #29
 80020fe:	d000      	beq.n	8002102 <__aeabi_dsub+0x31a>
 8002100:	e6fe      	b.n	8001f00 <__aeabi_dsub+0x118>
 8002102:	4652      	mov	r2, sl
 8002104:	08e3      	lsrs	r3, r4, #3
 8002106:	0752      	lsls	r2, r2, #29
 8002108:	4313      	orrs	r3, r2
 800210a:	4652      	mov	r2, sl
 800210c:	46b4      	mov	ip, r6
 800210e:	08d2      	lsrs	r2, r2, #3
 8002110:	490f      	ldr	r1, [pc, #60]	; (8002150 <__aeabi_dsub+0x368>)
 8002112:	458c      	cmp	ip, r1
 8002114:	d02a      	beq.n	800216c <__aeabi_dsub+0x384>
 8002116:	0312      	lsls	r2, r2, #12
 8002118:	0b14      	lsrs	r4, r2, #12
 800211a:	4662      	mov	r2, ip
 800211c:	0552      	lsls	r2, r2, #21
 800211e:	0d52      	lsrs	r2, r2, #21
 8002120:	e70c      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002122:	003c      	movs	r4, r7
 8002124:	4304      	orrs	r4, r0
 8002126:	1e62      	subs	r2, r4, #1
 8002128:	4194      	sbcs	r4, r2
 800212a:	18e4      	adds	r4, r4, r3
 800212c:	429c      	cmp	r4, r3
 800212e:	4192      	sbcs	r2, r2
 8002130:	4252      	negs	r2, r2
 8002132:	444a      	add	r2, r9
 8002134:	4692      	mov	sl, r2
 8002136:	4653      	mov	r3, sl
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	d5df      	bpl.n	80020fc <__aeabi_dsub+0x314>
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <__aeabi_dsub+0x368>)
 800213e:	3601      	adds	r6, #1
 8002140:	429e      	cmp	r6, r3
 8002142:	d000      	beq.n	8002146 <__aeabi_dsub+0x35e>
 8002144:	e0a0      	b.n	8002288 <__aeabi_dsub+0x4a0>
 8002146:	0032      	movs	r2, r6
 8002148:	2400      	movs	r4, #0
 800214a:	2300      	movs	r3, #0
 800214c:	e6f6      	b.n	8001f3c <__aeabi_dsub+0x154>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	000007ff 	.word	0x000007ff
 8002154:	ff7fffff 	.word	0xff7fffff
 8002158:	fffff801 	.word	0xfffff801
 800215c:	000007fe 	.word	0x000007fe
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	464a      	mov	r2, r9
 8002164:	0752      	lsls	r2, r2, #29
 8002166:	4313      	orrs	r3, r2
 8002168:	464a      	mov	r2, r9
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	0019      	movs	r1, r3
 800216e:	4311      	orrs	r1, r2
 8002170:	d100      	bne.n	8002174 <__aeabi_dsub+0x38c>
 8002172:	e1b5      	b.n	80024e0 <__aeabi_dsub+0x6f8>
 8002174:	2480      	movs	r4, #128	; 0x80
 8002176:	0324      	lsls	r4, r4, #12
 8002178:	4314      	orrs	r4, r2
 800217a:	0324      	lsls	r4, r4, #12
 800217c:	4ad5      	ldr	r2, [pc, #852]	; (80024d4 <__aeabi_dsub+0x6ec>)
 800217e:	0b24      	lsrs	r4, r4, #12
 8002180:	e6dc      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002182:	0020      	movs	r0, r4
 8002184:	f000 fb2a 	bl	80027dc <__clzsi2>
 8002188:	0003      	movs	r3, r0
 800218a:	3318      	adds	r3, #24
 800218c:	2b1f      	cmp	r3, #31
 800218e:	dc00      	bgt.n	8002192 <__aeabi_dsub+0x3aa>
 8002190:	e695      	b.n	8001ebe <__aeabi_dsub+0xd6>
 8002192:	0022      	movs	r2, r4
 8002194:	3808      	subs	r0, #8
 8002196:	4082      	lsls	r2, r0
 8002198:	2400      	movs	r4, #0
 800219a:	429e      	cmp	r6, r3
 800219c:	dc00      	bgt.n	80021a0 <__aeabi_dsub+0x3b8>
 800219e:	e69a      	b.n	8001ed6 <__aeabi_dsub+0xee>
 80021a0:	1af6      	subs	r6, r6, r3
 80021a2:	4bcd      	ldr	r3, [pc, #820]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021a4:	401a      	ands	r2, r3
 80021a6:	4692      	mov	sl, r2
 80021a8:	e6a8      	b.n	8001efc <__aeabi_dsub+0x114>
 80021aa:	003c      	movs	r4, r7
 80021ac:	4304      	orrs	r4, r0
 80021ae:	1e62      	subs	r2, r4, #1
 80021b0:	4194      	sbcs	r4, r2
 80021b2:	e66c      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80021b4:	464a      	mov	r2, r9
 80021b6:	08db      	lsrs	r3, r3, #3
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	4313      	orrs	r3, r2
 80021bc:	464a      	mov	r2, r9
 80021be:	08d2      	lsrs	r2, r2, #3
 80021c0:	e7a6      	b.n	8002110 <__aeabi_dsub+0x328>
 80021c2:	4cc6      	ldr	r4, [pc, #792]	; (80024dc <__aeabi_dsub+0x6f4>)
 80021c4:	1c72      	adds	r2, r6, #1
 80021c6:	4222      	tst	r2, r4
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x3e4>
 80021ca:	e0ac      	b.n	8002326 <__aeabi_dsub+0x53e>
 80021cc:	464a      	mov	r2, r9
 80021ce:	431a      	orrs	r2, r3
 80021d0:	2e00      	cmp	r6, #0
 80021d2:	d000      	beq.n	80021d6 <__aeabi_dsub+0x3ee>
 80021d4:	e105      	b.n	80023e2 <__aeabi_dsub+0x5fa>
 80021d6:	2a00      	cmp	r2, #0
 80021d8:	d100      	bne.n	80021dc <__aeabi_dsub+0x3f4>
 80021da:	e156      	b.n	800248a <__aeabi_dsub+0x6a2>
 80021dc:	003a      	movs	r2, r7
 80021de:	4302      	orrs	r2, r0
 80021e0:	d100      	bne.n	80021e4 <__aeabi_dsub+0x3fc>
 80021e2:	e0db      	b.n	800239c <__aeabi_dsub+0x5b4>
 80021e4:	181c      	adds	r4, r3, r0
 80021e6:	429c      	cmp	r4, r3
 80021e8:	419b      	sbcs	r3, r3
 80021ea:	444f      	add	r7, r9
 80021ec:	46ba      	mov	sl, r7
 80021ee:	425b      	negs	r3, r3
 80021f0:	449a      	add	sl, r3
 80021f2:	4653      	mov	r3, sl
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	d400      	bmi.n	80021fa <__aeabi_dsub+0x412>
 80021f8:	e780      	b.n	80020fc <__aeabi_dsub+0x314>
 80021fa:	4652      	mov	r2, sl
 80021fc:	4bb6      	ldr	r3, [pc, #728]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021fe:	2601      	movs	r6, #1
 8002200:	401a      	ands	r2, r3
 8002202:	4692      	mov	sl, r2
 8002204:	e77a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002206:	4cb3      	ldr	r4, [pc, #716]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002208:	42a2      	cmp	r2, r4
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x426>
 800220c:	e0c0      	b.n	8002390 <__aeabi_dsub+0x5a8>
 800220e:	2480      	movs	r4, #128	; 0x80
 8002210:	464d      	mov	r5, r9
 8002212:	0424      	lsls	r4, r4, #16
 8002214:	4325      	orrs	r5, r4
 8002216:	46a9      	mov	r9, r5
 8002218:	4664      	mov	r4, ip
 800221a:	2c38      	cmp	r4, #56	; 0x38
 800221c:	dc53      	bgt.n	80022c6 <__aeabi_dsub+0x4de>
 800221e:	4661      	mov	r1, ip
 8002220:	2c1f      	cmp	r4, #31
 8002222:	dd00      	ble.n	8002226 <__aeabi_dsub+0x43e>
 8002224:	e0cd      	b.n	80023c2 <__aeabi_dsub+0x5da>
 8002226:	2520      	movs	r5, #32
 8002228:	001e      	movs	r6, r3
 800222a:	1b2d      	subs	r5, r5, r4
 800222c:	464c      	mov	r4, r9
 800222e:	40ab      	lsls	r3, r5
 8002230:	40ac      	lsls	r4, r5
 8002232:	40ce      	lsrs	r6, r1
 8002234:	1e5d      	subs	r5, r3, #1
 8002236:	41ab      	sbcs	r3, r5
 8002238:	4334      	orrs	r4, r6
 800223a:	4323      	orrs	r3, r4
 800223c:	464c      	mov	r4, r9
 800223e:	40cc      	lsrs	r4, r1
 8002240:	1b3f      	subs	r7, r7, r4
 8002242:	e045      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 8002244:	464a      	mov	r2, r9
 8002246:	1a1c      	subs	r4, r3, r0
 8002248:	1bd1      	subs	r1, r2, r7
 800224a:	42a3      	cmp	r3, r4
 800224c:	4192      	sbcs	r2, r2
 800224e:	4252      	negs	r2, r2
 8002250:	4692      	mov	sl, r2
 8002252:	000a      	movs	r2, r1
 8002254:	4651      	mov	r1, sl
 8002256:	1a52      	subs	r2, r2, r1
 8002258:	4692      	mov	sl, r2
 800225a:	0212      	lsls	r2, r2, #8
 800225c:	d500      	bpl.n	8002260 <__aeabi_dsub+0x478>
 800225e:	e083      	b.n	8002368 <__aeabi_dsub+0x580>
 8002260:	4653      	mov	r3, sl
 8002262:	4323      	orrs	r3, r4
 8002264:	d000      	beq.n	8002268 <__aeabi_dsub+0x480>
 8002266:	e621      	b.n	8001eac <__aeabi_dsub+0xc4>
 8002268:	2200      	movs	r2, #0
 800226a:	2500      	movs	r5, #0
 800226c:	e753      	b.n	8002116 <__aeabi_dsub+0x32e>
 800226e:	181c      	adds	r4, r3, r0
 8002270:	429c      	cmp	r4, r3
 8002272:	419b      	sbcs	r3, r3
 8002274:	444f      	add	r7, r9
 8002276:	46ba      	mov	sl, r7
 8002278:	425b      	negs	r3, r3
 800227a:	449a      	add	sl, r3
 800227c:	4653      	mov	r3, sl
 800227e:	2601      	movs	r6, #1
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	d400      	bmi.n	8002286 <__aeabi_dsub+0x49e>
 8002284:	e73a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002286:	2602      	movs	r6, #2
 8002288:	4652      	mov	r2, sl
 800228a:	4b93      	ldr	r3, [pc, #588]	; (80024d8 <__aeabi_dsub+0x6f0>)
 800228c:	2101      	movs	r1, #1
 800228e:	401a      	ands	r2, r3
 8002290:	0013      	movs	r3, r2
 8002292:	4021      	ands	r1, r4
 8002294:	0862      	lsrs	r2, r4, #1
 8002296:	430a      	orrs	r2, r1
 8002298:	07dc      	lsls	r4, r3, #31
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	469a      	mov	sl, r3
 800229e:	4314      	orrs	r4, r2
 80022a0:	e62c      	b.n	8001efc <__aeabi_dsub+0x114>
 80022a2:	0039      	movs	r1, r7
 80022a4:	3a20      	subs	r2, #32
 80022a6:	40d1      	lsrs	r1, r2
 80022a8:	4662      	mov	r2, ip
 80022aa:	2a20      	cmp	r2, #32
 80022ac:	d006      	beq.n	80022bc <__aeabi_dsub+0x4d4>
 80022ae:	4664      	mov	r4, ip
 80022b0:	2240      	movs	r2, #64	; 0x40
 80022b2:	1b12      	subs	r2, r2, r4
 80022b4:	003c      	movs	r4, r7
 80022b6:	4094      	lsls	r4, r2
 80022b8:	4304      	orrs	r4, r0
 80022ba:	9401      	str	r4, [sp, #4]
 80022bc:	9c01      	ldr	r4, [sp, #4]
 80022be:	1e62      	subs	r2, r4, #1
 80022c0:	4194      	sbcs	r4, r2
 80022c2:	430c      	orrs	r4, r1
 80022c4:	e5e3      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80022c6:	4649      	mov	r1, r9
 80022c8:	4319      	orrs	r1, r3
 80022ca:	000b      	movs	r3, r1
 80022cc:	1e5c      	subs	r4, r3, #1
 80022ce:	41a3      	sbcs	r3, r4
 80022d0:	1ac4      	subs	r4, r0, r3
 80022d2:	42a0      	cmp	r0, r4
 80022d4:	419b      	sbcs	r3, r3
 80022d6:	425b      	negs	r3, r3
 80022d8:	1afb      	subs	r3, r7, r3
 80022da:	469a      	mov	sl, r3
 80022dc:	465d      	mov	r5, fp
 80022de:	0016      	movs	r6, r2
 80022e0:	e5dc      	b.n	8001e9c <__aeabi_dsub+0xb4>
 80022e2:	4649      	mov	r1, r9
 80022e4:	4319      	orrs	r1, r3
 80022e6:	d100      	bne.n	80022ea <__aeabi_dsub+0x502>
 80022e8:	e0ae      	b.n	8002448 <__aeabi_dsub+0x660>
 80022ea:	4661      	mov	r1, ip
 80022ec:	4664      	mov	r4, ip
 80022ee:	3901      	subs	r1, #1
 80022f0:	2c01      	cmp	r4, #1
 80022f2:	d100      	bne.n	80022f6 <__aeabi_dsub+0x50e>
 80022f4:	e0e0      	b.n	80024b8 <__aeabi_dsub+0x6d0>
 80022f6:	4c77      	ldr	r4, [pc, #476]	; (80024d4 <__aeabi_dsub+0x6ec>)
 80022f8:	45a4      	cmp	ip, r4
 80022fa:	d056      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80022fc:	468c      	mov	ip, r1
 80022fe:	e69a      	b.n	8002036 <__aeabi_dsub+0x24e>
 8002300:	4661      	mov	r1, ip
 8002302:	2220      	movs	r2, #32
 8002304:	003c      	movs	r4, r7
 8002306:	1a52      	subs	r2, r2, r1
 8002308:	4094      	lsls	r4, r2
 800230a:	0001      	movs	r1, r0
 800230c:	4090      	lsls	r0, r2
 800230e:	46a0      	mov	r8, r4
 8002310:	4664      	mov	r4, ip
 8002312:	1e42      	subs	r2, r0, #1
 8002314:	4190      	sbcs	r0, r2
 8002316:	4662      	mov	r2, ip
 8002318:	40e1      	lsrs	r1, r4
 800231a:	4644      	mov	r4, r8
 800231c:	40d7      	lsrs	r7, r2
 800231e:	430c      	orrs	r4, r1
 8002320:	4304      	orrs	r4, r0
 8002322:	44b9      	add	r9, r7
 8002324:	e701      	b.n	800212a <__aeabi_dsub+0x342>
 8002326:	496b      	ldr	r1, [pc, #428]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002328:	428a      	cmp	r2, r1
 800232a:	d100      	bne.n	800232e <__aeabi_dsub+0x546>
 800232c:	e70c      	b.n	8002148 <__aeabi_dsub+0x360>
 800232e:	1818      	adds	r0, r3, r0
 8002330:	4298      	cmp	r0, r3
 8002332:	419b      	sbcs	r3, r3
 8002334:	444f      	add	r7, r9
 8002336:	425b      	negs	r3, r3
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	07dc      	lsls	r4, r3, #31
 800233c:	0840      	lsrs	r0, r0, #1
 800233e:	085b      	lsrs	r3, r3, #1
 8002340:	469a      	mov	sl, r3
 8002342:	0016      	movs	r6, r2
 8002344:	4304      	orrs	r4, r0
 8002346:	e6d9      	b.n	80020fc <__aeabi_dsub+0x314>
 8002348:	2a00      	cmp	r2, #0
 800234a:	d000      	beq.n	800234e <__aeabi_dsub+0x566>
 800234c:	e081      	b.n	8002452 <__aeabi_dsub+0x66a>
 800234e:	003b      	movs	r3, r7
 8002350:	4303      	orrs	r3, r0
 8002352:	d11d      	bne.n	8002390 <__aeabi_dsub+0x5a8>
 8002354:	2280      	movs	r2, #128	; 0x80
 8002356:	2500      	movs	r5, #0
 8002358:	0312      	lsls	r2, r2, #12
 800235a:	e70b      	b.n	8002174 <__aeabi_dsub+0x38c>
 800235c:	08c0      	lsrs	r0, r0, #3
 800235e:	077b      	lsls	r3, r7, #29
 8002360:	465d      	mov	r5, fp
 8002362:	4303      	orrs	r3, r0
 8002364:	08fa      	lsrs	r2, r7, #3
 8002366:	e6d3      	b.n	8002110 <__aeabi_dsub+0x328>
 8002368:	1ac4      	subs	r4, r0, r3
 800236a:	42a0      	cmp	r0, r4
 800236c:	4180      	sbcs	r0, r0
 800236e:	464b      	mov	r3, r9
 8002370:	4240      	negs	r0, r0
 8002372:	1aff      	subs	r7, r7, r3
 8002374:	1a3b      	subs	r3, r7, r0
 8002376:	469a      	mov	sl, r3
 8002378:	465d      	mov	r5, fp
 800237a:	e597      	b.n	8001eac <__aeabi_dsub+0xc4>
 800237c:	1a1c      	subs	r4, r3, r0
 800237e:	464a      	mov	r2, r9
 8002380:	42a3      	cmp	r3, r4
 8002382:	419b      	sbcs	r3, r3
 8002384:	1bd7      	subs	r7, r2, r7
 8002386:	425b      	negs	r3, r3
 8002388:	1afb      	subs	r3, r7, r3
 800238a:	469a      	mov	sl, r3
 800238c:	2601      	movs	r6, #1
 800238e:	e585      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002390:	08c0      	lsrs	r0, r0, #3
 8002392:	077b      	lsls	r3, r7, #29
 8002394:	465d      	mov	r5, fp
 8002396:	4303      	orrs	r3, r0
 8002398:	08fa      	lsrs	r2, r7, #3
 800239a:	e6e7      	b.n	800216c <__aeabi_dsub+0x384>
 800239c:	464a      	mov	r2, r9
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	0752      	lsls	r2, r2, #29
 80023a2:	4313      	orrs	r3, r2
 80023a4:	464a      	mov	r2, r9
 80023a6:	08d2      	lsrs	r2, r2, #3
 80023a8:	e6b5      	b.n	8002116 <__aeabi_dsub+0x32e>
 80023aa:	08c0      	lsrs	r0, r0, #3
 80023ac:	077b      	lsls	r3, r7, #29
 80023ae:	4303      	orrs	r3, r0
 80023b0:	08fa      	lsrs	r2, r7, #3
 80023b2:	e6db      	b.n	800216c <__aeabi_dsub+0x384>
 80023b4:	4649      	mov	r1, r9
 80023b6:	4319      	orrs	r1, r3
 80023b8:	000b      	movs	r3, r1
 80023ba:	1e59      	subs	r1, r3, #1
 80023bc:	418b      	sbcs	r3, r1
 80023be:	001c      	movs	r4, r3
 80023c0:	e653      	b.n	800206a <__aeabi_dsub+0x282>
 80023c2:	464d      	mov	r5, r9
 80023c4:	3c20      	subs	r4, #32
 80023c6:	40e5      	lsrs	r5, r4
 80023c8:	2920      	cmp	r1, #32
 80023ca:	d005      	beq.n	80023d8 <__aeabi_dsub+0x5f0>
 80023cc:	2440      	movs	r4, #64	; 0x40
 80023ce:	1a64      	subs	r4, r4, r1
 80023d0:	4649      	mov	r1, r9
 80023d2:	40a1      	lsls	r1, r4
 80023d4:	430b      	orrs	r3, r1
 80023d6:	4698      	mov	r8, r3
 80023d8:	4643      	mov	r3, r8
 80023da:	1e5c      	subs	r4, r3, #1
 80023dc:	41a3      	sbcs	r3, r4
 80023de:	432b      	orrs	r3, r5
 80023e0:	e776      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d0e1      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80023e6:	003a      	movs	r2, r7
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4302      	orrs	r2, r0
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x608>
 80023ee:	e6b8      	b.n	8002162 <__aeabi_dsub+0x37a>
 80023f0:	464a      	mov	r2, r9
 80023f2:	0752      	lsls	r2, r2, #29
 80023f4:	2480      	movs	r4, #128	; 0x80
 80023f6:	4313      	orrs	r3, r2
 80023f8:	464a      	mov	r2, r9
 80023fa:	0324      	lsls	r4, r4, #12
 80023fc:	08d2      	lsrs	r2, r2, #3
 80023fe:	4222      	tst	r2, r4
 8002400:	d007      	beq.n	8002412 <__aeabi_dsub+0x62a>
 8002402:	08fe      	lsrs	r6, r7, #3
 8002404:	4226      	tst	r6, r4
 8002406:	d104      	bne.n	8002412 <__aeabi_dsub+0x62a>
 8002408:	465d      	mov	r5, fp
 800240a:	0032      	movs	r2, r6
 800240c:	08c3      	lsrs	r3, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	433b      	orrs	r3, r7
 8002412:	0f59      	lsrs	r1, r3, #29
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	0749      	lsls	r1, r1, #29
 8002418:	08db      	lsrs	r3, r3, #3
 800241a:	430b      	orrs	r3, r1
 800241c:	e6a6      	b.n	800216c <__aeabi_dsub+0x384>
 800241e:	1ac4      	subs	r4, r0, r3
 8002420:	42a0      	cmp	r0, r4
 8002422:	4180      	sbcs	r0, r0
 8002424:	464b      	mov	r3, r9
 8002426:	4240      	negs	r0, r0
 8002428:	1aff      	subs	r7, r7, r3
 800242a:	1a3b      	subs	r3, r7, r0
 800242c:	469a      	mov	sl, r3
 800242e:	465d      	mov	r5, fp
 8002430:	2601      	movs	r6, #1
 8002432:	e533      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002434:	003b      	movs	r3, r7
 8002436:	4303      	orrs	r3, r0
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x654>
 800243a:	e715      	b.n	8002268 <__aeabi_dsub+0x480>
 800243c:	08c0      	lsrs	r0, r0, #3
 800243e:	077b      	lsls	r3, r7, #29
 8002440:	465d      	mov	r5, fp
 8002442:	4303      	orrs	r3, r0
 8002444:	08fa      	lsrs	r2, r7, #3
 8002446:	e666      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002448:	08c0      	lsrs	r0, r0, #3
 800244a:	077b      	lsls	r3, r7, #29
 800244c:	4303      	orrs	r3, r0
 800244e:	08fa      	lsrs	r2, r7, #3
 8002450:	e65e      	b.n	8002110 <__aeabi_dsub+0x328>
 8002452:	003a      	movs	r2, r7
 8002454:	08db      	lsrs	r3, r3, #3
 8002456:	4302      	orrs	r2, r0
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x674>
 800245a:	e682      	b.n	8002162 <__aeabi_dsub+0x37a>
 800245c:	464a      	mov	r2, r9
 800245e:	0752      	lsls	r2, r2, #29
 8002460:	2480      	movs	r4, #128	; 0x80
 8002462:	4313      	orrs	r3, r2
 8002464:	464a      	mov	r2, r9
 8002466:	0324      	lsls	r4, r4, #12
 8002468:	08d2      	lsrs	r2, r2, #3
 800246a:	4222      	tst	r2, r4
 800246c:	d007      	beq.n	800247e <__aeabi_dsub+0x696>
 800246e:	08fe      	lsrs	r6, r7, #3
 8002470:	4226      	tst	r6, r4
 8002472:	d104      	bne.n	800247e <__aeabi_dsub+0x696>
 8002474:	465d      	mov	r5, fp
 8002476:	0032      	movs	r2, r6
 8002478:	08c3      	lsrs	r3, r0, #3
 800247a:	077f      	lsls	r7, r7, #29
 800247c:	433b      	orrs	r3, r7
 800247e:	0f59      	lsrs	r1, r3, #29
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	08db      	lsrs	r3, r3, #3
 8002484:	0749      	lsls	r1, r1, #29
 8002486:	430b      	orrs	r3, r1
 8002488:	e670      	b.n	800216c <__aeabi_dsub+0x384>
 800248a:	08c0      	lsrs	r0, r0, #3
 800248c:	077b      	lsls	r3, r7, #29
 800248e:	4303      	orrs	r3, r0
 8002490:	08fa      	lsrs	r2, r7, #3
 8002492:	e640      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002494:	464c      	mov	r4, r9
 8002496:	3920      	subs	r1, #32
 8002498:	40cc      	lsrs	r4, r1
 800249a:	4661      	mov	r1, ip
 800249c:	2920      	cmp	r1, #32
 800249e:	d006      	beq.n	80024ae <__aeabi_dsub+0x6c6>
 80024a0:	4666      	mov	r6, ip
 80024a2:	2140      	movs	r1, #64	; 0x40
 80024a4:	1b89      	subs	r1, r1, r6
 80024a6:	464e      	mov	r6, r9
 80024a8:	408e      	lsls	r6, r1
 80024aa:	4333      	orrs	r3, r6
 80024ac:	4698      	mov	r8, r3
 80024ae:	4643      	mov	r3, r8
 80024b0:	1e59      	subs	r1, r3, #1
 80024b2:	418b      	sbcs	r3, r1
 80024b4:	431c      	orrs	r4, r3
 80024b6:	e5d8      	b.n	800206a <__aeabi_dsub+0x282>
 80024b8:	181c      	adds	r4, r3, r0
 80024ba:	4284      	cmp	r4, r0
 80024bc:	4180      	sbcs	r0, r0
 80024be:	444f      	add	r7, r9
 80024c0:	46ba      	mov	sl, r7
 80024c2:	4240      	negs	r0, r0
 80024c4:	4482      	add	sl, r0
 80024c6:	e6d9      	b.n	800227c <__aeabi_dsub+0x494>
 80024c8:	4653      	mov	r3, sl
 80024ca:	4323      	orrs	r3, r4
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x6e8>
 80024ce:	e6cb      	b.n	8002268 <__aeabi_dsub+0x480>
 80024d0:	e614      	b.n	80020fc <__aeabi_dsub+0x314>
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	000007ff 	.word	0x000007ff
 80024d8:	ff7fffff 	.word	0xff7fffff
 80024dc:	000007fe 	.word	0x000007fe
 80024e0:	2300      	movs	r3, #0
 80024e2:	4a01      	ldr	r2, [pc, #4]	; (80024e8 <__aeabi_dsub+0x700>)
 80024e4:	001c      	movs	r4, r3
 80024e6:	e529      	b.n	8001f3c <__aeabi_dsub+0x154>
 80024e8:	000007ff 	.word	0x000007ff

080024ec <__aeabi_dcmpun>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0005      	movs	r5, r0
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <__aeabi_dcmpun+0x38>)
 80024f2:	031c      	lsls	r4, r3, #12
 80024f4:	0016      	movs	r6, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	030a      	lsls	r2, r1, #12
 80024fa:	0049      	lsls	r1, r1, #1
 80024fc:	0b12      	lsrs	r2, r2, #12
 80024fe:	0d49      	lsrs	r1, r1, #21
 8002500:	0b24      	lsrs	r4, r4, #12
 8002502:	0d5b      	lsrs	r3, r3, #21
 8002504:	4281      	cmp	r1, r0
 8002506:	d008      	beq.n	800251a <__aeabi_dcmpun+0x2e>
 8002508:	4a06      	ldr	r2, [pc, #24]	; (8002524 <__aeabi_dcmpun+0x38>)
 800250a:	2000      	movs	r0, #0
 800250c:	4293      	cmp	r3, r2
 800250e:	d103      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002510:	0020      	movs	r0, r4
 8002512:	4330      	orrs	r0, r6
 8002514:	1e43      	subs	r3, r0, #1
 8002516:	4198      	sbcs	r0, r3
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	2001      	movs	r0, #1
 800251c:	432a      	orrs	r2, r5
 800251e:	d1fb      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002520:	e7f2      	b.n	8002508 <__aeabi_dcmpun+0x1c>
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	000007ff 	.word	0x000007ff

08002528 <__aeabi_d2iz>:
 8002528:	000a      	movs	r2, r1
 800252a:	b530      	push	{r4, r5, lr}
 800252c:	4c13      	ldr	r4, [pc, #76]	; (800257c <__aeabi_d2iz+0x54>)
 800252e:	0053      	lsls	r3, r2, #1
 8002530:	0309      	lsls	r1, r1, #12
 8002532:	0005      	movs	r5, r0
 8002534:	0b09      	lsrs	r1, r1, #12
 8002536:	2000      	movs	r0, #0
 8002538:	0d5b      	lsrs	r3, r3, #21
 800253a:	0fd2      	lsrs	r2, r2, #31
 800253c:	42a3      	cmp	r3, r4
 800253e:	dd04      	ble.n	800254a <__aeabi_d2iz+0x22>
 8002540:	480f      	ldr	r0, [pc, #60]	; (8002580 <__aeabi_d2iz+0x58>)
 8002542:	4283      	cmp	r3, r0
 8002544:	dd02      	ble.n	800254c <__aeabi_d2iz+0x24>
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <__aeabi_d2iz+0x5c>)
 8002548:	18d0      	adds	r0, r2, r3
 800254a:	bd30      	pop	{r4, r5, pc}
 800254c:	2080      	movs	r0, #128	; 0x80
 800254e:	0340      	lsls	r0, r0, #13
 8002550:	4301      	orrs	r1, r0
 8002552:	480d      	ldr	r0, [pc, #52]	; (8002588 <__aeabi_d2iz+0x60>)
 8002554:	1ac0      	subs	r0, r0, r3
 8002556:	281f      	cmp	r0, #31
 8002558:	dd08      	ble.n	800256c <__aeabi_d2iz+0x44>
 800255a:	480c      	ldr	r0, [pc, #48]	; (800258c <__aeabi_d2iz+0x64>)
 800255c:	1ac3      	subs	r3, r0, r3
 800255e:	40d9      	lsrs	r1, r3
 8002560:	000b      	movs	r3, r1
 8002562:	4258      	negs	r0, r3
 8002564:	2a00      	cmp	r2, #0
 8002566:	d1f0      	bne.n	800254a <__aeabi_d2iz+0x22>
 8002568:	0018      	movs	r0, r3
 800256a:	e7ee      	b.n	800254a <__aeabi_d2iz+0x22>
 800256c:	4c08      	ldr	r4, [pc, #32]	; (8002590 <__aeabi_d2iz+0x68>)
 800256e:	40c5      	lsrs	r5, r0
 8002570:	46a4      	mov	ip, r4
 8002572:	4463      	add	r3, ip
 8002574:	4099      	lsls	r1, r3
 8002576:	000b      	movs	r3, r1
 8002578:	432b      	orrs	r3, r5
 800257a:	e7f2      	b.n	8002562 <__aeabi_d2iz+0x3a>
 800257c:	000003fe 	.word	0x000003fe
 8002580:	0000041d 	.word	0x0000041d
 8002584:	7fffffff 	.word	0x7fffffff
 8002588:	00000433 	.word	0x00000433
 800258c:	00000413 	.word	0x00000413
 8002590:	fffffbed 	.word	0xfffffbed

08002594 <__aeabi_i2d>:
 8002594:	b570      	push	{r4, r5, r6, lr}
 8002596:	2800      	cmp	r0, #0
 8002598:	d016      	beq.n	80025c8 <__aeabi_i2d+0x34>
 800259a:	17c3      	asrs	r3, r0, #31
 800259c:	18c5      	adds	r5, r0, r3
 800259e:	405d      	eors	r5, r3
 80025a0:	0fc4      	lsrs	r4, r0, #31
 80025a2:	0028      	movs	r0, r5
 80025a4:	f000 f91a 	bl	80027dc <__clzsi2>
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <__aeabi_i2d+0x5c>)
 80025aa:	1a1b      	subs	r3, r3, r0
 80025ac:	280a      	cmp	r0, #10
 80025ae:	dc16      	bgt.n	80025de <__aeabi_i2d+0x4a>
 80025b0:	0002      	movs	r2, r0
 80025b2:	002e      	movs	r6, r5
 80025b4:	3215      	adds	r2, #21
 80025b6:	4096      	lsls	r6, r2
 80025b8:	220b      	movs	r2, #11
 80025ba:	1a12      	subs	r2, r2, r0
 80025bc:	40d5      	lsrs	r5, r2
 80025be:	055b      	lsls	r3, r3, #21
 80025c0:	032d      	lsls	r5, r5, #12
 80025c2:	0b2d      	lsrs	r5, r5, #12
 80025c4:	0d5b      	lsrs	r3, r3, #21
 80025c6:	e003      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025c8:	2400      	movs	r4, #0
 80025ca:	2300      	movs	r3, #0
 80025cc:	2500      	movs	r5, #0
 80025ce:	2600      	movs	r6, #0
 80025d0:	051b      	lsls	r3, r3, #20
 80025d2:	432b      	orrs	r3, r5
 80025d4:	07e4      	lsls	r4, r4, #31
 80025d6:	4323      	orrs	r3, r4
 80025d8:	0030      	movs	r0, r6
 80025da:	0019      	movs	r1, r3
 80025dc:	bd70      	pop	{r4, r5, r6, pc}
 80025de:	380b      	subs	r0, #11
 80025e0:	4085      	lsls	r5, r0
 80025e2:	055b      	lsls	r3, r3, #21
 80025e4:	032d      	lsls	r5, r5, #12
 80025e6:	2600      	movs	r6, #0
 80025e8:	0b2d      	lsrs	r5, r5, #12
 80025ea:	0d5b      	lsrs	r3, r3, #21
 80025ec:	e7f0      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	0000041e 	.word	0x0000041e

080025f4 <__aeabi_ui2d>:
 80025f4:	b510      	push	{r4, lr}
 80025f6:	1e04      	subs	r4, r0, #0
 80025f8:	d010      	beq.n	800261c <__aeabi_ui2d+0x28>
 80025fa:	f000 f8ef 	bl	80027dc <__clzsi2>
 80025fe:	4b0f      	ldr	r3, [pc, #60]	; (800263c <__aeabi_ui2d+0x48>)
 8002600:	1a1b      	subs	r3, r3, r0
 8002602:	280a      	cmp	r0, #10
 8002604:	dc11      	bgt.n	800262a <__aeabi_ui2d+0x36>
 8002606:	220b      	movs	r2, #11
 8002608:	0021      	movs	r1, r4
 800260a:	1a12      	subs	r2, r2, r0
 800260c:	40d1      	lsrs	r1, r2
 800260e:	3015      	adds	r0, #21
 8002610:	030a      	lsls	r2, r1, #12
 8002612:	055b      	lsls	r3, r3, #21
 8002614:	4084      	lsls	r4, r0
 8002616:	0b12      	lsrs	r2, r2, #12
 8002618:	0d5b      	lsrs	r3, r3, #21
 800261a:	e001      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800261c:	2300      	movs	r3, #0
 800261e:	2200      	movs	r2, #0
 8002620:	051b      	lsls	r3, r3, #20
 8002622:	4313      	orrs	r3, r2
 8002624:	0020      	movs	r0, r4
 8002626:	0019      	movs	r1, r3
 8002628:	bd10      	pop	{r4, pc}
 800262a:	0022      	movs	r2, r4
 800262c:	380b      	subs	r0, #11
 800262e:	4082      	lsls	r2, r0
 8002630:	055b      	lsls	r3, r3, #21
 8002632:	0312      	lsls	r2, r2, #12
 8002634:	2400      	movs	r4, #0
 8002636:	0b12      	lsrs	r2, r2, #12
 8002638:	0d5b      	lsrs	r3, r3, #21
 800263a:	e7f1      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800263c:	0000041e 	.word	0x0000041e

08002640 <__aeabi_f2d>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	0242      	lsls	r2, r0, #9
 8002644:	0043      	lsls	r3, r0, #1
 8002646:	0fc4      	lsrs	r4, r0, #31
 8002648:	20fe      	movs	r0, #254	; 0xfe
 800264a:	0e1b      	lsrs	r3, r3, #24
 800264c:	1c59      	adds	r1, r3, #1
 800264e:	0a55      	lsrs	r5, r2, #9
 8002650:	4208      	tst	r0, r1
 8002652:	d00c      	beq.n	800266e <__aeabi_f2d+0x2e>
 8002654:	21e0      	movs	r1, #224	; 0xe0
 8002656:	0089      	lsls	r1, r1, #2
 8002658:	468c      	mov	ip, r1
 800265a:	076d      	lsls	r5, r5, #29
 800265c:	0b12      	lsrs	r2, r2, #12
 800265e:	4463      	add	r3, ip
 8002660:	051b      	lsls	r3, r3, #20
 8002662:	4313      	orrs	r3, r2
 8002664:	07e4      	lsls	r4, r4, #31
 8002666:	4323      	orrs	r3, r4
 8002668:	0028      	movs	r0, r5
 800266a:	0019      	movs	r1, r3
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	2b00      	cmp	r3, #0
 8002670:	d114      	bne.n	800269c <__aeabi_f2d+0x5c>
 8002672:	2d00      	cmp	r5, #0
 8002674:	d01b      	beq.n	80026ae <__aeabi_f2d+0x6e>
 8002676:	0028      	movs	r0, r5
 8002678:	f000 f8b0 	bl	80027dc <__clzsi2>
 800267c:	280a      	cmp	r0, #10
 800267e:	dc1c      	bgt.n	80026ba <__aeabi_f2d+0x7a>
 8002680:	230b      	movs	r3, #11
 8002682:	002a      	movs	r2, r5
 8002684:	1a1b      	subs	r3, r3, r0
 8002686:	40da      	lsrs	r2, r3
 8002688:	0003      	movs	r3, r0
 800268a:	3315      	adds	r3, #21
 800268c:	409d      	lsls	r5, r3
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <__aeabi_f2d+0x88>)
 8002690:	0312      	lsls	r2, r2, #12
 8002692:	1a1b      	subs	r3, r3, r0
 8002694:	055b      	lsls	r3, r3, #21
 8002696:	0b12      	lsrs	r2, r2, #12
 8002698:	0d5b      	lsrs	r3, r3, #21
 800269a:	e7e1      	b.n	8002660 <__aeabi_f2d+0x20>
 800269c:	2d00      	cmp	r5, #0
 800269e:	d009      	beq.n	80026b4 <__aeabi_f2d+0x74>
 80026a0:	0b13      	lsrs	r3, r2, #12
 80026a2:	2280      	movs	r2, #128	; 0x80
 80026a4:	0312      	lsls	r2, r2, #12
 80026a6:	431a      	orrs	r2, r3
 80026a8:	076d      	lsls	r5, r5, #29
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <__aeabi_f2d+0x8c>)
 80026ac:	e7d8      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ae:	2300      	movs	r3, #0
 80026b0:	2200      	movs	r2, #0
 80026b2:	e7d5      	b.n	8002660 <__aeabi_f2d+0x20>
 80026b4:	2200      	movs	r2, #0
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <__aeabi_f2d+0x8c>)
 80026b8:	e7d2      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ba:	0003      	movs	r3, r0
 80026bc:	002a      	movs	r2, r5
 80026be:	3b0b      	subs	r3, #11
 80026c0:	409a      	lsls	r2, r3
 80026c2:	2500      	movs	r5, #0
 80026c4:	e7e3      	b.n	800268e <__aeabi_f2d+0x4e>
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	00000389 	.word	0x00000389
 80026cc:	000007ff 	.word	0x000007ff

080026d0 <__aeabi_d2f>:
 80026d0:	0002      	movs	r2, r0
 80026d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d4:	004b      	lsls	r3, r1, #1
 80026d6:	030d      	lsls	r5, r1, #12
 80026d8:	0f40      	lsrs	r0, r0, #29
 80026da:	0d5b      	lsrs	r3, r3, #21
 80026dc:	0fcc      	lsrs	r4, r1, #31
 80026de:	0a6d      	lsrs	r5, r5, #9
 80026e0:	493a      	ldr	r1, [pc, #232]	; (80027cc <__aeabi_d2f+0xfc>)
 80026e2:	4305      	orrs	r5, r0
 80026e4:	1c58      	adds	r0, r3, #1
 80026e6:	00d7      	lsls	r7, r2, #3
 80026e8:	4208      	tst	r0, r1
 80026ea:	d00a      	beq.n	8002702 <__aeabi_d2f+0x32>
 80026ec:	4938      	ldr	r1, [pc, #224]	; (80027d0 <__aeabi_d2f+0x100>)
 80026ee:	1859      	adds	r1, r3, r1
 80026f0:	29fe      	cmp	r1, #254	; 0xfe
 80026f2:	dd16      	ble.n	8002722 <__aeabi_d2f+0x52>
 80026f4:	20ff      	movs	r0, #255	; 0xff
 80026f6:	2200      	movs	r2, #0
 80026f8:	05c0      	lsls	r0, r0, #23
 80026fa:	4310      	orrs	r0, r2
 80026fc:	07e4      	lsls	r4, r4, #31
 80026fe:	4320      	orrs	r0, r4
 8002700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <__aeabi_d2f+0x44>
 8002706:	433d      	orrs	r5, r7
 8002708:	d026      	beq.n	8002758 <__aeabi_d2f+0x88>
 800270a:	2205      	movs	r2, #5
 800270c:	0192      	lsls	r2, r2, #6
 800270e:	0a52      	lsrs	r2, r2, #9
 8002710:	b2d8      	uxtb	r0, r3
 8002712:	e7f1      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002714:	432f      	orrs	r7, r5
 8002716:	d0ed      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002718:	2280      	movs	r2, #128	; 0x80
 800271a:	03d2      	lsls	r2, r2, #15
 800271c:	20ff      	movs	r0, #255	; 0xff
 800271e:	432a      	orrs	r2, r5
 8002720:	e7ea      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002722:	2900      	cmp	r1, #0
 8002724:	dd1b      	ble.n	800275e <__aeabi_d2f+0x8e>
 8002726:	0192      	lsls	r2, r2, #6
 8002728:	1e50      	subs	r0, r2, #1
 800272a:	4182      	sbcs	r2, r0
 800272c:	00ed      	lsls	r5, r5, #3
 800272e:	0f7f      	lsrs	r7, r7, #29
 8002730:	432a      	orrs	r2, r5
 8002732:	433a      	orrs	r2, r7
 8002734:	0753      	lsls	r3, r2, #29
 8002736:	d047      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 8002738:	230f      	movs	r3, #15
 800273a:	4013      	ands	r3, r2
 800273c:	2b04      	cmp	r3, #4
 800273e:	d000      	beq.n	8002742 <__aeabi_d2f+0x72>
 8002740:	3204      	adds	r2, #4
 8002742:	2380      	movs	r3, #128	; 0x80
 8002744:	04db      	lsls	r3, r3, #19
 8002746:	4013      	ands	r3, r2
 8002748:	d03e      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 800274a:	1c48      	adds	r0, r1, #1
 800274c:	29fe      	cmp	r1, #254	; 0xfe
 800274e:	d0d1      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002750:	0192      	lsls	r2, r2, #6
 8002752:	0a52      	lsrs	r2, r2, #9
 8002754:	b2c0      	uxtb	r0, r0
 8002756:	e7cf      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002758:	2000      	movs	r0, #0
 800275a:	2200      	movs	r2, #0
 800275c:	e7cc      	b.n	80026f8 <__aeabi_d2f+0x28>
 800275e:	000a      	movs	r2, r1
 8002760:	3217      	adds	r2, #23
 8002762:	db2f      	blt.n	80027c4 <__aeabi_d2f+0xf4>
 8002764:	2680      	movs	r6, #128	; 0x80
 8002766:	0436      	lsls	r6, r6, #16
 8002768:	432e      	orrs	r6, r5
 800276a:	251e      	movs	r5, #30
 800276c:	1a6d      	subs	r5, r5, r1
 800276e:	2d1f      	cmp	r5, #31
 8002770:	dd11      	ble.n	8002796 <__aeabi_d2f+0xc6>
 8002772:	2202      	movs	r2, #2
 8002774:	4252      	negs	r2, r2
 8002776:	1a52      	subs	r2, r2, r1
 8002778:	0031      	movs	r1, r6
 800277a:	40d1      	lsrs	r1, r2
 800277c:	2d20      	cmp	r5, #32
 800277e:	d004      	beq.n	800278a <__aeabi_d2f+0xba>
 8002780:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <__aeabi_d2f+0x104>)
 8002782:	4694      	mov	ip, r2
 8002784:	4463      	add	r3, ip
 8002786:	409e      	lsls	r6, r3
 8002788:	4337      	orrs	r7, r6
 800278a:	003a      	movs	r2, r7
 800278c:	1e53      	subs	r3, r2, #1
 800278e:	419a      	sbcs	r2, r3
 8002790:	430a      	orrs	r2, r1
 8002792:	2100      	movs	r1, #0
 8002794:	e7ce      	b.n	8002734 <__aeabi_d2f+0x64>
 8002796:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <__aeabi_d2f+0x108>)
 8002798:	0038      	movs	r0, r7
 800279a:	4694      	mov	ip, r2
 800279c:	4463      	add	r3, ip
 800279e:	4098      	lsls	r0, r3
 80027a0:	003a      	movs	r2, r7
 80027a2:	1e41      	subs	r1, r0, #1
 80027a4:	4188      	sbcs	r0, r1
 80027a6:	409e      	lsls	r6, r3
 80027a8:	40ea      	lsrs	r2, r5
 80027aa:	4330      	orrs	r0, r6
 80027ac:	4302      	orrs	r2, r0
 80027ae:	2100      	movs	r1, #0
 80027b0:	0753      	lsls	r3, r2, #29
 80027b2:	d1c1      	bne.n	8002738 <__aeabi_d2f+0x68>
 80027b4:	2180      	movs	r1, #128	; 0x80
 80027b6:	0013      	movs	r3, r2
 80027b8:	04c9      	lsls	r1, r1, #19
 80027ba:	2001      	movs	r0, #1
 80027bc:	400b      	ands	r3, r1
 80027be:	420a      	tst	r2, r1
 80027c0:	d1c6      	bne.n	8002750 <__aeabi_d2f+0x80>
 80027c2:	e7a3      	b.n	800270c <__aeabi_d2f+0x3c>
 80027c4:	2300      	movs	r3, #0
 80027c6:	e7a0      	b.n	800270a <__aeabi_d2f+0x3a>
 80027c8:	000b      	movs	r3, r1
 80027ca:	e79f      	b.n	800270c <__aeabi_d2f+0x3c>
 80027cc:	000007fe 	.word	0x000007fe
 80027d0:	fffffc80 	.word	0xfffffc80
 80027d4:	fffffca2 	.word	0xfffffca2
 80027d8:	fffffc82 	.word	0xfffffc82

080027dc <__clzsi2>:
 80027dc:	211c      	movs	r1, #28
 80027de:	2301      	movs	r3, #1
 80027e0:	041b      	lsls	r3, r3, #16
 80027e2:	4298      	cmp	r0, r3
 80027e4:	d301      	bcc.n	80027ea <__clzsi2+0xe>
 80027e6:	0c00      	lsrs	r0, r0, #16
 80027e8:	3910      	subs	r1, #16
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	4298      	cmp	r0, r3
 80027ee:	d301      	bcc.n	80027f4 <__clzsi2+0x18>
 80027f0:	0a00      	lsrs	r0, r0, #8
 80027f2:	3908      	subs	r1, #8
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	4298      	cmp	r0, r3
 80027f8:	d301      	bcc.n	80027fe <__clzsi2+0x22>
 80027fa:	0900      	lsrs	r0, r0, #4
 80027fc:	3904      	subs	r1, #4
 80027fe:	a202      	add	r2, pc, #8	; (adr r2, 8002808 <__clzsi2+0x2c>)
 8002800:	5c10      	ldrb	r0, [r2, r0]
 8002802:	1840      	adds	r0, r0, r1
 8002804:	4770      	bx	lr
 8002806:	46c0      	nop			; (mov r8, r8)
 8002808:	02020304 	.word	0x02020304
 800280c:	01010101 	.word	0x01010101
	...

08002818 <__clzdi2>:
 8002818:	b510      	push	{r4, lr}
 800281a:	2900      	cmp	r1, #0
 800281c:	d103      	bne.n	8002826 <__clzdi2+0xe>
 800281e:	f7ff ffdd 	bl	80027dc <__clzsi2>
 8002822:	3020      	adds	r0, #32
 8002824:	e002      	b.n	800282c <__clzdi2+0x14>
 8002826:	0008      	movs	r0, r1
 8002828:	f7ff ffd8 	bl	80027dc <__clzsi2>
 800282c:	bd10      	pop	{r4, pc}
 800282e:	46c0      	nop			; (mov r8, r8)

08002830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	b091      	sub	sp, #68	; 0x44
 8002834:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002836:	f001 f843 	bl	80038c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800283a:	f000 f93d 	bl	8002ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800283e:	f000 fb43 	bl	8002ec8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002842:	f000 fa71 	bl	8002d28 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002846:	f000 f98d 	bl	8002b64 <MX_RTC_Init>
  MX_TIM6_Init();
 800284a:	f000 fa2f 	bl	8002cac <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800284e:	f000 fab9 	bl	8002dc4 <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 8002852:	f000 fb05 	bl	8002e60 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */

  // System hello
  HAL_UART_Transmit ( HUART_DBG , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002856:	4b81      	ldr	r3, [pc, #516]	; (8002a5c <main+0x22c>)
 8002858:	681c      	ldr	r4, [r3, #0]
 800285a:	4b80      	ldr	r3, [pc, #512]	; (8002a5c <main+0x22c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fd fc50 	bl	8000104 <strlen>
 8002864:	0003      	movs	r3, r0
 8002866:	b29a      	uxth	r2, r3
 8002868:	23fa      	movs	r3, #250	; 0xfa
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	487c      	ldr	r0, [pc, #496]	; (8002a60 <main+0x230>)
 800286e:	0021      	movs	r1, r4
 8002870:	f003 fc50 	bl	8006114 <HAL_UART_Transmit>

  // System Init
  my_tim_init ( HTIM ) ;
 8002874:	4c7b      	ldr	r4, [pc, #492]	; (8002a64 <main+0x234>)
 8002876:	466b      	mov	r3, sp
 8002878:	0018      	movs	r0, r3
 800287a:	0023      	movs	r3, r4
 800287c:	3310      	adds	r3, #16
 800287e:	223c      	movs	r2, #60	; 0x3c
 8002880:	0019      	movs	r1, r3
 8002882:	f006 fdcb 	bl	800941c <memcpy>
 8002886:	6820      	ldr	r0, [r4, #0]
 8002888:	6861      	ldr	r1, [r4, #4]
 800288a:	68a2      	ldr	r2, [r4, #8]
 800288c:	68e3      	ldr	r3, [r4, #12]
 800288e:	f000 fc55 	bl	800313c <my_tim_init>

  if ( !is_system_initialized () )
 8002892:	f000 fd05 	bl	80032a0 <is_system_initialized>
 8002896:	0003      	movs	r3, r0
 8002898:	001a      	movs	r2, r3
 800289a:	2301      	movs	r3, #1
 800289c:	4053      	eors	r3, r2
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d048      	beq.n	8002936 <main+0x106>
  {
	  if ( !my_astro_init ( htim6 ) )
 80028a4:	4c6f      	ldr	r4, [pc, #444]	; (8002a64 <main+0x234>)
 80028a6:	466b      	mov	r3, sp
 80028a8:	0018      	movs	r0, r3
 80028aa:	0023      	movs	r3, r4
 80028ac:	3310      	adds	r3, #16
 80028ae:	223c      	movs	r2, #60	; 0x3c
 80028b0:	0019      	movs	r1, r3
 80028b2:	f006 fdb3 	bl	800941c <memcpy>
 80028b6:	6820      	ldr	r0, [r4, #0]
 80028b8:	6861      	ldr	r1, [r4, #4]
 80028ba:	68a2      	ldr	r2, [r4, #8]
 80028bc:	68e3      	ldr	r3, [r4, #12]
 80028be:	f000 fc7f 	bl	80031c0 <my_astro_init>
 80028c2:	0003      	movs	r3, r0
 80028c4:	001a      	movs	r2, r3
 80028c6:	2301      	movs	r3, #1
 80028c8:	4053      	eors	r3, r2
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <main+0xb2>
	  {
		  HAL_NVIC_SystemReset () ;
 80028d0:	f001 f9b5 	bl	8003c3e <HAL_NVIC_SystemReset>
 80028d4:	e02f      	b.n	8002936 <main+0x106>
	  }
	  else
	  {
		  while ( is_evt_pin_high() )
		  {
			  send_debug_logs ( "main.c,ucb2,is_evt_pin_high" ) ;
 80028d6:	4b64      	ldr	r3, [pc, #400]	; (8002a68 <main+0x238>)
 80028d8:	0018      	movs	r0, r3
 80028da:	f000 fb83 	bl	8002fe4 <send_debug_logs>
			  my_astro_read_evt_reg () ;
 80028de:	f006 f87b 	bl	80089d8 <my_astro_read_evt_reg>
		  while ( is_evt_pin_high() )
 80028e2:	f000 fbfb 	bl	80030dc <is_evt_pin_high>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d1f5      	bne.n	80028d6 <main+0xa6>
		  }
		  sprintf ( payload , "fv=%s" , fv ) ;
 80028ea:	4b60      	ldr	r3, [pc, #384]	; (8002a6c <main+0x23c>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	4960      	ldr	r1, [pc, #384]	; (8002a70 <main+0x240>)
 80028f0:	4b60      	ldr	r3, [pc, #384]	; (8002a74 <main+0x244>)
 80028f2:	0018      	movs	r0, r3
 80028f4:	f006 fc9a 	bl	800922c <sprintf>
		  sprintf ( dbg_m , "main.c,ucb2,payload,%u %s" , astro_payload_id , payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80028f8:	4b5f      	ldr	r3, [pc, #380]	; (8002a78 <main+0x248>)
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	001a      	movs	r2, r3
 80028fe:	4b5d      	ldr	r3, [pc, #372]	; (8002a74 <main+0x244>)
 8002900:	495e      	ldr	r1, [pc, #376]	; (8002a7c <main+0x24c>)
 8002902:	485f      	ldr	r0, [pc, #380]	; (8002a80 <main+0x250>)
 8002904:	f006 fc92 	bl	800922c <sprintf>
		  my_astro_write_coordinates ( last_latitude_astro_geo_wr , last_longitude_astro_geo_wr ) ;
 8002908:	4b5e      	ldr	r3, [pc, #376]	; (8002a84 <main+0x254>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b5e      	ldr	r3, [pc, #376]	; (8002a88 <main+0x258>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0019      	movs	r1, r3
 8002912:	0010      	movs	r0, r2
 8002914:	f006 f896 	bl	8008a44 <my_astro_write_coordinates>
		  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 8002918:	4b57      	ldr	r3, [pc, #348]	; (8002a78 <main+0x248>)
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	b291      	uxth	r1, r2
 8002920:	4a55      	ldr	r2, [pc, #340]	; (8002a78 <main+0x248>)
 8002922:	8011      	strh	r1, [r2, #0]
 8002924:	4a53      	ldr	r2, [pc, #332]	; (8002a74 <main+0x244>)
 8002926:	0011      	movs	r1, r2
 8002928:	0018      	movs	r0, r3
 800292a:	f006 f82d 	bl	8008988 <my_astro_add_payload_2_queue>
		  send_debug_logs ( dbg_m ) ;
 800292e:	4b54      	ldr	r3, [pc, #336]	; (8002a80 <main+0x250>)
 8002930:	0018      	movs	r0, r3
 8002932:	f000 fb57 	bl	8002fe4 <send_debug_logs>
	  }
  }
  if ( my_rtc_set_alarm ( rtc_alarm_time ) )
 8002936:	4b55      	ldr	r3, [pc, #340]	; (8002a8c <main+0x25c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	0018      	movs	r0, r3
 800293c:	f006 f8ec 	bl	8008b18 <my_rtc_set_alarm>
 8002940:	1e03      	subs	r3, r0, #0
 8002942:	d018      	beq.n	8002976 <main+0x146>
  {
	  HAL_SuspendTick () ; // Jak nie wycz to mnie przerwanie SysTick od razu wybudzi!!!
 8002944:	f001 f866 	bl	8003a14 <HAL_SuspendTick>
	  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002948:	2380      	movs	r3, #128	; 0x80
 800294a:	01db      	lsls	r3, r3, #7
 800294c:	2102      	movs	r1, #2
 800294e:	0018      	movs	r0, r3
 8002950:	f001 fb6e 	bl	8004030 <HAL_PWR_EnterSTOPMode>
	  HAL_ResumeTick () ;
 8002954:	f001 f86c 	bl	8003a30 <HAL_ResumeTick>
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002958:	4b4d      	ldr	r3, [pc, #308]	; (8002a90 <main+0x260>)
 800295a:	0018      	movs	r0, r3
 800295c:	f006 f89a 	bl	8008a94 <my_rtc_get_dt_s>
	  send_debug_logs ( rtc_dt_s ) ;
 8002960:	4b4b      	ldr	r3, [pc, #300]	; (8002a90 <main+0x260>)
 8002962:	0018      	movs	r0, r3
 8002964:	f000 fb3e 	bl	8002fe4 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( is_evt_pin_high() )
 8002968:	e005      	b.n	8002976 <main+0x146>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 800296a:	4b4a      	ldr	r3, [pc, #296]	; (8002a94 <main+0x264>)
 800296c:	0018      	movs	r0, r3
 800296e:	f000 fb39 	bl	8002fe4 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002972:	f006 f831 	bl	80089d8 <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002976:	f000 fbb1 	bl	80030dc <is_evt_pin_high>
 800297a:	1e03      	subs	r3, r0, #0
 800297c:	d1f5      	bne.n	800296a <main+0x13a>
	  }
	  // Prepare payload to Astronode
	  my_rand_get_coordinates ( &last_latitude_astro_geo_wr , &last_longitude_astro_geo_wr , &latitude_astro_geo_wr , &longitude_astro_geo_wr ) ;
 800297e:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <main+0x268>)
 8002980:	4a46      	ldr	r2, [pc, #280]	; (8002a9c <main+0x26c>)
 8002982:	4941      	ldr	r1, [pc, #260]	; (8002a88 <main+0x258>)
 8002984:	483f      	ldr	r0, [pc, #252]	; (8002a84 <main+0x254>)
 8002986:	f006 fac9 	bl	8008f1c <my_rand_get_coordinates>
	  my_astro_write_coordinates ( latitude_astro_geo_wr , longitude_astro_geo_wr ) ;
 800298a:	4b44      	ldr	r3, [pc, #272]	; (8002a9c <main+0x26c>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b42      	ldr	r3, [pc, #264]	; (8002a98 <main+0x268>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	0019      	movs	r1, r3
 8002994:	0010      	movs	r0, r2
 8002996:	f006 f855 	bl	8008a44 <my_astro_write_coordinates>
	  pdop = ((float) rand () / RAND_MAX) * 99.9 ;
 800299a:	f006 fb35 	bl	8009008 <rand>
 800299e:	0003      	movs	r3, r0
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7fd ffb3 	bl	800090c <__aeabi_i2f>
 80029a6:	1c03      	adds	r3, r0, #0
 80029a8:	219e      	movs	r1, #158	; 0x9e
 80029aa:	05c9      	lsls	r1, r1, #23
 80029ac:	1c18      	adds	r0, r3, #0
 80029ae:	f7fd fe93 	bl	80006d8 <__aeabi_fdiv>
 80029b2:	1c03      	adds	r3, r0, #0
 80029b4:	1c18      	adds	r0, r3, #0
 80029b6:	f7ff fe43 	bl	8002640 <__aeabi_f2d>
 80029ba:	4a39      	ldr	r2, [pc, #228]	; (8002aa0 <main+0x270>)
 80029bc:	4b39      	ldr	r3, [pc, #228]	; (8002aa4 <main+0x274>)
 80029be:	f7fe ff51 	bl	8001864 <__aeabi_dmul>
 80029c2:	0002      	movs	r2, r0
 80029c4:	000b      	movs	r3, r1
 80029c6:	0010      	movs	r0, r2
 80029c8:	0019      	movs	r1, r3
 80029ca:	f7ff fe81 	bl	80026d0 <__aeabi_d2f>
 80029ce:	1c02      	adds	r2, r0, #0
 80029d0:	4b35      	ldr	r3, [pc, #212]	; (8002aa8 <main+0x278>)
 80029d2:	601a      	str	r2, [r3, #0]
	  sprintf ( payload , "%.1f" , pdop ) ;
 80029d4:	4b34      	ldr	r3, [pc, #208]	; (8002aa8 <main+0x278>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	1c18      	adds	r0, r3, #0
 80029da:	f7ff fe31 	bl	8002640 <__aeabi_f2d>
 80029de:	0002      	movs	r2, r0
 80029e0:	000b      	movs	r3, r1
 80029e2:	4932      	ldr	r1, [pc, #200]	; (8002aac <main+0x27c>)
 80029e4:	4823      	ldr	r0, [pc, #140]	; (8002a74 <main+0x244>)
 80029e6:	f006 fc21 	bl	800922c <sprintf>
	  sprintf ( dbg_m , "main.c,ucnw,payload,%u %s" , astro_payload_id , payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80029ea:	4b23      	ldr	r3, [pc, #140]	; (8002a78 <main+0x248>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	001a      	movs	r2, r3
 80029f0:	4b20      	ldr	r3, [pc, #128]	; (8002a74 <main+0x244>)
 80029f2:	492f      	ldr	r1, [pc, #188]	; (8002ab0 <main+0x280>)
 80029f4:	4822      	ldr	r0, [pc, #136]	; (8002a80 <main+0x250>)
 80029f6:	f006 fc19 	bl	800922c <sprintf>
	  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 80029fa:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <main+0x248>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	b291      	uxth	r1, r2
 8002a02:	4a1d      	ldr	r2, [pc, #116]	; (8002a78 <main+0x248>)
 8002a04:	8011      	strh	r1, [r2, #0]
 8002a06:	4a1b      	ldr	r2, [pc, #108]	; (8002a74 <main+0x244>)
 8002a08:	0011      	movs	r1, r2
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f005 ffbc 	bl	8008988 <my_astro_add_payload_2_queue>
	  send_debug_logs ( dbg_m ) ;
 8002a10:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <main+0x250>)
 8002a12:	0018      	movs	r0, r3
 8002a14:	f000 fae6 	bl	8002fe4 <send_debug_logs>
	  while ( is_evt_pin_high() )
 8002a18:	e005      	b.n	8002a26 <main+0x1f6>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <main+0x264>)
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f000 fae1 	bl	8002fe4 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002a22:	f005 ffd9 	bl	80089d8 <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002a26:	f000 fb59 	bl	80030dc <is_evt_pin_high>
 8002a2a:	1e03      	subs	r3, r0, #0
 8002a2c:	d1f5      	bne.n	8002a1a <main+0x1ea>
	  }
	  send_debug_logs ( "main.c,ucbw,nothing to do! Going to stop for 10 s" ) ;
 8002a2e:	4b21      	ldr	r3, [pc, #132]	; (8002ab4 <main+0x284>)
 8002a30:	0018      	movs	r0, r3
 8002a32:	f000 fad7 	bl	8002fe4 <send_debug_logs>
	  if ( my_rtc_set_alarm ( rtc_alarm_time ) )
 8002a36:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <main+0x25c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f006 f86c 	bl	8008b18 <my_rtc_set_alarm>
 8002a40:	1e03      	subs	r3, r0, #0
 8002a42:	d098      	beq.n	8002976 <main+0x146>
	  {
		  HAL_SuspendTick () ; // Jak nie wycz to mnie przerwanie SysTick od razu wybudzi!!!
 8002a44:	f000 ffe6 	bl	8003a14 <HAL_SuspendTick>
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002a48:	2380      	movs	r3, #128	; 0x80
 8002a4a:	01db      	lsls	r3, r3, #7
 8002a4c:	2102      	movs	r1, #2
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f001 faee 	bl	8004030 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 8002a54:	f000 ffec 	bl	8003a30 <HAL_ResumeTick>
	  while ( is_evt_pin_high() )
 8002a58:	e78d      	b.n	8002976 <main+0x146>
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	20000764 	.word	0x20000764
 8002a64:	20000718 	.word	0x20000718
 8002a68:	0800de00 	.word	0x0800de00
 8002a6c:	20000004 	.word	0x20000004
 8002a70:	0800de1c 	.word	0x0800de1c
 8002a74:	20000938 	.word	0x20000938
 8002a78:	20000936 	.word	0x20000936
 8002a7c:	0800de24 	.word	0x0800de24
 8002a80:	200009e4 	.word	0x200009e4
 8002a84:	2000000c 	.word	0x2000000c
 8002a88:	20000010 	.word	0x20000010
 8002a8c:	20000008 	.word	0x20000008
 8002a90:	20000920 	.word	0x20000920
 8002a94:	0800de40 	.word	0x0800de40
 8002a98:	200009dc 	.word	0x200009dc
 8002a9c:	200009d8 	.word	0x200009d8
 8002aa0:	9999999a 	.word	0x9999999a
 8002aa4:	4058f999 	.word	0x4058f999
 8002aa8:	200009e0 	.word	0x200009e0
 8002aac:	0800de5c 	.word	0x0800de5c
 8002ab0:	0800de64 	.word	0x0800de64
 8002ab4:	0800de80 	.word	0x0800de80

08002ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ab8:	b590      	push	{r4, r7, lr}
 8002aba:	b095      	sub	sp, #84	; 0x54
 8002abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002abe:	2414      	movs	r4, #20
 8002ac0:	193b      	adds	r3, r7, r4
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	233c      	movs	r3, #60	; 0x3c
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	2100      	movs	r1, #0
 8002aca:	f006 fc1b 	bl	8009304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ace:	1d3b      	adds	r3, r7, #4
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	2310      	movs	r3, #16
 8002ad4:	001a      	movs	r2, r3
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	f006 fc14 	bl	8009304 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002adc:	2380      	movs	r3, #128	; 0x80
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f001 fadd 	bl	80040a0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002ae6:	f001 fa95 	bl	8004014 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002aea:	4b1d      	ldr	r3, [pc, #116]	; (8002b60 <SystemClock_Config+0xa8>)
 8002aec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002aee:	4b1c      	ldr	r3, [pc, #112]	; (8002b60 <SystemClock_Config+0xa8>)
 8002af0:	2118      	movs	r1, #24
 8002af2:	438a      	bics	r2, r1
 8002af4:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002af6:	193b      	adds	r3, r7, r4
 8002af8:	2206      	movs	r2, #6
 8002afa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002afc:	193b      	adds	r3, r7, r4
 8002afe:	2201      	movs	r2, #1
 8002b00:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b02:	193b      	adds	r3, r7, r4
 8002b04:	2280      	movs	r2, #128	; 0x80
 8002b06:	0052      	lsls	r2, r2, #1
 8002b08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	2240      	movs	r2, #64	; 0x40
 8002b14:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b16:	193b      	adds	r3, r7, r4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b1c:	193b      	adds	r3, r7, r4
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f001 fb0a 	bl	8004138 <HAL_RCC_OscConfig>
 8002b24:	1e03      	subs	r3, r0, #0
 8002b26:	d001      	beq.n	8002b2c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002b28:	f000 fc24 	bl	8003374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	2207      	movs	r2, #7
 8002b30:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	2200      	movs	r2, #0
 8002b36:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b38:	1d3b      	adds	r3, r7, #4
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	2200      	movs	r2, #0
 8002b42:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b44:	1d3b      	adds	r3, r7, #4
 8002b46:	2100      	movs	r1, #0
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f001 fe55 	bl	80047f8 <HAL_RCC_ClockConfig>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d001      	beq.n	8002b56 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002b52:	f000 fc0f 	bl	8003374 <Error_Handler>
  }
}
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b015      	add	sp, #84	; 0x54
 8002b5c:	bd90      	pop	{r4, r7, pc}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	40021000 	.word	0x40021000

08002b64 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b090      	sub	sp, #64	; 0x40
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002b6a:	232c      	movs	r3, #44	; 0x2c
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	0018      	movs	r0, r3
 8002b70:	2314      	movs	r3, #20
 8002b72:	001a      	movs	r2, r3
 8002b74:	2100      	movs	r1, #0
 8002b76:	f006 fbc5 	bl	8009304 <memset>
  RTC_DateTypeDef sDate = {0};
 8002b7a:	2328      	movs	r3, #40	; 0x28
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002b82:	003b      	movs	r3, r7
 8002b84:	0018      	movs	r0, r3
 8002b86:	2328      	movs	r3, #40	; 0x28
 8002b88:	001a      	movs	r2, r3
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	f006 fbba 	bl	8009304 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b90:	4b44      	ldr	r3, [pc, #272]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002b92:	4a45      	ldr	r2, [pc, #276]	; (8002ca8 <MX_RTC_Init+0x144>)
 8002b94:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b96:	4b43      	ldr	r3, [pc, #268]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002b9c:	4b41      	ldr	r3, [pc, #260]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002b9e:	227f      	movs	r2, #127	; 0x7f
 8002ba0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002ba2:	4b40      	ldr	r3, [pc, #256]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002ba4:	22ff      	movs	r2, #255	; 0xff
 8002ba6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ba8:	4b3e      	ldr	r3, [pc, #248]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002bae:	4b3d      	ldr	r3, [pc, #244]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002bb4:	4b3b      	ldr	r3, [pc, #236]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002bba:	4b3a      	ldr	r3, [pc, #232]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002bbc:	2280      	movs	r2, #128	; 0x80
 8002bbe:	05d2      	lsls	r2, r2, #23
 8002bc0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002bc2:	4b38      	ldr	r3, [pc, #224]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002bc8:	4b36      	ldr	r3, [pc, #216]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f002 f9fa 	bl	8004fc4 <HAL_RTC_Init>
 8002bd0:	1e03      	subs	r3, r0, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002bd4:	f000 fbce 	bl	8003374 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002bd8:	212c      	movs	r1, #44	; 0x2c
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	2200      	movs	r2, #0
 8002be4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002be6:	187b      	adds	r3, r7, r1
 8002be8:	2200      	movs	r2, #0
 8002bea:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	2200      	movs	r2, #0
 8002bf0:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002bfe:	1879      	adds	r1, r7, r1
 8002c00:	4b28      	ldr	r3, [pc, #160]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	0018      	movs	r0, r3
 8002c06:	f002 fa7f 	bl	8005108 <HAL_RTC_SetTime>
 8002c0a:	1e03      	subs	r3, r0, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002c0e:	f000 fbb1 	bl	8003374 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002c12:	2128      	movs	r1, #40	; 0x28
 8002c14:	187b      	adds	r3, r7, r1
 8002c16:	2206      	movs	r2, #6
 8002c18:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002c20:	187b      	adds	r3, r7, r1
 8002c22:	2201      	movs	r2, #1
 8002c24:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002c26:	187b      	adds	r3, r7, r1
 8002c28:	2200      	movs	r2, #0
 8002c2a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002c2c:	1879      	adds	r1, r7, r1
 8002c2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	0018      	movs	r0, r3
 8002c34:	f002 fb6c 	bl	8005310 <HAL_RTC_SetDate>
 8002c38:	1e03      	subs	r3, r0, #0
 8002c3a:	d001      	beq.n	8002c40 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002c3c:	f000 fb9a 	bl	8003374 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002c40:	003b      	movs	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002c46:	003b      	movs	r3, r7
 8002c48:	2200      	movs	r2, #0
 8002c4a:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002c4c:	003b      	movs	r3, r7
 8002c4e:	2200      	movs	r2, #0
 8002c50:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002c52:	003b      	movs	r3, r7
 8002c54:	2200      	movs	r2, #0
 8002c56:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c58:	003b      	movs	r3, r7
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c5e:	003b      	movs	r3, r7
 8002c60:	2200      	movs	r2, #0
 8002c62:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002c64:	003b      	movs	r3, r7
 8002c66:	2200      	movs	r2, #0
 8002c68:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002c6a:	003b      	movs	r3, r7
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002c70:	003b      	movs	r3, r7
 8002c72:	2200      	movs	r2, #0
 8002c74:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002c76:	003b      	movs	r3, r7
 8002c78:	2220      	movs	r2, #32
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002c7e:	003b      	movs	r3, r7
 8002c80:	2280      	movs	r2, #128	; 0x80
 8002c82:	0052      	lsls	r2, r2, #1
 8002c84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002c86:	0039      	movs	r1, r7
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <MX_RTC_Init+0x140>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f002 fc1f 	bl	80054d0 <HAL_RTC_SetAlarm_IT>
 8002c92:	1e03      	subs	r3, r0, #0
 8002c94:	d001      	beq.n	8002c9a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002c96:	f000 fb6d 	bl	8003374 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c9a:	46c0      	nop			; (mov r8, r8)
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b010      	add	sp, #64	; 0x40
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	200006ec 	.word	0x200006ec
 8002ca8:	40002800 	.word	0x40002800

08002cac <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	230c      	movs	r3, #12
 8002cb8:	001a      	movs	r2, r3
 8002cba:	2100      	movs	r1, #0
 8002cbc:	f006 fb22 	bl	8009304 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cc0:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cc2:	4a16      	ldr	r2, [pc, #88]	; (8002d1c <MX_TIM6_Init+0x70>)
 8002cc4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002cc6:	4b14      	ldr	r3, [pc, #80]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cc8:	4a15      	ldr	r2, [pc, #84]	; (8002d20 <MX_TIM6_Init+0x74>)
 8002cca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ccc:	4b12      	ldr	r3, [pc, #72]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002cd2:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cd4:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <MX_TIM6_Init+0x78>)
 8002cd6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f002 fe6e 	bl	80059c2 <HAL_TIM_Base_Init>
 8002ce6:	1e03      	subs	r3, r0, #0
 8002ce8:	d001      	beq.n	8002cee <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002cea:	f000 fb43 	bl	8003374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002cfa:	1d3a      	adds	r2, r7, #4
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <MX_TIM6_Init+0x6c>)
 8002cfe:	0011      	movs	r1, r2
 8002d00:	0018      	movs	r0, r3
 8002d02:	f003 f923 	bl	8005f4c <HAL_TIMEx_MasterConfigSynchronization>
 8002d06:	1e03      	subs	r3, r0, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002d0a:	f000 fb33 	bl	8003374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	20000718 	.word	0x20000718
 8002d1c:	40001000 	.word	0x40001000
 8002d20:	00003e7f 	.word	0x00003e7f
 8002d24:	000003e7 	.word	0x000003e7

08002d28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d2c:	4b23      	ldr	r3, [pc, #140]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d2e:	4a24      	ldr	r2, [pc, #144]	; (8002dc0 <MX_USART2_UART_Init+0x98>)
 8002d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d32:	4b22      	ldr	r3, [pc, #136]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d34:	22e1      	movs	r2, #225	; 0xe1
 8002d36:	0252      	lsls	r2, r2, #9
 8002d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d3a:	4b20      	ldr	r3, [pc, #128]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d40:	4b1e      	ldr	r3, [pc, #120]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d46:	4b1d      	ldr	r3, [pc, #116]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d4c:	4b1b      	ldr	r3, [pc, #108]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d4e:	220c      	movs	r2, #12
 8002d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d52:	4b1a      	ldr	r3, [pc, #104]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d58:	4b18      	ldr	r3, [pc, #96]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5e:	4b17      	ldr	r3, [pc, #92]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d64:	4b15      	ldr	r3, [pc, #84]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d6a:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d70:	4b12      	ldr	r3, [pc, #72]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d72:	0018      	movs	r0, r3
 8002d74:	f003 f978 	bl	8006068 <HAL_UART_Init>
 8002d78:	1e03      	subs	r3, r0, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d7c:	f000 fafa 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d80:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d82:	2100      	movs	r1, #0
 8002d84:	0018      	movs	r0, r3
 8002d86:	f004 f89d 	bl	8006ec4 <HAL_UARTEx_SetTxFifoThreshold>
 8002d8a:	1e03      	subs	r3, r0, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d8e:	f000 faf1 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d92:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002d94:	2100      	movs	r1, #0
 8002d96:	0018      	movs	r0, r3
 8002d98:	f004 f8d4 	bl	8006f44 <HAL_UARTEx_SetRxFifoThreshold>
 8002d9c:	1e03      	subs	r3, r0, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002da0:	f000 fae8 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002da4:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <MX_USART2_UART_Init+0x94>)
 8002da6:	0018      	movs	r0, r3
 8002da8:	f004 f852 	bl	8006e50 <HAL_UARTEx_DisableFifoMode>
 8002dac:	1e03      	subs	r3, r0, #0
 8002dae:	d001      	beq.n	8002db4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002db0:	f000 fae0 	bl	8003374 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002db4:	46c0      	nop			; (mov r8, r8)
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	20000764 	.word	0x20000764
 8002dc0:	40004400 	.word	0x40004400

08002dc4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dc8:	4b23      	ldr	r3, [pc, #140]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dca:	4a24      	ldr	r2, [pc, #144]	; (8002e5c <MX_USART3_UART_Init+0x98>)
 8002dcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002dce:	4b22      	ldr	r3, [pc, #136]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dd0:	2296      	movs	r2, #150	; 0x96
 8002dd2:	0192      	lsls	r2, r2, #6
 8002dd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dd6:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ddc:	4b1e      	ldr	r3, [pc, #120]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002de2:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002de8:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dea:	220c      	movs	r2, #12
 8002dec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dee:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df4:	4b18      	ldr	r3, [pc, #96]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dfa:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e00:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e06:	4b14      	ldr	r3, [pc, #80]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e0c:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f003 f92a 	bl	8006068 <HAL_UART_Init>
 8002e14:	1e03      	subs	r3, r0, #0
 8002e16:	d001      	beq.n	8002e1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002e18:	f000 faac 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e1c:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e1e:	2100      	movs	r1, #0
 8002e20:	0018      	movs	r0, r3
 8002e22:	f004 f84f 	bl	8006ec4 <HAL_UARTEx_SetTxFifoThreshold>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d001      	beq.n	8002e2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e2a:	f000 faa3 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e30:	2100      	movs	r1, #0
 8002e32:	0018      	movs	r0, r3
 8002e34:	f004 f886 	bl	8006f44 <HAL_UARTEx_SetRxFifoThreshold>
 8002e38:	1e03      	subs	r3, r0, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002e3c:	f000 fa9a 	bl	8003374 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <MX_USART3_UART_Init+0x94>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f004 f804 	bl	8006e50 <HAL_UARTEx_DisableFifoMode>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002e4c:	f000 fa92 	bl	8003374 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e50:	46c0      	nop			; (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	200007f8 	.word	0x200007f8
 8002e5c:	40004800 	.word	0x40004800

08002e60 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8002e64:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e66:	4a17      	ldr	r2, [pc, #92]	; (8002ec4 <MX_USART4_UART_Init+0x64>)
 8002e68:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002e6a:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e6c:	22e1      	movs	r2, #225	; 0xe1
 8002e6e:	0252      	lsls	r2, r2, #9
 8002e70:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002e72:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002e78:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002e7e:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002e84:	4b0e      	ldr	r3, [pc, #56]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e86:	220c      	movs	r2, #12
 8002e88:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e96:	4b0a      	ldr	r3, [pc, #40]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e9c:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ea2:	4b07      	ldr	r3, [pc, #28]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ea8:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <MX_USART4_UART_Init+0x60>)
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f003 f8dc 	bl	8006068 <HAL_UART_Init>
 8002eb0:	1e03      	subs	r3, r0, #0
 8002eb2:	d001      	beq.n	8002eb8 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8002eb4:	f000 fa5e 	bl	8003374 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8002eb8:	46c0      	nop			; (mov r8, r8)
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	2000088c 	.word	0x2000088c
 8002ec4:	40004c00 	.word	0x40004c00

08002ec8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b08b      	sub	sp, #44	; 0x2c
 8002ecc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ece:	2414      	movs	r4, #20
 8002ed0:	193b      	adds	r3, r7, r4
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	2314      	movs	r3, #20
 8002ed6:	001a      	movs	r2, r3
 8002ed8:	2100      	movs	r1, #0
 8002eda:	f006 fa13 	bl	8009304 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ede:	4b3f      	ldr	r3, [pc, #252]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ee2:	4b3e      	ldr	r3, [pc, #248]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002ee4:	2104      	movs	r1, #4
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eea:	4b3c      	ldr	r3, [pc, #240]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eee:	2204      	movs	r2, #4
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
 8002ef4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ef6:	4b39      	ldr	r3, [pc, #228]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002ef8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002efa:	4b38      	ldr	r3, [pc, #224]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002efc:	2120      	movs	r1, #32
 8002efe:	430a      	orrs	r2, r1
 8002f00:	635a      	str	r2, [r3, #52]	; 0x34
 8002f02:	4b36      	ldr	r3, [pc, #216]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	2220      	movs	r2, #32
 8002f08:	4013      	ands	r3, r2
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f0e:	4b33      	ldr	r3, [pc, #204]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f12:	4b32      	ldr	r3, [pc, #200]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f14:	2101      	movs	r1, #1
 8002f16:	430a      	orrs	r2, r1
 8002f18:	635a      	str	r2, [r3, #52]	; 0x34
 8002f1a:	4b30      	ldr	r3, [pc, #192]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f1e:	2201      	movs	r2, #1
 8002f20:	4013      	ands	r3, r2
 8002f22:	60bb      	str	r3, [r7, #8]
 8002f24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f26:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f2a:	4b2c      	ldr	r3, [pc, #176]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f2c:	2102      	movs	r1, #2
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	635a      	str	r2, [r3, #52]	; 0x34
 8002f32:	4b2a      	ldr	r3, [pc, #168]	; (8002fdc <MX_GPIO_Init+0x114>)
 8002f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f36:	2202      	movs	r2, #2
 8002f38:	4013      	ands	r3, r2
 8002f3a:	607b      	str	r3, [r7, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDG_GPIO_Port, LDG_Pin, GPIO_PIN_RESET);
 8002f3e:	23a0      	movs	r3, #160	; 0xa0
 8002f40:	05db      	lsls	r3, r3, #23
 8002f42:	2200      	movs	r2, #0
 8002f44:	2120      	movs	r1, #32
 8002f46:	0018      	movs	r0, r3
 8002f48:	f001 f813 	bl	8003f72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin, GPIO_PIN_RESET);
 8002f4c:	4b24      	ldr	r3, [pc, #144]	; (8002fe0 <MX_GPIO_Init+0x118>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2103      	movs	r1, #3
 8002f52:	0018      	movs	r0, r3
 8002f54:	f001 f80d 	bl	8003f72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LDG_Pin */
  GPIO_InitStruct.Pin = LDG_Pin;
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f5e:	193b      	adds	r3, r7, r4
 8002f60:	2201      	movs	r2, #1
 8002f62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f64:	193b      	adds	r3, r7, r4
 8002f66:	2200      	movs	r2, #0
 8002f68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f6a:	193b      	adds	r3, r7, r4
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LDG_GPIO_Port, &GPIO_InitStruct);
 8002f70:	193a      	adds	r2, r7, r4
 8002f72:	23a0      	movs	r3, #160	; 0xa0
 8002f74:	05db      	lsls	r3, r3, #23
 8002f76:	0011      	movs	r1, r2
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f000 fe71 	bl	8003c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin;
 8002f7e:	193b      	adds	r3, r7, r4
 8002f80:	2203      	movs	r2, #3
 8002f82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f84:	193b      	adds	r3, r7, r4
 8002f86:	2201      	movs	r2, #1
 8002f88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	193b      	adds	r3, r7, r4
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f90:	193b      	adds	r3, r7, r4
 8002f92:	2200      	movs	r2, #0
 8002f94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f96:	193b      	adds	r3, r7, r4
 8002f98:	4a11      	ldr	r2, [pc, #68]	; (8002fe0 <MX_GPIO_Init+0x118>)
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	0010      	movs	r0, r2
 8002f9e:	f000 fe5f 	bl	8003c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_IT2_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_IT2_Pin;
 8002fa2:	0021      	movs	r1, r4
 8002fa4:	187b      	adds	r3, r7, r1
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002faa:	187b      	adds	r3, r7, r1
 8002fac:	2288      	movs	r2, #136	; 0x88
 8002fae:	0352      	lsls	r2, r2, #13
 8002fb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_IT2_GPIO_Port, &GPIO_InitStruct);
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	4a09      	ldr	r2, [pc, #36]	; (8002fe0 <MX_GPIO_Init+0x118>)
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	0010      	movs	r0, r2
 8002fc0:	f000 fe4e 	bl	8003c60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2103      	movs	r1, #3
 8002fc8:	2006      	movs	r0, #6
 8002fca:	f000 fe13 	bl	8003bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002fce:	2006      	movs	r0, #6
 8002fd0:	f000 fe25 	bl	8003c1e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fd4:	46c0      	nop			; (mov r8, r8)
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b00b      	add	sp, #44	; 0x2c
 8002fda:	bd90      	pop	{r4, r7, pc}
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	50000400 	.word	0x50000400

08002fe4 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f7fd f888 	bl	8000104 <strlen>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2bfa      	cmp	r3, #250	; 0xfa
 8002ffc:	d908      	bls.n	8003010 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002ffe:	23fa      	movs	r3, #250	; 0xfa
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	490d      	ldr	r1, [pc, #52]	; (8003038 <send_debug_logs+0x54>)
 8003004:	480d      	ldr	r0, [pc, #52]	; (800303c <send_debug_logs+0x58>)
 8003006:	222a      	movs	r2, #42	; 0x2a
 8003008:	f003 f884 	bl	8006114 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 800300c:	23fa      	movs	r3, #250	; 0xfa
 800300e:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	b29a      	uxth	r2, r3
 8003014:	23fa      	movs	r3, #250	; 0xfa
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	4808      	ldr	r0, [pc, #32]	; (800303c <send_debug_logs+0x58>)
 800301c:	f003 f87a 	bl	8006114 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003020:	23fa      	movs	r3, #250	; 0xfa
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4906      	ldr	r1, [pc, #24]	; (8003040 <send_debug_logs+0x5c>)
 8003026:	4805      	ldr	r0, [pc, #20]	; (800303c <send_debug_logs+0x58>)
 8003028:	2201      	movs	r2, #1
 800302a:	f003 f873 	bl	8006114 <HAL_UART_Transmit>
}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	b004      	add	sp, #16
 8003034:	bd80      	pop	{r7, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	0800deb4 	.word	0x0800deb4
 800303c:	20000764 	.word	0x20000764
 8003040:	0800dee0 	.word	0x0800dee0

08003044 <reset_astronode>:
void reset_astronode ( void )
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003048:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <reset_astronode+0x30>)
 800304a:	2201      	movs	r2, #1
 800304c:	2102      	movs	r1, #2
 800304e:	0018      	movs	r0, r3
 8003050:	f000 ff8f 	bl	8003f72 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8003054:	2001      	movs	r0, #1
 8003056:	f000 fcb9 	bl	80039cc <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 800305a:	4b06      	ldr	r3, [pc, #24]	; (8003074 <reset_astronode+0x30>)
 800305c:	2200      	movs	r2, #0
 800305e:	2102      	movs	r1, #2
 8003060:	0018      	movs	r0, r3
 8003062:	f000 ff86 	bl	8003f72 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8003066:	20fa      	movs	r0, #250	; 0xfa
 8003068:	f000 fcb0 	bl	80039cc <HAL_Delay>
}
 800306c:	46c0      	nop			; (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	50000400 	.word	0x50000400

08003078 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <send_astronode_request+0x34>)
 8003084:	0018      	movs	r0, r3
 8003086:	f7ff ffad 	bl	8002fe4 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	0018      	movs	r0, r3
 800308e:	f7ff ffa9 	bl	8002fe4 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	b29a      	uxth	r2, r3
 8003096:	23fa      	movs	r3, #250	; 0xfa
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4804      	ldr	r0, [pc, #16]	; (80030b0 <send_astronode_request+0x38>)
 800309e:	f003 f839 	bl	8006114 <HAL_UART_Transmit>
}
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b002      	add	sp, #8
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	0800dee4 	.word	0x0800dee4
 80030b0:	200007f8 	.word	0x200007f8

080030b4 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80030bc:	6879      	ldr	r1, [r7, #4]
 80030be:	4806      	ldr	r0, [pc, #24]	; (80030d8 <is_astronode_character_received+0x24>)
 80030c0:	2364      	movs	r3, #100	; 0x64
 80030c2:	2201      	movs	r2, #1
 80030c4:	f003 f8c2 	bl	800624c <HAL_UART_Receive>
 80030c8:	0003      	movs	r3, r0
 80030ca:	425a      	negs	r2, r3
 80030cc:	4153      	adcs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
}
 80030d0:	0018      	movs	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b002      	add	sp, #8
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	200007f8 	.word	0x200007f8

080030dc <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( /*GPIOA*/ ASTRO_EVT_IT2_GPIO_Port , ASTRO_EVT_IT2_Pin ) == GPIO_PIN_SET ? true : false);
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <is_evt_pin_high+0x20>)
 80030e2:	2104      	movs	r1, #4
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 ff27 	bl	8003f38 <HAL_GPIO_ReadPin>
 80030ea:	0003      	movs	r3, r0
 80030ec:	3b01      	subs	r3, #1
 80030ee:	425a      	negs	r2, r3
 80030f0:	4153      	adcs	r3, r2
 80030f2:	b2db      	uxtb	r3, r3
}
 80030f4:	0018      	movs	r0, r3
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	50000400 	.word	0x50000400

08003100 <get_systick>:
uint32_t get_systick ( void )
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003104:	f000 fc58 	bl	80039b8 <HAL_GetTick>
 8003108:	0003      	movs	r3, r0
}
 800310a:	0018      	movs	r0, r3
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	000a      	movs	r2, r1
 800311a:	1cbb      	adds	r3, r7, #2
 800311c:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800311e:	f7ff ffef 	bl	8003100 <get_systick>
 8003122:	0002      	movs	r2, r0
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	1cba      	adds	r2, r7, #2
 800312a:	8812      	ldrh	r2, [r2, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	419b      	sbcs	r3, r3
 8003130:	425b      	negs	r3, r3
 8003132:	b2db      	uxtb	r3, r3
}
 8003134:	0018      	movs	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}

0800313c <my_tim_init>:

// TIM functions
void my_tim_init ( TIM_HandleTypeDef htim )
{
 800313c:	b084      	sub	sp, #16
 800313e:	b5b0      	push	{r4, r5, r7, lr}
 8003140:	af00      	add	r7, sp, #0
 8003142:	250c      	movs	r5, #12
 8003144:	1d2c      	adds	r4, r5, #4
 8003146:	19e4      	adds	r4, r4, r7
 8003148:	6020      	str	r0, [r4, #0]
 800314a:	6061      	str	r1, [r4, #4]
 800314c:	60a2      	str	r2, [r4, #8]
 800314e:	60e3      	str	r3, [r4, #12]
	__HAL_TIM_CLEAR_IT ( &htim , TIM_IT_UPDATE ) ;
 8003150:	1d2b      	adds	r3, r5, #4
 8003152:	19db      	adds	r3, r3, r7
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2202      	movs	r2, #2
 8003158:	4252      	negs	r2, r2
 800315a:	611a      	str	r2, [r3, #16]
}
 800315c:	46c0      	nop			; (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	bcb0      	pop	{r4, r5, r7}
 8003162:	bc08      	pop	{r3}
 8003164:	b004      	add	sp, #16
 8003166:	4718      	bx	r3

08003168 <my_tim_start>:

void my_tim_start ( TIM_HandleTypeDef htim )
{
 8003168:	b084      	sub	sp, #16
 800316a:	b5b0      	push	{r4, r5, r7, lr}
 800316c:	af00      	add	r7, sp, #0
 800316e:	2510      	movs	r5, #16
 8003170:	197c      	adds	r4, r7, r5
 8003172:	6020      	str	r0, [r4, #0]
 8003174:	6061      	str	r1, [r4, #4]
 8003176:	60a2      	str	r2, [r4, #8]
 8003178:	60e3      	str	r3, [r4, #12]
	tim_seconds = 0 ;
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <my_tim_start+0x2c>)
 800317c:	2200      	movs	r2, #0
 800317e:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim ) ;
 8003180:	197b      	adds	r3, r7, r5
 8003182:	0018      	movs	r0, r3
 8003184:	f002 fc76 	bl	8005a74 <HAL_TIM_Base_Start_IT>
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	bcb0      	pop	{r4, r5, r7}
 800318e:	bc08      	pop	{r3}
 8003190:	b004      	add	sp, #16
 8003192:	4718      	bx	r3
 8003194:	20000934 	.word	0x20000934

08003198 <my_tim_stop>:

void my_tim_stop ( TIM_HandleTypeDef htim )
{
 8003198:	b084      	sub	sp, #16
 800319a:	b5b0      	push	{r4, r5, r7, lr}
 800319c:	af00      	add	r7, sp, #0
 800319e:	2510      	movs	r5, #16
 80031a0:	197c      	adds	r4, r7, r5
 80031a2:	6020      	str	r0, [r4, #0]
 80031a4:	6061      	str	r1, [r4, #4]
 80031a6:	60a2      	str	r2, [r4, #8]
 80031a8:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Stop_IT ( &htim ) ;
 80031aa:	197b      	adds	r3, r7, r5
 80031ac:	0018      	movs	r0, r3
 80031ae:	f002 fcc3 	bl	8005b38 <HAL_TIM_Base_Stop_IT>
}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bcb0      	pop	{r4, r5, r7}
 80031b8:	bc08      	pop	{r3}
 80031ba:	b004      	add	sp, #16
 80031bc:	4718      	bx	r3
	...

080031c0 <my_astro_init>:

// Astronode functions
bool my_astro_init ( TIM_HandleTypeDef htim )
{
 80031c0:	b084      	sub	sp, #16
 80031c2:	b5b0      	push	{r4, r5, r7, lr}
 80031c4:	b092      	sub	sp, #72	; 0x48
 80031c6:	af10      	add	r7, sp, #64	; 0x40
 80031c8:	2518      	movs	r5, #24
 80031ca:	197c      	adds	r4, r7, r5
 80031cc:	6020      	str	r0, [r4, #0]
 80031ce:	6061      	str	r1, [r4, #4]
 80031d0:	60a2      	str	r2, [r4, #8]
 80031d2:	60e3      	str	r3, [r4, #12]
	bool cfg_wr = false ;
 80031d4:	1dfb      	adds	r3, r7, #7
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
	tim_seconds = 0 ;
 80031da:	4b30      	ldr	r3, [pc, #192]	; (800329c <my_astro_init+0xdc>)
 80031dc:	2200      	movs	r2, #0
 80031de:	801a      	strh	r2, [r3, #0]

	my_tim_start ( htim ) ;
 80031e0:	197c      	adds	r4, r7, r5
 80031e2:	466b      	mov	r3, sp
 80031e4:	0018      	movs	r0, r3
 80031e6:	0023      	movs	r3, r4
 80031e8:	3310      	adds	r3, #16
 80031ea:	223c      	movs	r2, #60	; 0x3c
 80031ec:	0019      	movs	r1, r3
 80031ee:	f006 f915 	bl	800941c <memcpy>
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	6861      	ldr	r1, [r4, #4]
 80031f6:	68a2      	ldr	r2, [r4, #8]
 80031f8:	68e3      	ldr	r3, [r4, #12]
 80031fa:	f7ff ffb5 	bl	8003168 <my_tim_start>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 80031fe:	e015      	b.n	800322c <my_astro_init+0x6c>
	{
		reset_astronode () ;
 8003200:	f7ff ff20 	bl	8003044 <reset_astronode>
		HAL_Delay ( 100 ) ;
 8003204:	2064      	movs	r0, #100	; 0x64
 8003206:	f000 fbe1 	bl	80039cc <HAL_Delay>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 800320a:	1dfc      	adds	r4, r7, #7
 800320c:	2300      	movs	r3, #0
 800320e:	9303      	str	r3, [sp, #12]
 8003210:	2301      	movs	r3, #1
 8003212:	9302      	str	r3, [sp, #8]
 8003214:	2301      	movs	r3, #1
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	2301      	movs	r3, #1
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2300      	movs	r3, #0
 800321e:	2201      	movs	r2, #1
 8003220:	2101      	movs	r1, #1
 8003222:	2001      	movs	r0, #1
 8003224:	f003 ff66 	bl	80070f4 <astronode_send_cfg_wr>
 8003228:	0003      	movs	r3, r0
 800322a:	7023      	strb	r3, [r4, #0]
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 800322c:	4b1b      	ldr	r3, [pc, #108]	; (800329c <my_astro_init+0xdc>)
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	2b09      	cmp	r3, #9
 8003232:	d806      	bhi.n	8003242 <my_astro_init+0x82>
 8003234:	1dfb      	adds	r3, r7, #7
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	2201      	movs	r2, #1
 800323a:	4053      	eors	r3, r2
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1de      	bne.n	8003200 <my_astro_init+0x40>
	}
	tim_seconds = 0 ;
 8003242:	4b16      	ldr	r3, [pc, #88]	; (800329c <my_astro_init+0xdc>)
 8003244:	2200      	movs	r2, #0
 8003246:	801a      	strh	r2, [r3, #0]
	my_tim_stop ( htim ) ;
 8003248:	2318      	movs	r3, #24
 800324a:	18fc      	adds	r4, r7, r3
 800324c:	466b      	mov	r3, sp
 800324e:	0018      	movs	r0, r3
 8003250:	0023      	movs	r3, r4
 8003252:	3310      	adds	r3, #16
 8003254:	223c      	movs	r2, #60	; 0x3c
 8003256:	0019      	movs	r1, r3
 8003258:	f006 f8e0 	bl	800941c <memcpy>
 800325c:	6820      	ldr	r0, [r4, #0]
 800325e:	6861      	ldr	r1, [r4, #4]
 8003260:	68a2      	ldr	r2, [r4, #8]
 8003262:	68e3      	ldr	r3, [r4, #12]
 8003264:	f7ff ff98 	bl	8003198 <my_tim_stop>
	if ( cfg_wr )
 8003268:	1dfb      	adds	r3, r7, #7
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00d      	beq.n	800328c <my_astro_init+0xcc>
	{
		astronode_send_rtc_rr () ;
 8003270:	f004 fba0 	bl	80079b4 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8003274:	f003 ff06 	bl	8007084 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8003278:	f004 fc96 	bl	8007ba8 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800327c:	f004 f890 	bl	80073a0 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 8003280:	f003 ffe4 	bl	800724c <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8003284:	f004 fb1a 	bl	80078bc <astronode_send_pld_fr>
		return true ;
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <my_astro_init+0xce>
	}
	else
	{
		return false ;
 800328c:	2300      	movs	r3, #0
	}
}
 800328e:	0018      	movs	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	b002      	add	sp, #8
 8003294:	bcb0      	pop	{r4, r5, r7}
 8003296:	bc08      	pop	{r3}
 8003298:	b004      	add	sp, #16
 800329a:	4718      	bx	r3
 800329c:	20000934 	.word	0x20000934

080032a0 <is_system_initialized>:


// System functions
bool is_system_initialized ( void )
{
 80032a0:	b590      	push	{r4, r7, lr}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
	// Nie prbuj robi nic z Astronode, bo nie wiesz czy nie trzeba go zainicjowa restartem. Ogranicz si do samego systemu.
	uint16_t yyyy = my_rtc_get_dt_s ( rtc_dt_s ) ;
 80032a6:	1dbc      	adds	r4, r7, #6
 80032a8:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <is_system_initialized+0x34>)
 80032aa:	0018      	movs	r0, r3
 80032ac:	f005 fbf2 	bl	8008a94 <my_rtc_get_dt_s>
 80032b0:	0003      	movs	r3, r0
 80032b2:	8023      	strh	r3, [r4, #0]
	send_debug_logs ( rtc_dt_s ) ;
 80032b4:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <is_system_initialized+0x34>)
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7ff fe94 	bl	8002fe4 <send_debug_logs>
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
 80032bc:	1dbb      	adds	r3, r7, #6
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	4a05      	ldr	r2, [pc, #20]	; (80032d8 <is_system_initialized+0x38>)
 80032c2:	429a      	cmp	r2, r3
 80032c4:	419b      	sbcs	r3, r3
 80032c6:	425b      	negs	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
}
 80032ca:	0018      	movs	r0, r3
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b003      	add	sp, #12
 80032d0:	bd90      	pop	{r4, r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	20000920 	.word	0x20000920
 80032d8:	000007e6 	.word	0x000007e6

080032dc <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczy flag alarmu
	send_debug_logs ( "main.c,HAL_RTC_AlarmAEventCallback," ) ;
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <HAL_RTC_AlarmAEventCallback+0x18>)
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7ff fe7c 	bl	8002fe4 <send_debug_logs>
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b002      	add	sp, #8
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	0800df08 	.word	0x0800df08

080032f8 <HAL_TIM_PeriodElapsedCallback>:

// TIM Callbacks

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0c      	ldr	r2, [pc, #48]	; (8003338 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d111      	bne.n	800332e <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		tim_seconds++ ;
 800330a:	4b0c      	ldr	r3, [pc, #48]	; (800333c <HAL_TIM_PeriodElapsedCallback+0x44>)
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	3301      	adds	r3, #1
 8003310:	b29a      	uxth	r2, r3
 8003312:	4b0a      	ldr	r3, [pc, #40]	; (800333c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003314:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003318:	881a      	ldrh	r2, [r3, #0]
 800331a:	2396      	movs	r3, #150	; 0x96
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	429a      	cmp	r2, r3
 8003320:	d905      	bls.n	800332e <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			send_debug_logs ( "main.c,HAL_TIM_PeriodElapsedCallback,HAL_NVIC_SystemReset" ) ;
 8003322:	4b07      	ldr	r3, [pc, #28]	; (8003340 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003324:	0018      	movs	r0, r3
 8003326:	f7ff fe5d 	bl	8002fe4 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 800332a:	f000 fc88 	bl	8003c3e <HAL_NVIC_SystemReset>
		}
	}
}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	46bd      	mov	sp, r7
 8003332:	b002      	add	sp, #8
 8003334:	bd80      	pop	{r7, pc}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	40001000 	.word	0x40001000
 800333c:	20000934 	.word	0x20000934
 8003340:	0800df2c 	.word	0x0800df2c

08003344 <HAL_GPIO_EXTI_Rising_Callback>:

// EXTI Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b095      	sub	sp, #84	; 0x54
 8003348:	af00      	add	r7, sp, #0
 800334a:	0002      	movs	r2, r0
 800334c:	1dbb      	adds	r3, r7, #6
 800334e:	801a      	strh	r2, [r3, #0]
	{
		is_astro_evt_flag = true ;
	}
	*/
	char m[70];
	sprintf ( m , "main.c,HAL_GPIO_EXTI_Rising_Callback,%d" , GPIO_Pin ) ;
 8003350:	1dbb      	adds	r3, r7, #6
 8003352:	881a      	ldrh	r2, [r3, #0]
 8003354:	4906      	ldr	r1, [pc, #24]	; (8003370 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 8003356:	2408      	movs	r4, #8
 8003358:	193b      	adds	r3, r7, r4
 800335a:	0018      	movs	r0, r3
 800335c:	f005 ff66 	bl	800922c <sprintf>
	send_debug_logs ( m ) ;
 8003360:	193b      	adds	r3, r7, r4
 8003362:	0018      	movs	r0, r3
 8003364:	f7ff fe3e 	bl	8002fe4 <send_debug_logs>
}
 8003368:	46c0      	nop			; (mov r8, r8)
 800336a:	46bd      	mov	sp, r7
 800336c:	b015      	add	sp, #84	; 0x54
 800336e:	bd90      	pop	{r4, r7, pc}
 8003370:	0800df68 	.word	0x0800df68

08003374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003378:	b672      	cpsid	i
}
 800337a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800337c:	e7fe      	b.n	800337c <Error_Handler+0x8>
	...

08003380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003386:	4b11      	ldr	r3, [pc, #68]	; (80033cc <HAL_MspInit+0x4c>)
 8003388:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800338a:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_MspInit+0x4c>)
 800338c:	2101      	movs	r1, #1
 800338e:	430a      	orrs	r2, r1
 8003390:	641a      	str	r2, [r3, #64]	; 0x40
 8003392:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <HAL_MspInit+0x4c>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	2201      	movs	r2, #1
 8003398:	4013      	ands	r3, r2
 800339a:	607b      	str	r3, [r7, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800339e:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <HAL_MspInit+0x4c>)
 80033a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_MspInit+0x4c>)
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	0549      	lsls	r1, r1, #21
 80033a8:	430a      	orrs	r2, r1
 80033aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80033ac:	4b07      	ldr	r3, [pc, #28]	; (80033cc <HAL_MspInit+0x4c>)
 80033ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033b0:	2380      	movs	r3, #128	; 0x80
 80033b2:	055b      	lsls	r3, r3, #21
 80033b4:	4013      	ands	r3, r2
 80033b6:	603b      	str	r3, [r7, #0]
 80033b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80033ba:	23c0      	movs	r3, #192	; 0xc0
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 fb44 	bl	8003a4c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033c4:	46c0      	nop			; (mov r8, r8)
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40021000 	.word	0x40021000

080033d0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80033d0:	b590      	push	{r4, r7, lr}
 80033d2:	b097      	sub	sp, #92	; 0x5c
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033d8:	240c      	movs	r4, #12
 80033da:	193b      	adds	r3, r7, r4
 80033dc:	0018      	movs	r0, r3
 80033de:	234c      	movs	r3, #76	; 0x4c
 80033e0:	001a      	movs	r2, r3
 80033e2:	2100      	movs	r1, #0
 80033e4:	f005 ff8e 	bl	8009304 <memset>
  if(hrtc->Instance==RTC)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a19      	ldr	r2, [pc, #100]	; (8003454 <HAL_RTC_MspInit+0x84>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d12c      	bne.n	800344c <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80033f2:	193b      	adds	r3, r7, r4
 80033f4:	2280      	movs	r2, #128	; 0x80
 80033f6:	0292      	lsls	r2, r2, #10
 80033f8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80033fa:	193b      	adds	r3, r7, r4
 80033fc:	2280      	movs	r2, #128	; 0x80
 80033fe:	0052      	lsls	r2, r2, #1
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003402:	193b      	adds	r3, r7, r4
 8003404:	0018      	movs	r0, r3
 8003406:	f001 fba1 	bl	8004b4c <HAL_RCCEx_PeriphCLKConfig>
 800340a:	1e03      	subs	r3, r0, #0
 800340c:	d001      	beq.n	8003412 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800340e:	f7ff ffb1 	bl	8003374 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003412:	4b11      	ldr	r3, [pc, #68]	; (8003458 <HAL_RTC_MspInit+0x88>)
 8003414:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003416:	4b10      	ldr	r3, [pc, #64]	; (8003458 <HAL_RTC_MspInit+0x88>)
 8003418:	2180      	movs	r1, #128	; 0x80
 800341a:	0209      	lsls	r1, r1, #8
 800341c:	430a      	orrs	r2, r1
 800341e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003420:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <HAL_RTC_MspInit+0x88>)
 8003422:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <HAL_RTC_MspInit+0x88>)
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	00c9      	lsls	r1, r1, #3
 800342a:	430a      	orrs	r2, r1
 800342c:	63da      	str	r2, [r3, #60]	; 0x3c
 800342e:	4b0a      	ldr	r3, [pc, #40]	; (8003458 <HAL_RTC_MspInit+0x88>)
 8003430:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003432:	2380      	movs	r3, #128	; 0x80
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	4013      	ands	r3, r2
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 800343c:	2200      	movs	r2, #0
 800343e:	2103      	movs	r1, #3
 8003440:	2002      	movs	r0, #2
 8003442:	f000 fbd7 	bl	8003bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003446:	2002      	movs	r0, #2
 8003448:	f000 fbe9 	bl	8003c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800344c:	46c0      	nop			; (mov r8, r8)
 800344e:	46bd      	mov	sp, r7
 8003450:	b017      	add	sp, #92	; 0x5c
 8003452:	bd90      	pop	{r4, r7, pc}
 8003454:	40002800 	.word	0x40002800
 8003458:	40021000 	.word	0x40021000

0800345c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a0d      	ldr	r2, [pc, #52]	; (80034a0 <HAL_TIM_Base_MspInit+0x44>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d113      	bne.n	8003496 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800346e:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <HAL_TIM_Base_MspInit+0x48>)
 8003470:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <HAL_TIM_Base_MspInit+0x48>)
 8003474:	2110      	movs	r1, #16
 8003476:	430a      	orrs	r2, r1
 8003478:	63da      	str	r2, [r3, #60]	; 0x3c
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <HAL_TIM_Base_MspInit+0x48>)
 800347c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347e:	2210      	movs	r2, #16
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8003486:	2200      	movs	r2, #0
 8003488:	2102      	movs	r1, #2
 800348a:	2011      	movs	r0, #17
 800348c:	f000 fbb2 	bl	8003bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003490:	2011      	movs	r0, #17
 8003492:	f000 fbc4 	bl	8003c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	46bd      	mov	sp, r7
 800349a:	b004      	add	sp, #16
 800349c:	bd80      	pop	{r7, pc}
 800349e:	46c0      	nop			; (mov r8, r8)
 80034a0:	40001000 	.word	0x40001000
 80034a4:	40021000 	.word	0x40021000

080034a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b0a1      	sub	sp, #132	; 0x84
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b0:	236c      	movs	r3, #108	; 0x6c
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	0018      	movs	r0, r3
 80034b6:	2314      	movs	r3, #20
 80034b8:	001a      	movs	r2, r3
 80034ba:	2100      	movs	r1, #0
 80034bc:	f005 ff22 	bl	8009304 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034c0:	2420      	movs	r4, #32
 80034c2:	193b      	adds	r3, r7, r4
 80034c4:	0018      	movs	r0, r3
 80034c6:	234c      	movs	r3, #76	; 0x4c
 80034c8:	001a      	movs	r2, r3
 80034ca:	2100      	movs	r1, #0
 80034cc:	f005 ff1a 	bl	8009304 <memset>
  if(huart->Instance==USART2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a61      	ldr	r2, [pc, #388]	; (800365c <HAL_UART_MspInit+0x1b4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d13f      	bne.n	800355a <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80034da:	193b      	adds	r3, r7, r4
 80034dc:	2202      	movs	r2, #2
 80034de:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80034e0:	193b      	adds	r3, r7, r4
 80034e2:	2200      	movs	r2, #0
 80034e4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	0018      	movs	r0, r3
 80034ea:	f001 fb2f 	bl	8004b4c <HAL_RCCEx_PeriphCLKConfig>
 80034ee:	1e03      	subs	r3, r0, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80034f2:	f7ff ff3f 	bl	8003374 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034f6:	4b5a      	ldr	r3, [pc, #360]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80034f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034fa:	4b59      	ldr	r3, [pc, #356]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80034fc:	2180      	movs	r1, #128	; 0x80
 80034fe:	0289      	lsls	r1, r1, #10
 8003500:	430a      	orrs	r2, r1
 8003502:	63da      	str	r2, [r3, #60]	; 0x3c
 8003504:	4b56      	ldr	r3, [pc, #344]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	029b      	lsls	r3, r3, #10
 800350c:	4013      	ands	r3, r2
 800350e:	61fb      	str	r3, [r7, #28]
 8003510:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003512:	4b53      	ldr	r3, [pc, #332]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003514:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003516:	4b52      	ldr	r3, [pc, #328]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003518:	2101      	movs	r1, #1
 800351a:	430a      	orrs	r2, r1
 800351c:	635a      	str	r2, [r3, #52]	; 0x34
 800351e:	4b50      	ldr	r3, [pc, #320]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003522:	2201      	movs	r2, #1
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
 8003528:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 800352a:	216c      	movs	r1, #108	; 0x6c
 800352c:	187b      	adds	r3, r7, r1
 800352e:	220c      	movs	r2, #12
 8003530:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003532:	187b      	adds	r3, r7, r1
 8003534:	2202      	movs	r2, #2
 8003536:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	187b      	adds	r3, r7, r1
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353e:	187b      	adds	r3, r7, r1
 8003540:	2200      	movs	r2, #0
 8003542:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003544:	187b      	adds	r3, r7, r1
 8003546:	2201      	movs	r2, #1
 8003548:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354a:	187a      	adds	r2, r7, r1
 800354c:	23a0      	movs	r3, #160	; 0xa0
 800354e:	05db      	lsls	r3, r3, #23
 8003550:	0011      	movs	r1, r2
 8003552:	0018      	movs	r0, r3
 8003554:	f000 fb84 	bl	8003c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8003558:	e07b      	b.n	8003652 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a41      	ldr	r2, [pc, #260]	; (8003664 <HAL_UART_MspInit+0x1bc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d140      	bne.n	80035e6 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003564:	2120      	movs	r1, #32
 8003566:	187b      	adds	r3, r7, r1
 8003568:	2204      	movs	r2, #4
 800356a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800356c:	187b      	adds	r3, r7, r1
 800356e:	2200      	movs	r2, #0
 8003570:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003572:	187b      	adds	r3, r7, r1
 8003574:	0018      	movs	r0, r3
 8003576:	f001 fae9 	bl	8004b4c <HAL_RCCEx_PeriphCLKConfig>
 800357a:	1e03      	subs	r3, r0, #0
 800357c:	d001      	beq.n	8003582 <HAL_UART_MspInit+0xda>
      Error_Handler();
 800357e:	f7ff fef9 	bl	8003374 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003582:	4b37      	ldr	r3, [pc, #220]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003584:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003586:	4b36      	ldr	r3, [pc, #216]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003588:	2180      	movs	r1, #128	; 0x80
 800358a:	02c9      	lsls	r1, r1, #11
 800358c:	430a      	orrs	r2, r1
 800358e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003590:	4b33      	ldr	r3, [pc, #204]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003594:	2380      	movs	r3, #128	; 0x80
 8003596:	02db      	lsls	r3, r3, #11
 8003598:	4013      	ands	r3, r2
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800359e:	4b30      	ldr	r3, [pc, #192]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80035a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035a2:	4b2f      	ldr	r3, [pc, #188]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80035a4:	2102      	movs	r1, #2
 80035a6:	430a      	orrs	r2, r1
 80035a8:	635a      	str	r2, [r3, #52]	; 0x34
 80035aa:	4b2d      	ldr	r3, [pc, #180]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80035ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ae:	2202      	movs	r2, #2
 80035b0:	4013      	ands	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
 80035b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 80035b6:	216c      	movs	r1, #108	; 0x6c
 80035b8:	187b      	adds	r3, r7, r1
 80035ba:	22c0      	movs	r2, #192	; 0xc0
 80035bc:	0092      	lsls	r2, r2, #2
 80035be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c0:	187b      	adds	r3, r7, r1
 80035c2:	2202      	movs	r2, #2
 80035c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c6:	187b      	adds	r3, r7, r1
 80035c8:	2200      	movs	r2, #0
 80035ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035cc:	187b      	adds	r3, r7, r1
 80035ce:	2200      	movs	r2, #0
 80035d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80035d2:	187b      	adds	r3, r7, r1
 80035d4:	2204      	movs	r2, #4
 80035d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d8:	187b      	adds	r3, r7, r1
 80035da:	4a23      	ldr	r2, [pc, #140]	; (8003668 <HAL_UART_MspInit+0x1c0>)
 80035dc:	0019      	movs	r1, r3
 80035de:	0010      	movs	r0, r2
 80035e0:	f000 fb3e 	bl	8003c60 <HAL_GPIO_Init>
}
 80035e4:	e035      	b.n	8003652 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART4)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a20      	ldr	r2, [pc, #128]	; (800366c <HAL_UART_MspInit+0x1c4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d130      	bne.n	8003652 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART4_CLK_ENABLE();
 80035f0:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80035f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035f4:	4b1a      	ldr	r3, [pc, #104]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 80035f6:	2180      	movs	r1, #128	; 0x80
 80035f8:	0309      	lsls	r1, r1, #12
 80035fa:	430a      	orrs	r2, r1
 80035fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80035fe:	4b18      	ldr	r3, [pc, #96]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003600:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	031b      	lsls	r3, r3, #12
 8003606:	4013      	ands	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800360c:	4b14      	ldr	r3, [pc, #80]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 800360e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003610:	4b13      	ldr	r3, [pc, #76]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 8003612:	2104      	movs	r1, #4
 8003614:	430a      	orrs	r2, r1
 8003616:	635a      	str	r2, [r3, #52]	; 0x34
 8003618:	4b11      	ldr	r3, [pc, #68]	; (8003660 <HAL_UART_MspInit+0x1b8>)
 800361a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361c:	2204      	movs	r2, #4
 800361e:	4013      	ands	r3, r2
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = OPENLOG_RX_Pin|OPENLOG_TX_Pin;
 8003624:	216c      	movs	r1, #108	; 0x6c
 8003626:	187b      	adds	r3, r7, r1
 8003628:	22c0      	movs	r2, #192	; 0xc0
 800362a:	0112      	lsls	r2, r2, #4
 800362c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362e:	187b      	adds	r3, r7, r1
 8003630:	2202      	movs	r2, #2
 8003632:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	187b      	adds	r3, r7, r1
 8003636:	2200      	movs	r2, #0
 8003638:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	187b      	adds	r3, r7, r1
 800363c:	2200      	movs	r2, #0
 800363e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART4;
 8003640:	187b      	adds	r3, r7, r1
 8003642:	2201      	movs	r2, #1
 8003644:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003646:	187b      	adds	r3, r7, r1
 8003648:	4a09      	ldr	r2, [pc, #36]	; (8003670 <HAL_UART_MspInit+0x1c8>)
 800364a:	0019      	movs	r1, r3
 800364c:	0010      	movs	r0, r2
 800364e:	f000 fb07 	bl	8003c60 <HAL_GPIO_Init>
}
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	46bd      	mov	sp, r7
 8003656:	b021      	add	sp, #132	; 0x84
 8003658:	bd90      	pop	{r4, r7, pc}
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	40004400 	.word	0x40004400
 8003660:	40021000 	.word	0x40021000
 8003664:	40004800 	.word	0x40004800
 8003668:	50000400 	.word	0x50000400
 800366c:	40004c00 	.word	0x40004c00
 8003670:	50000800 	.word	0x50000800

08003674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003678:	e7fe      	b.n	8003678 <NMI_Handler+0x4>

0800367a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800367e:	e7fe      	b.n	800367e <HardFault_Handler+0x4>

08003680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003684:	46c0      	nop			; (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003698:	f000 f97c 	bl	8003994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800369c:	46c0      	nop			; (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80036a8:	4b03      	ldr	r3, [pc, #12]	; (80036b8 <RTC_TAMP_IRQHandler+0x14>)
 80036aa:	0018      	movs	r0, r3
 80036ac:	f002 f850 	bl	8005750 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	200006ec 	.word	0x200006ec

080036bc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_IT2_Pin);
 80036c0:	2004      	movs	r0, #4
 80036c2:	f000 fc73 	bl	8003fac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80036d2:	0018      	movs	r0, r3
 80036d4:	f002 fa5e 	bl	8005b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80036d8:	46c0      	nop			; (mov r8, r8)
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	20000718 	.word	0x20000718

080036e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  return 1;
 80036e8:	2301      	movs	r3, #1
}
 80036ea:	0018      	movs	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <_kill>:

int _kill(int pid, int sig)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036fa:	f005 fe61 	bl	80093c0 <__errno>
 80036fe:	0003      	movs	r3, r0
 8003700:	2216      	movs	r2, #22
 8003702:	601a      	str	r2, [r3, #0]
  return -1;
 8003704:	2301      	movs	r3, #1
 8003706:	425b      	negs	r3, r3
}
 8003708:	0018      	movs	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	b002      	add	sp, #8
 800370e:	bd80      	pop	{r7, pc}

08003710 <_exit>:

void _exit (int status)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003718:	2301      	movs	r3, #1
 800371a:	425a      	negs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	0011      	movs	r1, r2
 8003720:	0018      	movs	r0, r3
 8003722:	f7ff ffe5 	bl	80036f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003726:	e7fe      	b.n	8003726 <_exit+0x16>

08003728 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	e00a      	b.n	8003750 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800373a:	e000      	b.n	800373e <_read+0x16>
 800373c:	bf00      	nop
 800373e:	0001      	movs	r1, r0
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	60ba      	str	r2, [r7, #8]
 8003746:	b2ca      	uxtb	r2, r1
 8003748:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	3301      	adds	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	429a      	cmp	r2, r3
 8003756:	dbf0      	blt.n	800373a <_read+0x12>
  }

  return len;
 8003758:	687b      	ldr	r3, [r7, #4]
}
 800375a:	0018      	movs	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	b006      	add	sp, #24
 8003760:	bd80      	pop	{r7, pc}

08003762 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b086      	sub	sp, #24
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	e009      	b.n	8003788 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	60ba      	str	r2, [r7, #8]
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	0018      	movs	r0, r3
 800377e:	e000      	b.n	8003782 <_write+0x20>
 8003780:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	3301      	adds	r3, #1
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	429a      	cmp	r2, r3
 800378e:	dbf1      	blt.n	8003774 <_write+0x12>
  }
  return len;
 8003790:	687b      	ldr	r3, [r7, #4]
}
 8003792:	0018      	movs	r0, r3
 8003794:	46bd      	mov	sp, r7
 8003796:	b006      	add	sp, #24
 8003798:	bd80      	pop	{r7, pc}

0800379a <_close>:

int _close(int file)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037a2:	2301      	movs	r3, #1
 80037a4:	425b      	negs	r3, r3
}
 80037a6:	0018      	movs	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	b002      	add	sp, #8
 80037ac:	bd80      	pop	{r7, pc}

080037ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2280      	movs	r2, #128	; 0x80
 80037bc:	0192      	lsls	r2, r2, #6
 80037be:	605a      	str	r2, [r3, #4]
  return 0;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b002      	add	sp, #8
 80037c8:	bd80      	pop	{r7, pc}

080037ca <_isatty>:

int _isatty(int file)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b082      	sub	sp, #8
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037d2:	2301      	movs	r3, #1
}
 80037d4:	0018      	movs	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	b002      	add	sp, #8
 80037da:	bd80      	pop	{r7, pc}

080037dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	0018      	movs	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b004      	add	sp, #16
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037fc:	4a14      	ldr	r2, [pc, #80]	; (8003850 <_sbrk+0x5c>)
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <_sbrk+0x60>)
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003808:	4b13      	ldr	r3, [pc, #76]	; (8003858 <_sbrk+0x64>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d102      	bne.n	8003816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <_sbrk+0x64>)
 8003812:	4a12      	ldr	r2, [pc, #72]	; (800385c <_sbrk+0x68>)
 8003814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003816:	4b10      	ldr	r3, [pc, #64]	; (8003858 <_sbrk+0x64>)
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	18d3      	adds	r3, r2, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	429a      	cmp	r2, r3
 8003822:	d207      	bcs.n	8003834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003824:	f005 fdcc 	bl	80093c0 <__errno>
 8003828:	0003      	movs	r3, r0
 800382a:	220c      	movs	r2, #12
 800382c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800382e:	2301      	movs	r3, #1
 8003830:	425b      	negs	r3, r3
 8003832:	e009      	b.n	8003848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <_sbrk+0x64>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800383a:	4b07      	ldr	r3, [pc, #28]	; (8003858 <_sbrk+0x64>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	18d2      	adds	r2, r2, r3
 8003842:	4b05      	ldr	r3, [pc, #20]	; (8003858 <_sbrk+0x64>)
 8003844:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003846:	68fb      	ldr	r3, [r7, #12]
}
 8003848:	0018      	movs	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	b006      	add	sp, #24
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20024000 	.word	0x20024000
 8003854:	00000400 	.word	0x00000400
 8003858:	20000ae0 	.word	0x20000ae0
 800385c:	20000df8 	.word	0x20000df8

08003860 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003864:	46c0      	nop			; (mov r8, r8)
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800386c:	480d      	ldr	r0, [pc, #52]	; (80038a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800386e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003870:	f7ff fff6 	bl	8003860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003874:	480c      	ldr	r0, [pc, #48]	; (80038a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003876:	490d      	ldr	r1, [pc, #52]	; (80038ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8003878:	4a0d      	ldr	r2, [pc, #52]	; (80038b0 <LoopForever+0xe>)
  movs r3, #0
 800387a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800387c:	e002      	b.n	8003884 <LoopCopyDataInit>

0800387e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800387e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003882:	3304      	adds	r3, #4

08003884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003888:	d3f9      	bcc.n	800387e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388a:	4a0a      	ldr	r2, [pc, #40]	; (80038b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800388c:	4c0a      	ldr	r4, [pc, #40]	; (80038b8 <LoopForever+0x16>)
  movs r3, #0
 800388e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003890:	e001      	b.n	8003896 <LoopFillZerobss>

08003892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003894:	3204      	adds	r2, #4

08003896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003898:	d3fb      	bcc.n	8003892 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800389a:	f005 fd97 	bl	80093cc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800389e:	f7fe ffc7 	bl	8002830 <main>

080038a2 <LoopForever>:

LoopForever:
  b LoopForever
 80038a2:	e7fe      	b.n	80038a2 <LoopForever>
  ldr   r0, =_estack
 80038a4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80038a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038ac:	200006d0 	.word	0x200006d0
  ldr r2, =_sidata
 80038b0:	0800fd30 	.word	0x0800fd30
  ldr r2, =_sbss
 80038b4:	200006d0 	.word	0x200006d0
  ldr r4, =_ebss
 80038b8:	20000df8 	.word	0x20000df8

080038bc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038bc:	e7fe      	b.n	80038bc <ADC1_COMP_IRQHandler>
	...

080038c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038c6:	1dfb      	adds	r3, r7, #7
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038cc:	4b0b      	ldr	r3, [pc, #44]	; (80038fc <HAL_Init+0x3c>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4b0a      	ldr	r3, [pc, #40]	; (80038fc <HAL_Init+0x3c>)
 80038d2:	2180      	movs	r1, #128	; 0x80
 80038d4:	0049      	lsls	r1, r1, #1
 80038d6:	430a      	orrs	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038da:	2000      	movs	r0, #0
 80038dc:	f000 f810 	bl	8003900 <HAL_InitTick>
 80038e0:	1e03      	subs	r3, r0, #0
 80038e2:	d003      	beq.n	80038ec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80038e4:	1dfb      	adds	r3, r7, #7
 80038e6:	2201      	movs	r2, #1
 80038e8:	701a      	strb	r2, [r3, #0]
 80038ea:	e001      	b.n	80038f0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80038ec:	f7ff fd48 	bl	8003380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038f0:	1dfb      	adds	r3, r7, #7
 80038f2:	781b      	ldrb	r3, [r3, #0]
}
 80038f4:	0018      	movs	r0, r3
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b002      	add	sp, #8
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40022000 	.word	0x40022000

08003900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003900:	b590      	push	{r4, r7, lr}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003908:	230f      	movs	r3, #15
 800390a:	18fb      	adds	r3, r7, r3
 800390c:	2200      	movs	r2, #0
 800390e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003910:	4b1d      	ldr	r3, [pc, #116]	; (8003988 <HAL_InitTick+0x88>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d02b      	beq.n	8003970 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003918:	4b1c      	ldr	r3, [pc, #112]	; (800398c <HAL_InitTick+0x8c>)
 800391a:	681c      	ldr	r4, [r3, #0]
 800391c:	4b1a      	ldr	r3, [pc, #104]	; (8003988 <HAL_InitTick+0x88>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	0019      	movs	r1, r3
 8003922:	23fa      	movs	r3, #250	; 0xfa
 8003924:	0098      	lsls	r0, r3, #2
 8003926:	f7fc fc09 	bl	800013c <__udivsi3>
 800392a:	0003      	movs	r3, r0
 800392c:	0019      	movs	r1, r3
 800392e:	0020      	movs	r0, r4
 8003930:	f7fc fc04 	bl	800013c <__udivsi3>
 8003934:	0003      	movs	r3, r0
 8003936:	0018      	movs	r0, r3
 8003938:	f000 f985 	bl	8003c46 <HAL_SYSTICK_Config>
 800393c:	1e03      	subs	r3, r0, #0
 800393e:	d112      	bne.n	8003966 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b03      	cmp	r3, #3
 8003944:	d80a      	bhi.n	800395c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	2301      	movs	r3, #1
 800394a:	425b      	negs	r3, r3
 800394c:	2200      	movs	r2, #0
 800394e:	0018      	movs	r0, r3
 8003950:	f000 f950 	bl	8003bf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003954:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <HAL_InitTick+0x90>)
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	e00d      	b.n	8003978 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800395c:	230f      	movs	r3, #15
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	2201      	movs	r2, #1
 8003962:	701a      	strb	r2, [r3, #0]
 8003964:	e008      	b.n	8003978 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003966:	230f      	movs	r3, #15
 8003968:	18fb      	adds	r3, r7, r3
 800396a:	2201      	movs	r2, #1
 800396c:	701a      	strb	r2, [r3, #0]
 800396e:	e003      	b.n	8003978 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003970:	230f      	movs	r3, #15
 8003972:	18fb      	adds	r3, r7, r3
 8003974:	2201      	movs	r2, #1
 8003976:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003978:	230f      	movs	r3, #15
 800397a:	18fb      	adds	r3, r7, r3
 800397c:	781b      	ldrb	r3, [r3, #0]
}
 800397e:	0018      	movs	r0, r3
 8003980:	46bd      	mov	sp, r7
 8003982:	b005      	add	sp, #20
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	2000001c 	.word	0x2000001c
 800398c:	20000014 	.word	0x20000014
 8003990:	20000018 	.word	0x20000018

08003994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003998:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <HAL_IncTick+0x1c>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	001a      	movs	r2, r3
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_IncTick+0x20>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	18d2      	adds	r2, r2, r3
 80039a4:	4b03      	ldr	r3, [pc, #12]	; (80039b4 <HAL_IncTick+0x20>)
 80039a6:	601a      	str	r2, [r3, #0]
}
 80039a8:	46c0      	nop			; (mov r8, r8)
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	2000001c 	.word	0x2000001c
 80039b4:	20000ae4 	.word	0x20000ae4

080039b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  return uwTick;
 80039bc:	4b02      	ldr	r3, [pc, #8]	; (80039c8 <HAL_GetTick+0x10>)
 80039be:	681b      	ldr	r3, [r3, #0]
}
 80039c0:	0018      	movs	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	20000ae4 	.word	0x20000ae4

080039cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d4:	f7ff fff0 	bl	80039b8 <HAL_GetTick>
 80039d8:	0003      	movs	r3, r0
 80039da:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	3301      	adds	r3, #1
 80039e4:	d005      	beq.n	80039f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039e6:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_Delay+0x44>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	001a      	movs	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	189b      	adds	r3, r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	f7ff ffe0 	bl	80039b8 <HAL_GetTick>
 80039f8:	0002      	movs	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d8f7      	bhi.n	80039f4 <HAL_Delay+0x28>
  {
  }
}
 8003a04:	46c0      	nop			; (mov r8, r8)
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b004      	add	sp, #16
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	2000001c 	.word	0x2000001c

08003a14 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <HAL_SuspendTick+0x18>)
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	4b03      	ldr	r3, [pc, #12]	; (8003a2c <HAL_SuspendTick+0x18>)
 8003a1e:	2102      	movs	r1, #2
 8003a20:	438a      	bics	r2, r1
 8003a22:	601a      	str	r2, [r3, #0]
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	e000e010 	.word	0xe000e010

08003a30 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003a34:	4b04      	ldr	r3, [pc, #16]	; (8003a48 <HAL_ResumeTick+0x18>)
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4b03      	ldr	r3, [pc, #12]	; (8003a48 <HAL_ResumeTick+0x18>)
 8003a3a:	2102      	movs	r1, #2
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	601a      	str	r2, [r3, #0]
}
 8003a40:	46c0      	nop			; (mov r8, r8)
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	e000e010 	.word	0xe000e010

08003a4c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003a54:	4b06      	ldr	r3, [pc, #24]	; (8003a70 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a06      	ldr	r2, [pc, #24]	; (8003a74 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	0019      	movs	r1, r3
 8003a5e:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b002      	add	sp, #8
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	40010000 	.word	0x40010000
 8003a74:	fffff9ff 	.word	0xfffff9ff

08003a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	0002      	movs	r2, r0
 8003a80:	1dfb      	adds	r3, r7, #7
 8003a82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a84:	1dfb      	adds	r3, r7, #7
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b7f      	cmp	r3, #127	; 0x7f
 8003a8a:	d809      	bhi.n	8003aa0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a8c:	1dfb      	adds	r3, r7, #7
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	001a      	movs	r2, r3
 8003a92:	231f      	movs	r3, #31
 8003a94:	401a      	ands	r2, r3
 8003a96:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <__NVIC_EnableIRQ+0x30>)
 8003a98:	2101      	movs	r1, #1
 8003a9a:	4091      	lsls	r1, r2
 8003a9c:	000a      	movs	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	e000e100 	.word	0xe000e100

08003aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aac:	b590      	push	{r4, r7, lr}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	0002      	movs	r2, r0
 8003ab4:	6039      	str	r1, [r7, #0]
 8003ab6:	1dfb      	adds	r3, r7, #7
 8003ab8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003aba:	1dfb      	adds	r3, r7, #7
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b7f      	cmp	r3, #127	; 0x7f
 8003ac0:	d828      	bhi.n	8003b14 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ac2:	4a2f      	ldr	r2, [pc, #188]	; (8003b80 <__NVIC_SetPriority+0xd4>)
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	b25b      	sxtb	r3, r3
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	33c0      	adds	r3, #192	; 0xc0
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	589b      	ldr	r3, [r3, r2]
 8003ad2:	1dfa      	adds	r2, r7, #7
 8003ad4:	7812      	ldrb	r2, [r2, #0]
 8003ad6:	0011      	movs	r1, r2
 8003ad8:	2203      	movs	r2, #3
 8003ada:	400a      	ands	r2, r1
 8003adc:	00d2      	lsls	r2, r2, #3
 8003ade:	21ff      	movs	r1, #255	; 0xff
 8003ae0:	4091      	lsls	r1, r2
 8003ae2:	000a      	movs	r2, r1
 8003ae4:	43d2      	mvns	r2, r2
 8003ae6:	401a      	ands	r2, r3
 8003ae8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	019b      	lsls	r3, r3, #6
 8003aee:	22ff      	movs	r2, #255	; 0xff
 8003af0:	401a      	ands	r2, r3
 8003af2:	1dfb      	adds	r3, r7, #7
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	0018      	movs	r0, r3
 8003af8:	2303      	movs	r3, #3
 8003afa:	4003      	ands	r3, r0
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b00:	481f      	ldr	r0, [pc, #124]	; (8003b80 <__NVIC_SetPriority+0xd4>)
 8003b02:	1dfb      	adds	r3, r7, #7
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	b25b      	sxtb	r3, r3
 8003b08:	089b      	lsrs	r3, r3, #2
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	33c0      	adds	r3, #192	; 0xc0
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003b12:	e031      	b.n	8003b78 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b14:	4a1b      	ldr	r2, [pc, #108]	; (8003b84 <__NVIC_SetPriority+0xd8>)
 8003b16:	1dfb      	adds	r3, r7, #7
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	230f      	movs	r3, #15
 8003b1e:	400b      	ands	r3, r1
 8003b20:	3b08      	subs	r3, #8
 8003b22:	089b      	lsrs	r3, r3, #2
 8003b24:	3306      	adds	r3, #6
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	18d3      	adds	r3, r2, r3
 8003b2a:	3304      	adds	r3, #4
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	1dfa      	adds	r2, r7, #7
 8003b30:	7812      	ldrb	r2, [r2, #0]
 8003b32:	0011      	movs	r1, r2
 8003b34:	2203      	movs	r2, #3
 8003b36:	400a      	ands	r2, r1
 8003b38:	00d2      	lsls	r2, r2, #3
 8003b3a:	21ff      	movs	r1, #255	; 0xff
 8003b3c:	4091      	lsls	r1, r2
 8003b3e:	000a      	movs	r2, r1
 8003b40:	43d2      	mvns	r2, r2
 8003b42:	401a      	ands	r2, r3
 8003b44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	019b      	lsls	r3, r3, #6
 8003b4a:	22ff      	movs	r2, #255	; 0xff
 8003b4c:	401a      	ands	r2, r3
 8003b4e:	1dfb      	adds	r3, r7, #7
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	0018      	movs	r0, r3
 8003b54:	2303      	movs	r3, #3
 8003b56:	4003      	ands	r3, r0
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b5c:	4809      	ldr	r0, [pc, #36]	; (8003b84 <__NVIC_SetPriority+0xd8>)
 8003b5e:	1dfb      	adds	r3, r7, #7
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	001c      	movs	r4, r3
 8003b64:	230f      	movs	r3, #15
 8003b66:	4023      	ands	r3, r4
 8003b68:	3b08      	subs	r3, #8
 8003b6a:	089b      	lsrs	r3, r3, #2
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	3306      	adds	r3, #6
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	18c3      	adds	r3, r0, r3
 8003b74:	3304      	adds	r3, #4
 8003b76:	601a      	str	r2, [r3, #0]
}
 8003b78:	46c0      	nop			; (mov r8, r8)
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	b003      	add	sp, #12
 8003b7e:	bd90      	pop	{r4, r7, pc}
 8003b80:	e000e100 	.word	0xe000e100
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b8c:	f3bf 8f4f 	dsb	sy
}
 8003b90:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b92:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <__NVIC_SystemReset+0x1c>)
 8003b94:	4a04      	ldr	r2, [pc, #16]	; (8003ba8 <__NVIC_SystemReset+0x20>)
 8003b96:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b98:	f3bf 8f4f 	dsb	sy
}
 8003b9c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003b9e:	46c0      	nop			; (mov r8, r8)
 8003ba0:	e7fd      	b.n	8003b9e <__NVIC_SystemReset+0x16>
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	e000ed00 	.word	0xe000ed00
 8003ba8:	05fa0004 	.word	0x05fa0004

08003bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	1e5a      	subs	r2, r3, #1
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	045b      	lsls	r3, r3, #17
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d301      	bcc.n	8003bc4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e010      	b.n	8003be6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <SysTick_Config+0x44>)
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	3a01      	subs	r2, #1
 8003bca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bcc:	2301      	movs	r3, #1
 8003bce:	425b      	negs	r3, r3
 8003bd0:	2103      	movs	r1, #3
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f7ff ff6a 	bl	8003aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bd8:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <SysTick_Config+0x44>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bde:	4b04      	ldr	r3, [pc, #16]	; (8003bf0 <SysTick_Config+0x44>)
 8003be0:	2207      	movs	r2, #7
 8003be2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	0018      	movs	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b002      	add	sp, #8
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	46c0      	nop			; (mov r8, r8)
 8003bf0:	e000e010 	.word	0xe000e010

08003bf4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	210f      	movs	r1, #15
 8003c00:	187b      	adds	r3, r7, r1
 8003c02:	1c02      	adds	r2, r0, #0
 8003c04:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	187b      	adds	r3, r7, r1
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	b25b      	sxtb	r3, r3
 8003c0e:	0011      	movs	r1, r2
 8003c10:	0018      	movs	r0, r3
 8003c12:	f7ff ff4b 	bl	8003aac <__NVIC_SetPriority>
}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	b004      	add	sp, #16
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b082      	sub	sp, #8
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	0002      	movs	r2, r0
 8003c26:	1dfb      	adds	r3, r7, #7
 8003c28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c2a:	1dfb      	adds	r3, r7, #7
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	b25b      	sxtb	r3, r3
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7ff ff21 	bl	8003a78 <__NVIC_EnableIRQ>
}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b002      	add	sp, #8
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003c42:	f7ff ffa1 	bl	8003b88 <__NVIC_SystemReset>

08003c46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b082      	sub	sp, #8
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f7ff ffab 	bl	8003bac <SysTick_Config>
 8003c56:	0003      	movs	r3, r0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c6e:	e14d      	b.n	8003f0c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2101      	movs	r1, #1
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4091      	lsls	r1, r2
 8003c7a:	000a      	movs	r2, r1
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d100      	bne.n	8003c88 <HAL_GPIO_Init+0x28>
 8003c86:	e13e      	b.n	8003f06 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2203      	movs	r2, #3
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d005      	beq.n	8003ca0 <HAL_GPIO_Init+0x40>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2203      	movs	r2, #3
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d130      	bne.n	8003d02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	2203      	movs	r2, #3
 8003cac:	409a      	lsls	r2, r3
 8003cae:	0013      	movs	r3, r2
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	68da      	ldr	r2, [r3, #12]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	0013      	movs	r3, r2
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	0013      	movs	r3, r2
 8003cde:	43da      	mvns	r2, r3
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	091b      	lsrs	r3, r3, #4
 8003cec:	2201      	movs	r2, #1
 8003cee:	401a      	ands	r2, r3
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	409a      	lsls	r2, r3
 8003cf4:	0013      	movs	r3, r2
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2203      	movs	r2, #3
 8003d08:	4013      	ands	r3, r2
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	d017      	beq.n	8003d3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	2203      	movs	r2, #3
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	0013      	movs	r3, r2
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4013      	ands	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	409a      	lsls	r2, r3
 8003d30:	0013      	movs	r3, r2
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2203      	movs	r2, #3
 8003d44:	4013      	ands	r3, r2
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d123      	bne.n	8003d92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	08da      	lsrs	r2, r3, #3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	3208      	adds	r2, #8
 8003d52:	0092      	lsls	r2, r2, #2
 8003d54:	58d3      	ldr	r3, [r2, r3]
 8003d56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	2207      	movs	r2, #7
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	220f      	movs	r2, #15
 8003d62:	409a      	lsls	r2, r3
 8003d64:	0013      	movs	r3, r2
 8003d66:	43da      	mvns	r2, r3
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	691a      	ldr	r2, [r3, #16]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2107      	movs	r1, #7
 8003d76:	400b      	ands	r3, r1
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	409a      	lsls	r2, r3
 8003d7c:	0013      	movs	r3, r2
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	08da      	lsrs	r2, r3, #3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3208      	adds	r2, #8
 8003d8c:	0092      	lsls	r2, r2, #2
 8003d8e:	6939      	ldr	r1, [r7, #16]
 8003d90:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	0013      	movs	r3, r2
 8003da2:	43da      	mvns	r2, r3
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	4013      	ands	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2203      	movs	r2, #3
 8003db0:	401a      	ands	r2, r3
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	409a      	lsls	r2, r3
 8003db8:	0013      	movs	r3, r2
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	23c0      	movs	r3, #192	; 0xc0
 8003dcc:	029b      	lsls	r3, r3, #10
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d100      	bne.n	8003dd4 <HAL_GPIO_Init+0x174>
 8003dd2:	e098      	b.n	8003f06 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003dd4:	4a53      	ldr	r2, [pc, #332]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	089b      	lsrs	r3, r3, #2
 8003dda:	3318      	adds	r3, #24
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	589b      	ldr	r3, [r3, r2]
 8003de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2203      	movs	r2, #3
 8003de6:	4013      	ands	r3, r2
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	220f      	movs	r2, #15
 8003dec:	409a      	lsls	r2, r3
 8003dee:	0013      	movs	r3, r2
 8003df0:	43da      	mvns	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	23a0      	movs	r3, #160	; 0xa0
 8003dfc:	05db      	lsls	r3, r3, #23
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d019      	beq.n	8003e36 <HAL_GPIO_Init+0x1d6>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a48      	ldr	r2, [pc, #288]	; (8003f28 <HAL_GPIO_Init+0x2c8>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d013      	beq.n	8003e32 <HAL_GPIO_Init+0x1d2>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a47      	ldr	r2, [pc, #284]	; (8003f2c <HAL_GPIO_Init+0x2cc>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00d      	beq.n	8003e2e <HAL_GPIO_Init+0x1ce>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a46      	ldr	r2, [pc, #280]	; (8003f30 <HAL_GPIO_Init+0x2d0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d007      	beq.n	8003e2a <HAL_GPIO_Init+0x1ca>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a45      	ldr	r2, [pc, #276]	; (8003f34 <HAL_GPIO_Init+0x2d4>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d101      	bne.n	8003e26 <HAL_GPIO_Init+0x1c6>
 8003e22:	2304      	movs	r3, #4
 8003e24:	e008      	b.n	8003e38 <HAL_GPIO_Init+0x1d8>
 8003e26:	2305      	movs	r3, #5
 8003e28:	e006      	b.n	8003e38 <HAL_GPIO_Init+0x1d8>
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e004      	b.n	8003e38 <HAL_GPIO_Init+0x1d8>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e002      	b.n	8003e38 <HAL_GPIO_Init+0x1d8>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <HAL_GPIO_Init+0x1d8>
 8003e36:	2300      	movs	r3, #0
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	2103      	movs	r1, #3
 8003e3c:	400a      	ands	r2, r1
 8003e3e:	00d2      	lsls	r2, r2, #3
 8003e40:	4093      	lsls	r3, r2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003e48:	4936      	ldr	r1, [pc, #216]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	089b      	lsrs	r3, r3, #2
 8003e4e:	3318      	adds	r3, #24
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e56:	4b33      	ldr	r3, [pc, #204]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	43da      	mvns	r2, r3
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4013      	ands	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	2380      	movs	r3, #128	; 0x80
 8003e6c:	035b      	lsls	r3, r3, #13
 8003e6e:	4013      	ands	r3, r2
 8003e70:	d003      	beq.n	8003e7a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e7a:	4b2a      	ldr	r3, [pc, #168]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003e80:	4b28      	ldr	r3, [pc, #160]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	43da      	mvns	r2, r3
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	2380      	movs	r3, #128	; 0x80
 8003e96:	039b      	lsls	r3, r3, #14
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d003      	beq.n	8003ea4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ea4:	4b1f      	ldr	r3, [pc, #124]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003eaa:	4a1e      	ldr	r2, [pc, #120]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003eac:	2384      	movs	r3, #132	; 0x84
 8003eae:	58d3      	ldr	r3, [r2, r3]
 8003eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	43da      	mvns	r2, r3
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	2380      	movs	r3, #128	; 0x80
 8003ec2:	029b      	lsls	r3, r3, #10
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d003      	beq.n	8003ed0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ed0:	4914      	ldr	r1, [pc, #80]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003ed2:	2284      	movs	r2, #132	; 0x84
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003ed8:	4a12      	ldr	r2, [pc, #72]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003eda:	2380      	movs	r3, #128	; 0x80
 8003edc:	58d3      	ldr	r3, [r2, r3]
 8003ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	43da      	mvns	r2, r3
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	2380      	movs	r3, #128	; 0x80
 8003ef0:	025b      	lsls	r3, r3, #9
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003efe:	4909      	ldr	r1, [pc, #36]	; (8003f24 <HAL_GPIO_Init+0x2c4>)
 8003f00:	2280      	movs	r2, #128	; 0x80
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	40da      	lsrs	r2, r3
 8003f14:	1e13      	subs	r3, r2, #0
 8003f16:	d000      	beq.n	8003f1a <HAL_GPIO_Init+0x2ba>
 8003f18:	e6aa      	b.n	8003c70 <HAL_GPIO_Init+0x10>
  }
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	46c0      	nop			; (mov r8, r8)
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	b006      	add	sp, #24
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40021800 	.word	0x40021800
 8003f28:	50000400 	.word	0x50000400
 8003f2c:	50000800 	.word	0x50000800
 8003f30:	50000c00 	.word	0x50000c00
 8003f34:	50001000 	.word	0x50001000

08003f38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	000a      	movs	r2, r1
 8003f42:	1cbb      	adds	r3, r7, #2
 8003f44:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	1cba      	adds	r2, r7, #2
 8003f4c:	8812      	ldrh	r2, [r2, #0]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d004      	beq.n	8003f5c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f52:	230f      	movs	r3, #15
 8003f54:	18fb      	adds	r3, r7, r3
 8003f56:	2201      	movs	r2, #1
 8003f58:	701a      	strb	r2, [r3, #0]
 8003f5a:	e003      	b.n	8003f64 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f5c:	230f      	movs	r3, #15
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f64:	230f      	movs	r3, #15
 8003f66:	18fb      	adds	r3, r7, r3
 8003f68:	781b      	ldrb	r3, [r3, #0]
}
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	b004      	add	sp, #16
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	0008      	movs	r0, r1
 8003f7c:	0011      	movs	r1, r2
 8003f7e:	1cbb      	adds	r3, r7, #2
 8003f80:	1c02      	adds	r2, r0, #0
 8003f82:	801a      	strh	r2, [r3, #0]
 8003f84:	1c7b      	adds	r3, r7, #1
 8003f86:	1c0a      	adds	r2, r1, #0
 8003f88:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f8a:	1c7b      	adds	r3, r7, #1
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d004      	beq.n	8003f9c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f92:	1cbb      	adds	r3, r7, #2
 8003f94:	881a      	ldrh	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f9a:	e003      	b.n	8003fa4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f9c:	1cbb      	adds	r3, r7, #2
 8003f9e:	881a      	ldrh	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fa4:	46c0      	nop			; (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	0002      	movs	r2, r0
 8003fb4:	1dbb      	adds	r3, r7, #6
 8003fb6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003fb8:	4b10      	ldr	r3, [pc, #64]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	1dba      	adds	r2, r7, #6
 8003fbe:	8812      	ldrh	r2, [r2, #0]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d008      	beq.n	8003fd6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fc6:	1dba      	adds	r2, r7, #6
 8003fc8:	8812      	ldrh	r2, [r2, #0]
 8003fca:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003fcc:	1dbb      	adds	r3, r7, #6
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	f7ff f9b7 	bl	8003344 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8003fd6:	4b09      	ldr	r3, [pc, #36]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	1dba      	adds	r2, r7, #6
 8003fdc:	8812      	ldrh	r2, [r2, #0]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	d008      	beq.n	8003ff4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003fe2:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fe4:	1dba      	adds	r2, r7, #6
 8003fe6:	8812      	ldrh	r2, [r2, #0]
 8003fe8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003fea:	1dbb      	adds	r3, r7, #6
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f000 f806 	bl	8004000 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003ff4:	46c0      	nop			; (mov r8, r8)
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b002      	add	sp, #8
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40021800 	.word	0x40021800

08004000 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	0002      	movs	r2, r0
 8004008:	1dbb      	adds	r3, r7, #6
 800400a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	46bd      	mov	sp, r7
 8004010:	b002      	add	sp, #8
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <HAL_PWR_EnableBkUpAccess+0x18>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <HAL_PWR_EnableBkUpAccess+0x18>)
 800401e:	2180      	movs	r1, #128	; 0x80
 8004020:	0049      	lsls	r1, r1, #1
 8004022:	430a      	orrs	r2, r1
 8004024:	601a      	str	r2, [r3, #0]
}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40007000 	.word	0x40007000

08004030 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	000a      	movs	r2, r1
 800403a:	1cfb      	adds	r3, r7, #3
 800403c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d009      	beq.n	8004058 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004044:	4b14      	ldr	r3, [pc, #80]	; (8004098 <HAL_PWR_EnterSTOPMode+0x68>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2207      	movs	r2, #7
 800404a:	4393      	bics	r3, r2
 800404c:	001a      	movs	r2, r3
 800404e:	4b12      	ldr	r3, [pc, #72]	; (8004098 <HAL_PWR_EnterSTOPMode+0x68>)
 8004050:	2101      	movs	r1, #1
 8004052:	430a      	orrs	r2, r1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	e005      	b.n	8004064 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004058:	4b0f      	ldr	r3, [pc, #60]	; (8004098 <HAL_PWR_EnterSTOPMode+0x68>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b0e      	ldr	r3, [pc, #56]	; (8004098 <HAL_PWR_EnterSTOPMode+0x68>)
 800405e:	2107      	movs	r1, #7
 8004060:	438a      	bics	r2, r1
 8004062:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004064:	4b0d      	ldr	r3, [pc, #52]	; (800409c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	4b0c      	ldr	r3, [pc, #48]	; (800409c <HAL_PWR_EnterSTOPMode+0x6c>)
 800406a:	2104      	movs	r1, #4
 800406c:	430a      	orrs	r2, r1
 800406e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004070:	1cfb      	adds	r3, r7, #3
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004078:	bf30      	wfi
 800407a:	e002      	b.n	8004082 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800407c:	bf40      	sev
    __WFE();
 800407e:	bf20      	wfe
    __WFE();
 8004080:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004082:	4b06      	ldr	r3, [pc, #24]	; (800409c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004084:	691a      	ldr	r2, [r3, #16]
 8004086:	4b05      	ldr	r3, [pc, #20]	; (800409c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004088:	2104      	movs	r1, #4
 800408a:	438a      	bics	r2, r1
 800408c:	611a      	str	r2, [r3, #16]
}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	46bd      	mov	sp, r7
 8004092:	b002      	add	sp, #8
 8004094:	bd80      	pop	{r7, pc}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	40007000 	.word	0x40007000
 800409c:	e000ed00 	.word	0xe000ed00

080040a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80040a8:	4b19      	ldr	r3, [pc, #100]	; (8004110 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a19      	ldr	r2, [pc, #100]	; (8004114 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	0019      	movs	r1, r3
 80040b2:	4b17      	ldr	r3, [pc, #92]	; (8004110 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	2380      	movs	r3, #128	; 0x80
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d11f      	bne.n	8004104 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80040c4:	4b14      	ldr	r3, [pc, #80]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	0013      	movs	r3, r2
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	189b      	adds	r3, r3, r2
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	4912      	ldr	r1, [pc, #72]	; (800411c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80040d2:	0018      	movs	r0, r3
 80040d4:	f7fc f832 	bl	800013c <__udivsi3>
 80040d8:	0003      	movs	r3, r0
 80040da:	3301      	adds	r3, #1
 80040dc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040de:	e008      	b.n	80040f2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	e001      	b.n	80040f2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e009      	b.n	8004106 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040f2:	4b07      	ldr	r3, [pc, #28]	; (8004110 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80040f4:	695a      	ldr	r2, [r3, #20]
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	401a      	ands	r2, r3
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	429a      	cmp	r2, r3
 8004102:	d0ed      	beq.n	80040e0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	0018      	movs	r0, r3
 8004108:	46bd      	mov	sp, r7
 800410a:	b004      	add	sp, #16
 800410c:	bd80      	pop	{r7, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	40007000 	.word	0x40007000
 8004114:	fffff9ff 	.word	0xfffff9ff
 8004118:	20000014 	.word	0x20000014
 800411c:	000f4240 	.word	0x000f4240

08004120 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004124:	4b03      	ldr	r3, [pc, #12]	; (8004134 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	23e0      	movs	r3, #224	; 0xe0
 800412a:	01db      	lsls	r3, r3, #7
 800412c:	4013      	ands	r3, r2
}
 800412e:	0018      	movs	r0, r3
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40021000 	.word	0x40021000

08004138 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d102      	bne.n	800414c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	f000 fb50 	bl	80047ec <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2201      	movs	r2, #1
 8004152:	4013      	ands	r3, r2
 8004154:	d100      	bne.n	8004158 <HAL_RCC_OscConfig+0x20>
 8004156:	e07c      	b.n	8004252 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004158:	4bc3      	ldr	r3, [pc, #780]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2238      	movs	r2, #56	; 0x38
 800415e:	4013      	ands	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004162:	4bc1      	ldr	r3, [pc, #772]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	2203      	movs	r2, #3
 8004168:	4013      	ands	r3, r2
 800416a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	2b10      	cmp	r3, #16
 8004170:	d102      	bne.n	8004178 <HAL_RCC_OscConfig+0x40>
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2b03      	cmp	r3, #3
 8004176:	d002      	beq.n	800417e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2b08      	cmp	r3, #8
 800417c:	d10b      	bne.n	8004196 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800417e:	4bba      	ldr	r3, [pc, #744]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	2380      	movs	r3, #128	; 0x80
 8004184:	029b      	lsls	r3, r3, #10
 8004186:	4013      	ands	r3, r2
 8004188:	d062      	beq.n	8004250 <HAL_RCC_OscConfig+0x118>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d15e      	bne.n	8004250 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e32a      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	2380      	movs	r3, #128	; 0x80
 800419c:	025b      	lsls	r3, r3, #9
 800419e:	429a      	cmp	r2, r3
 80041a0:	d107      	bne.n	80041b2 <HAL_RCC_OscConfig+0x7a>
 80041a2:	4bb1      	ldr	r3, [pc, #708]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	4bb0      	ldr	r3, [pc, #704]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041a8:	2180      	movs	r1, #128	; 0x80
 80041aa:	0249      	lsls	r1, r1, #9
 80041ac:	430a      	orrs	r2, r1
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	e020      	b.n	80041f4 <HAL_RCC_OscConfig+0xbc>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	23a0      	movs	r3, #160	; 0xa0
 80041b8:	02db      	lsls	r3, r3, #11
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d10e      	bne.n	80041dc <HAL_RCC_OscConfig+0xa4>
 80041be:	4baa      	ldr	r3, [pc, #680]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	4ba9      	ldr	r3, [pc, #676]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041c4:	2180      	movs	r1, #128	; 0x80
 80041c6:	02c9      	lsls	r1, r1, #11
 80041c8:	430a      	orrs	r2, r1
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	4ba6      	ldr	r3, [pc, #664]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	4ba5      	ldr	r3, [pc, #660]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041d2:	2180      	movs	r1, #128	; 0x80
 80041d4:	0249      	lsls	r1, r1, #9
 80041d6:	430a      	orrs	r2, r1
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0xbc>
 80041dc:	4ba2      	ldr	r3, [pc, #648]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	4ba1      	ldr	r3, [pc, #644]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041e2:	49a2      	ldr	r1, [pc, #648]	; (800446c <HAL_RCC_OscConfig+0x334>)
 80041e4:	400a      	ands	r2, r1
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	4b9f      	ldr	r3, [pc, #636]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	4b9e      	ldr	r3, [pc, #632]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80041ee:	49a0      	ldr	r1, [pc, #640]	; (8004470 <HAL_RCC_OscConfig+0x338>)
 80041f0:	400a      	ands	r2, r1
 80041f2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d014      	beq.n	8004226 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fc:	f7ff fbdc 	bl	80039b8 <HAL_GetTick>
 8004200:	0003      	movs	r3, r0
 8004202:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004204:	e008      	b.n	8004218 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004206:	f7ff fbd7 	bl	80039b8 <HAL_GetTick>
 800420a:	0002      	movs	r2, r0
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b64      	cmp	r3, #100	; 0x64
 8004212:	d901      	bls.n	8004218 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e2e9      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004218:	4b93      	ldr	r3, [pc, #588]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	2380      	movs	r3, #128	; 0x80
 800421e:	029b      	lsls	r3, r3, #10
 8004220:	4013      	ands	r3, r2
 8004222:	d0f0      	beq.n	8004206 <HAL_RCC_OscConfig+0xce>
 8004224:	e015      	b.n	8004252 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004226:	f7ff fbc7 	bl	80039b8 <HAL_GetTick>
 800422a:	0003      	movs	r3, r0
 800422c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004230:	f7ff fbc2 	bl	80039b8 <HAL_GetTick>
 8004234:	0002      	movs	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b64      	cmp	r3, #100	; 0x64
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e2d4      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004242:	4b89      	ldr	r3, [pc, #548]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	029b      	lsls	r3, r3, #10
 800424a:	4013      	ands	r3, r2
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0xf8>
 800424e:	e000      	b.n	8004252 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004250:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2202      	movs	r2, #2
 8004258:	4013      	ands	r3, r2
 800425a:	d100      	bne.n	800425e <HAL_RCC_OscConfig+0x126>
 800425c:	e099      	b.n	8004392 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800425e:	4b82      	ldr	r3, [pc, #520]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2238      	movs	r2, #56	; 0x38
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004268:	4b7f      	ldr	r3, [pc, #508]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	2203      	movs	r2, #3
 800426e:	4013      	ands	r3, r2
 8004270:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	2b10      	cmp	r3, #16
 8004276:	d102      	bne.n	800427e <HAL_RCC_OscConfig+0x146>
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d002      	beq.n	8004284 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d135      	bne.n	80042f0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004284:	4b78      	ldr	r3, [pc, #480]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	4013      	ands	r3, r2
 800428e:	d005      	beq.n	800429c <HAL_RCC_OscConfig+0x164>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e2a7      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800429c:	4b72      	ldr	r3, [pc, #456]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4a74      	ldr	r2, [pc, #464]	; (8004474 <HAL_RCC_OscConfig+0x33c>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	021a      	lsls	r2, r3, #8
 80042ac:	4b6e      	ldr	r3, [pc, #440]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d112      	bne.n	80042de <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80042b8:	4b6b      	ldr	r3, [pc, #428]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a6e      	ldr	r2, [pc, #440]	; (8004478 <HAL_RCC_OscConfig+0x340>)
 80042be:	4013      	ands	r3, r2
 80042c0:	0019      	movs	r1, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	4b68      	ldr	r3, [pc, #416]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80042c8:	430a      	orrs	r2, r1
 80042ca:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80042cc:	4b66      	ldr	r3, [pc, #408]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	0adb      	lsrs	r3, r3, #11
 80042d2:	2207      	movs	r2, #7
 80042d4:	4013      	ands	r3, r2
 80042d6:	4a69      	ldr	r2, [pc, #420]	; (800447c <HAL_RCC_OscConfig+0x344>)
 80042d8:	40da      	lsrs	r2, r3
 80042da:	4b69      	ldr	r3, [pc, #420]	; (8004480 <HAL_RCC_OscConfig+0x348>)
 80042dc:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80042de:	4b69      	ldr	r3, [pc, #420]	; (8004484 <HAL_RCC_OscConfig+0x34c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	0018      	movs	r0, r3
 80042e4:	f7ff fb0c 	bl	8003900 <HAL_InitTick>
 80042e8:	1e03      	subs	r3, r0, #0
 80042ea:	d051      	beq.n	8004390 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e27d      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d030      	beq.n	800435a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80042f8:	4b5b      	ldr	r3, [pc, #364]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a5e      	ldr	r2, [pc, #376]	; (8004478 <HAL_RCC_OscConfig+0x340>)
 80042fe:	4013      	ands	r3, r2
 8004300:	0019      	movs	r1, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	691a      	ldr	r2, [r3, #16]
 8004306:	4b58      	ldr	r3, [pc, #352]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004308:	430a      	orrs	r2, r1
 800430a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800430c:	4b56      	ldr	r3, [pc, #344]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b55      	ldr	r3, [pc, #340]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004312:	2180      	movs	r1, #128	; 0x80
 8004314:	0049      	lsls	r1, r1, #1
 8004316:	430a      	orrs	r2, r1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7ff fb4d 	bl	80039b8 <HAL_GetTick>
 800431e:	0003      	movs	r3, r0
 8004320:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004322:	e008      	b.n	8004336 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004324:	f7ff fb48 	bl	80039b8 <HAL_GetTick>
 8004328:	0002      	movs	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e25a      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004336:	4b4c      	ldr	r3, [pc, #304]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	; 0x80
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4013      	ands	r3, r2
 8004340:	d0f0      	beq.n	8004324 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004342:	4b49      	ldr	r3, [pc, #292]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	4a4b      	ldr	r2, [pc, #300]	; (8004474 <HAL_RCC_OscConfig+0x33c>)
 8004348:	4013      	ands	r3, r2
 800434a:	0019      	movs	r1, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	021a      	lsls	r2, r3, #8
 8004352:	4b45      	ldr	r3, [pc, #276]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004354:	430a      	orrs	r2, r1
 8004356:	605a      	str	r2, [r3, #4]
 8004358:	e01b      	b.n	8004392 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800435a:	4b43      	ldr	r3, [pc, #268]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b42      	ldr	r3, [pc, #264]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004360:	4949      	ldr	r1, [pc, #292]	; (8004488 <HAL_RCC_OscConfig+0x350>)
 8004362:	400a      	ands	r2, r1
 8004364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004366:	f7ff fb27 	bl	80039b8 <HAL_GetTick>
 800436a:	0003      	movs	r3, r0
 800436c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800436e:	e008      	b.n	8004382 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004370:	f7ff fb22 	bl	80039b8 <HAL_GetTick>
 8004374:	0002      	movs	r2, r0
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e234      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004382:	4b39      	ldr	r3, [pc, #228]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	2380      	movs	r3, #128	; 0x80
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	4013      	ands	r3, r2
 800438c:	d1f0      	bne.n	8004370 <HAL_RCC_OscConfig+0x238>
 800438e:	e000      	b.n	8004392 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004390:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2208      	movs	r2, #8
 8004398:	4013      	ands	r3, r2
 800439a:	d047      	beq.n	800442c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800439c:	4b32      	ldr	r3, [pc, #200]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2238      	movs	r2, #56	; 0x38
 80043a2:	4013      	ands	r3, r2
 80043a4:	2b18      	cmp	r3, #24
 80043a6:	d10a      	bne.n	80043be <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80043a8:	4b2f      	ldr	r3, [pc, #188]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80043aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ac:	2202      	movs	r2, #2
 80043ae:	4013      	ands	r3, r2
 80043b0:	d03c      	beq.n	800442c <HAL_RCC_OscConfig+0x2f4>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d138      	bne.n	800442c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e216      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d019      	beq.n	80043fa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80043c6:	4b28      	ldr	r3, [pc, #160]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80043c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043ca:	4b27      	ldr	r3, [pc, #156]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80043cc:	2101      	movs	r1, #1
 80043ce:	430a      	orrs	r2, r1
 80043d0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d2:	f7ff faf1 	bl	80039b8 <HAL_GetTick>
 80043d6:	0003      	movs	r3, r0
 80043d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043dc:	f7ff faec 	bl	80039b8 <HAL_GetTick>
 80043e0:	0002      	movs	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e1fe      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043ee:	4b1e      	ldr	r3, [pc, #120]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80043f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f2:	2202      	movs	r2, #2
 80043f4:	4013      	ands	r3, r2
 80043f6:	d0f1      	beq.n	80043dc <HAL_RCC_OscConfig+0x2a4>
 80043f8:	e018      	b.n	800442c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80043fa:	4b1b      	ldr	r3, [pc, #108]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 80043fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043fe:	4b1a      	ldr	r3, [pc, #104]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004400:	2101      	movs	r1, #1
 8004402:	438a      	bics	r2, r1
 8004404:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004406:	f7ff fad7 	bl	80039b8 <HAL_GetTick>
 800440a:	0003      	movs	r3, r0
 800440c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004410:	f7ff fad2 	bl	80039b8 <HAL_GetTick>
 8004414:	0002      	movs	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e1e4      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004422:	4b11      	ldr	r3, [pc, #68]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004426:	2202      	movs	r2, #2
 8004428:	4013      	ands	r3, r2
 800442a:	d1f1      	bne.n	8004410 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2204      	movs	r2, #4
 8004432:	4013      	ands	r3, r2
 8004434:	d100      	bne.n	8004438 <HAL_RCC_OscConfig+0x300>
 8004436:	e0c7      	b.n	80045c8 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004438:	231f      	movs	r3, #31
 800443a:	18fb      	adds	r3, r7, r3
 800443c:	2200      	movs	r2, #0
 800443e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004440:	4b09      	ldr	r3, [pc, #36]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2238      	movs	r2, #56	; 0x38
 8004446:	4013      	ands	r3, r2
 8004448:	2b20      	cmp	r3, #32
 800444a:	d11f      	bne.n	800448c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800444c:	4b06      	ldr	r3, [pc, #24]	; (8004468 <HAL_RCC_OscConfig+0x330>)
 800444e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004450:	2202      	movs	r2, #2
 8004452:	4013      	ands	r3, r2
 8004454:	d100      	bne.n	8004458 <HAL_RCC_OscConfig+0x320>
 8004456:	e0b7      	b.n	80045c8 <HAL_RCC_OscConfig+0x490>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d000      	beq.n	8004462 <HAL_RCC_OscConfig+0x32a>
 8004460:	e0b2      	b.n	80045c8 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e1c2      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	40021000 	.word	0x40021000
 800446c:	fffeffff 	.word	0xfffeffff
 8004470:	fffbffff 	.word	0xfffbffff
 8004474:	ffff80ff 	.word	0xffff80ff
 8004478:	ffffc7ff 	.word	0xffffc7ff
 800447c:	00f42400 	.word	0x00f42400
 8004480:	20000014 	.word	0x20000014
 8004484:	20000018 	.word	0x20000018
 8004488:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800448c:	4bb5      	ldr	r3, [pc, #724]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800448e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004490:	2380      	movs	r3, #128	; 0x80
 8004492:	055b      	lsls	r3, r3, #21
 8004494:	4013      	ands	r3, r2
 8004496:	d101      	bne.n	800449c <HAL_RCC_OscConfig+0x364>
 8004498:	2301      	movs	r3, #1
 800449a:	e000      	b.n	800449e <HAL_RCC_OscConfig+0x366>
 800449c:	2300      	movs	r3, #0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d011      	beq.n	80044c6 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80044a2:	4bb0      	ldr	r3, [pc, #704]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80044a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044a6:	4baf      	ldr	r3, [pc, #700]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80044a8:	2180      	movs	r1, #128	; 0x80
 80044aa:	0549      	lsls	r1, r1, #21
 80044ac:	430a      	orrs	r2, r1
 80044ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80044b0:	4bac      	ldr	r3, [pc, #688]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80044b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044b4:	2380      	movs	r3, #128	; 0x80
 80044b6:	055b      	lsls	r3, r3, #21
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
 80044bc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80044be:	231f      	movs	r3, #31
 80044c0:	18fb      	adds	r3, r7, r3
 80044c2:	2201      	movs	r2, #1
 80044c4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044c6:	4ba8      	ldr	r3, [pc, #672]	; (8004768 <HAL_RCC_OscConfig+0x630>)
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	2380      	movs	r3, #128	; 0x80
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	4013      	ands	r3, r2
 80044d0:	d11a      	bne.n	8004508 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044d2:	4ba5      	ldr	r3, [pc, #660]	; (8004768 <HAL_RCC_OscConfig+0x630>)
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	4ba4      	ldr	r3, [pc, #656]	; (8004768 <HAL_RCC_OscConfig+0x630>)
 80044d8:	2180      	movs	r1, #128	; 0x80
 80044da:	0049      	lsls	r1, r1, #1
 80044dc:	430a      	orrs	r2, r1
 80044de:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80044e0:	f7ff fa6a 	bl	80039b8 <HAL_GetTick>
 80044e4:	0003      	movs	r3, r0
 80044e6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044e8:	e008      	b.n	80044fc <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ea:	f7ff fa65 	bl	80039b8 <HAL_GetTick>
 80044ee:	0002      	movs	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e177      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044fc:	4b9a      	ldr	r3, [pc, #616]	; (8004768 <HAL_RCC_OscConfig+0x630>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	2380      	movs	r3, #128	; 0x80
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	4013      	ands	r3, r2
 8004506:	d0f0      	beq.n	80044ea <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d106      	bne.n	800451e <HAL_RCC_OscConfig+0x3e6>
 8004510:	4b94      	ldr	r3, [pc, #592]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004512:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004514:	4b93      	ldr	r3, [pc, #588]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004516:	2101      	movs	r1, #1
 8004518:	430a      	orrs	r2, r1
 800451a:	65da      	str	r2, [r3, #92]	; 0x5c
 800451c:	e01c      	b.n	8004558 <HAL_RCC_OscConfig+0x420>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b05      	cmp	r3, #5
 8004524:	d10c      	bne.n	8004540 <HAL_RCC_OscConfig+0x408>
 8004526:	4b8f      	ldr	r3, [pc, #572]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004528:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800452a:	4b8e      	ldr	r3, [pc, #568]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800452c:	2104      	movs	r1, #4
 800452e:	430a      	orrs	r2, r1
 8004530:	65da      	str	r2, [r3, #92]	; 0x5c
 8004532:	4b8c      	ldr	r3, [pc, #560]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004534:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004536:	4b8b      	ldr	r3, [pc, #556]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004538:	2101      	movs	r1, #1
 800453a:	430a      	orrs	r2, r1
 800453c:	65da      	str	r2, [r3, #92]	; 0x5c
 800453e:	e00b      	b.n	8004558 <HAL_RCC_OscConfig+0x420>
 8004540:	4b88      	ldr	r3, [pc, #544]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004542:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004544:	4b87      	ldr	r3, [pc, #540]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004546:	2101      	movs	r1, #1
 8004548:	438a      	bics	r2, r1
 800454a:	65da      	str	r2, [r3, #92]	; 0x5c
 800454c:	4b85      	ldr	r3, [pc, #532]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800454e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004550:	4b84      	ldr	r3, [pc, #528]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004552:	2104      	movs	r1, #4
 8004554:	438a      	bics	r2, r1
 8004556:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d014      	beq.n	800458a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004560:	f7ff fa2a 	bl	80039b8 <HAL_GetTick>
 8004564:	0003      	movs	r3, r0
 8004566:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004568:	e009      	b.n	800457e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456a:	f7ff fa25 	bl	80039b8 <HAL_GetTick>
 800456e:	0002      	movs	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	4a7d      	ldr	r2, [pc, #500]	; (800476c <HAL_RCC_OscConfig+0x634>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e136      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800457e:	4b79      	ldr	r3, [pc, #484]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004582:	2202      	movs	r2, #2
 8004584:	4013      	ands	r3, r2
 8004586:	d0f0      	beq.n	800456a <HAL_RCC_OscConfig+0x432>
 8004588:	e013      	b.n	80045b2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458a:	f7ff fa15 	bl	80039b8 <HAL_GetTick>
 800458e:	0003      	movs	r3, r0
 8004590:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004592:	e009      	b.n	80045a8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004594:	f7ff fa10 	bl	80039b8 <HAL_GetTick>
 8004598:	0002      	movs	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	4a73      	ldr	r2, [pc, #460]	; (800476c <HAL_RCC_OscConfig+0x634>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e121      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045a8:	4b6e      	ldr	r3, [pc, #440]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80045aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ac:	2202      	movs	r2, #2
 80045ae:	4013      	ands	r3, r2
 80045b0:	d1f0      	bne.n	8004594 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80045b2:	231f      	movs	r3, #31
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d105      	bne.n	80045c8 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80045bc:	4b69      	ldr	r3, [pc, #420]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80045be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045c0:	4b68      	ldr	r3, [pc, #416]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80045c2:	496b      	ldr	r1, [pc, #428]	; (8004770 <HAL_RCC_OscConfig+0x638>)
 80045c4:	400a      	ands	r2, r1
 80045c6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2220      	movs	r2, #32
 80045ce:	4013      	ands	r3, r2
 80045d0:	d039      	beq.n	8004646 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d01b      	beq.n	8004612 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045da:	4b62      	ldr	r3, [pc, #392]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	4b61      	ldr	r3, [pc, #388]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80045e0:	2180      	movs	r1, #128	; 0x80
 80045e2:	03c9      	lsls	r1, r1, #15
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e8:	f7ff f9e6 	bl	80039b8 <HAL_GetTick>
 80045ec:	0003      	movs	r3, r0
 80045ee:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045f2:	f7ff f9e1 	bl	80039b8 <HAL_GetTick>
 80045f6:	0002      	movs	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e0f3      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004604:	4b57      	ldr	r3, [pc, #348]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	2380      	movs	r3, #128	; 0x80
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	4013      	ands	r3, r2
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x4ba>
 8004610:	e019      	b.n	8004646 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004612:	4b54      	ldr	r3, [pc, #336]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	4b53      	ldr	r3, [pc, #332]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004618:	4956      	ldr	r1, [pc, #344]	; (8004774 <HAL_RCC_OscConfig+0x63c>)
 800461a:	400a      	ands	r2, r1
 800461c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461e:	f7ff f9cb 	bl	80039b8 <HAL_GetTick>
 8004622:	0003      	movs	r3, r0
 8004624:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004628:	f7ff f9c6 	bl	80039b8 <HAL_GetTick>
 800462c:	0002      	movs	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e0d8      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800463a:	4b4a      	ldr	r3, [pc, #296]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	2380      	movs	r3, #128	; 0x80
 8004640:	041b      	lsls	r3, r3, #16
 8004642:	4013      	ands	r3, r2
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d100      	bne.n	8004650 <HAL_RCC_OscConfig+0x518>
 800464e:	e0cc      	b.n	80047ea <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004650:	4b44      	ldr	r3, [pc, #272]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2238      	movs	r2, #56	; 0x38
 8004656:	4013      	ands	r3, r2
 8004658:	2b10      	cmp	r3, #16
 800465a:	d100      	bne.n	800465e <HAL_RCC_OscConfig+0x526>
 800465c:	e07b      	b.n	8004756 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	2b02      	cmp	r3, #2
 8004664:	d156      	bne.n	8004714 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004666:	4b3f      	ldr	r3, [pc, #252]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4b3e      	ldr	r3, [pc, #248]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800466c:	4942      	ldr	r1, [pc, #264]	; (8004778 <HAL_RCC_OscConfig+0x640>)
 800466e:	400a      	ands	r2, r1
 8004670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004672:	f7ff f9a1 	bl	80039b8 <HAL_GetTick>
 8004676:	0003      	movs	r3, r0
 8004678:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800467c:	f7ff f99c 	bl	80039b8 <HAL_GetTick>
 8004680:	0002      	movs	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e0ae      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800468e:	4b35      	ldr	r3, [pc, #212]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	2380      	movs	r3, #128	; 0x80
 8004694:	049b      	lsls	r3, r3, #18
 8004696:	4013      	ands	r3, r2
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800469a:	4b32      	ldr	r3, [pc, #200]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	4a37      	ldr	r2, [pc, #220]	; (800477c <HAL_RCC_OscConfig+0x644>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	0019      	movs	r1, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046c0:	431a      	orrs	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c6:	431a      	orrs	r2, r3
 80046c8:	4b26      	ldr	r3, [pc, #152]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80046ca:	430a      	orrs	r2, r1
 80046cc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ce:	4b25      	ldr	r3, [pc, #148]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	4b24      	ldr	r3, [pc, #144]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80046d4:	2180      	movs	r1, #128	; 0x80
 80046d6:	0449      	lsls	r1, r1, #17
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80046dc:	4b21      	ldr	r3, [pc, #132]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	4b20      	ldr	r3, [pc, #128]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 80046e2:	2180      	movs	r1, #128	; 0x80
 80046e4:	0549      	lsls	r1, r1, #21
 80046e6:	430a      	orrs	r2, r1
 80046e8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ea:	f7ff f965 	bl	80039b8 <HAL_GetTick>
 80046ee:	0003      	movs	r3, r0
 80046f0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046f2:	e008      	b.n	8004706 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f4:	f7ff f960 	bl	80039b8 <HAL_GetTick>
 80046f8:	0002      	movs	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d901      	bls.n	8004706 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e072      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004706:	4b17      	ldr	r3, [pc, #92]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	2380      	movs	r3, #128	; 0x80
 800470c:	049b      	lsls	r3, r3, #18
 800470e:	4013      	ands	r3, r2
 8004710:	d0f0      	beq.n	80046f4 <HAL_RCC_OscConfig+0x5bc>
 8004712:	e06a      	b.n	80047ea <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004714:	4b13      	ldr	r3, [pc, #76]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b12      	ldr	r3, [pc, #72]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800471a:	4917      	ldr	r1, [pc, #92]	; (8004778 <HAL_RCC_OscConfig+0x640>)
 800471c:	400a      	ands	r2, r1
 800471e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004720:	f7ff f94a 	bl	80039b8 <HAL_GetTick>
 8004724:	0003      	movs	r3, r0
 8004726:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800472a:	f7ff f945 	bl	80039b8 <HAL_GetTick>
 800472e:	0002      	movs	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e057      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800473c:	4b09      	ldr	r3, [pc, #36]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	2380      	movs	r3, #128	; 0x80
 8004742:	049b      	lsls	r3, r3, #18
 8004744:	4013      	ands	r3, r2
 8004746:	d1f0      	bne.n	800472a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004748:	4b06      	ldr	r3, [pc, #24]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	4b05      	ldr	r3, [pc, #20]	; (8004764 <HAL_RCC_OscConfig+0x62c>)
 800474e:	490c      	ldr	r1, [pc, #48]	; (8004780 <HAL_RCC_OscConfig+0x648>)
 8004750:	400a      	ands	r2, r1
 8004752:	60da      	str	r2, [r3, #12]
 8004754:	e049      	b.n	80047ea <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d112      	bne.n	8004784 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e044      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	40021000 	.word	0x40021000
 8004768:	40007000 	.word	0x40007000
 800476c:	00001388 	.word	0x00001388
 8004770:	efffffff 	.word	0xefffffff
 8004774:	ffbfffff 	.word	0xffbfffff
 8004778:	feffffff 	.word	0xfeffffff
 800477c:	11c1808c 	.word	0x11c1808c
 8004780:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004784:	4b1b      	ldr	r3, [pc, #108]	; (80047f4 <HAL_RCC_OscConfig+0x6bc>)
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2203      	movs	r2, #3
 800478e:	401a      	ands	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004794:	429a      	cmp	r2, r3
 8004796:	d126      	bne.n	80047e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	2270      	movs	r2, #112	; 0x70
 800479c:	401a      	ands	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d11f      	bne.n	80047e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	23fe      	movs	r3, #254	; 0xfe
 80047aa:	01db      	lsls	r3, r3, #7
 80047ac:	401a      	ands	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d116      	bne.n	80047e6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	23f8      	movs	r3, #248	; 0xf8
 80047bc:	039b      	lsls	r3, r3, #14
 80047be:	401a      	ands	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d10e      	bne.n	80047e6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	23e0      	movs	r3, #224	; 0xe0
 80047cc:	051b      	lsls	r3, r3, #20
 80047ce:	401a      	ands	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d106      	bne.n	80047e6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	0f5b      	lsrs	r3, r3, #29
 80047dc:	075a      	lsls	r2, r3, #29
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d001      	beq.n	80047ea <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e000      	b.n	80047ec <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	0018      	movs	r0, r3
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b008      	add	sp, #32
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40021000 	.word	0x40021000

080047f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0e9      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800480c:	4b76      	ldr	r3, [pc, #472]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2207      	movs	r2, #7
 8004812:	4013      	ands	r3, r2
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d91e      	bls.n	8004858 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b73      	ldr	r3, [pc, #460]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2207      	movs	r2, #7
 8004820:	4393      	bics	r3, r2
 8004822:	0019      	movs	r1, r3
 8004824:	4b70      	ldr	r3, [pc, #448]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800482c:	f7ff f8c4 	bl	80039b8 <HAL_GetTick>
 8004830:	0003      	movs	r3, r0
 8004832:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004834:	e009      	b.n	800484a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004836:	f7ff f8bf 	bl	80039b8 <HAL_GetTick>
 800483a:	0002      	movs	r2, r0
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	4a6a      	ldr	r2, [pc, #424]	; (80049ec <HAL_RCC_ClockConfig+0x1f4>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e0ca      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800484a:	4b67      	ldr	r3, [pc, #412]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2207      	movs	r2, #7
 8004850:	4013      	ands	r3, r2
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	429a      	cmp	r2, r3
 8004856:	d1ee      	bne.n	8004836 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2202      	movs	r2, #2
 800485e:	4013      	ands	r3, r2
 8004860:	d015      	beq.n	800488e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2204      	movs	r2, #4
 8004868:	4013      	ands	r3, r2
 800486a:	d006      	beq.n	800487a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800486c:	4b60      	ldr	r3, [pc, #384]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	4b5f      	ldr	r3, [pc, #380]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004872:	21e0      	movs	r1, #224	; 0xe0
 8004874:	01c9      	lsls	r1, r1, #7
 8004876:	430a      	orrs	r2, r1
 8004878:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800487a:	4b5d      	ldr	r3, [pc, #372]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	4a5d      	ldr	r2, [pc, #372]	; (80049f4 <HAL_RCC_ClockConfig+0x1fc>)
 8004880:	4013      	ands	r3, r2
 8004882:	0019      	movs	r1, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	4b59      	ldr	r3, [pc, #356]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 800488a:	430a      	orrs	r2, r1
 800488c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2201      	movs	r2, #1
 8004894:	4013      	ands	r3, r2
 8004896:	d057      	beq.n	8004948 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d107      	bne.n	80048b0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048a0:	4b53      	ldr	r3, [pc, #332]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	2380      	movs	r3, #128	; 0x80
 80048a6:	029b      	lsls	r3, r3, #10
 80048a8:	4013      	ands	r3, r2
 80048aa:	d12b      	bne.n	8004904 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e097      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b8:	4b4d      	ldr	r3, [pc, #308]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	2380      	movs	r3, #128	; 0x80
 80048be:	049b      	lsls	r3, r3, #18
 80048c0:	4013      	ands	r3, r2
 80048c2:	d11f      	bne.n	8004904 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e08b      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d107      	bne.n	80048e0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048d0:	4b47      	ldr	r3, [pc, #284]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	2380      	movs	r3, #128	; 0x80
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	4013      	ands	r3, r2
 80048da:	d113      	bne.n	8004904 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e07f      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d106      	bne.n	80048f6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048e8:	4b41      	ldr	r3, [pc, #260]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80048ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048ec:	2202      	movs	r2, #2
 80048ee:	4013      	ands	r3, r2
 80048f0:	d108      	bne.n	8004904 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e074      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048f6:	4b3e      	ldr	r3, [pc, #248]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80048f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048fa:	2202      	movs	r2, #2
 80048fc:	4013      	ands	r3, r2
 80048fe:	d101      	bne.n	8004904 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e06d      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004904:	4b3a      	ldr	r3, [pc, #232]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	2207      	movs	r2, #7
 800490a:	4393      	bics	r3, r2
 800490c:	0019      	movs	r1, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	4b37      	ldr	r3, [pc, #220]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004914:	430a      	orrs	r2, r1
 8004916:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004918:	f7ff f84e 	bl	80039b8 <HAL_GetTick>
 800491c:	0003      	movs	r3, r0
 800491e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004920:	e009      	b.n	8004936 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004922:	f7ff f849 	bl	80039b8 <HAL_GetTick>
 8004926:	0002      	movs	r2, r0
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	4a2f      	ldr	r2, [pc, #188]	; (80049ec <HAL_RCC_ClockConfig+0x1f4>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e054      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004936:	4b2e      	ldr	r3, [pc, #184]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	2238      	movs	r2, #56	; 0x38
 800493c:	401a      	ands	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	429a      	cmp	r2, r3
 8004946:	d1ec      	bne.n	8004922 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004948:	4b27      	ldr	r3, [pc, #156]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2207      	movs	r2, #7
 800494e:	4013      	ands	r3, r2
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d21e      	bcs.n	8004994 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b24      	ldr	r3, [pc, #144]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2207      	movs	r2, #7
 800495c:	4393      	bics	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	4b21      	ldr	r3, [pc, #132]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004968:	f7ff f826 	bl	80039b8 <HAL_GetTick>
 800496c:	0003      	movs	r3, r0
 800496e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004970:	e009      	b.n	8004986 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004972:	f7ff f821 	bl	80039b8 <HAL_GetTick>
 8004976:	0002      	movs	r2, r0
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	4a1b      	ldr	r2, [pc, #108]	; (80049ec <HAL_RCC_ClockConfig+0x1f4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e02c      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004986:	4b18      	ldr	r3, [pc, #96]	; (80049e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2207      	movs	r2, #7
 800498c:	4013      	ands	r3, r2
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d1ee      	bne.n	8004972 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2204      	movs	r2, #4
 800499a:	4013      	ands	r3, r2
 800499c:	d009      	beq.n	80049b2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800499e:	4b14      	ldr	r3, [pc, #80]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	4a15      	ldr	r2, [pc, #84]	; (80049f8 <HAL_RCC_ClockConfig+0x200>)
 80049a4:	4013      	ands	r3, r2
 80049a6:	0019      	movs	r1, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	4b10      	ldr	r3, [pc, #64]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80049ae:	430a      	orrs	r2, r1
 80049b0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80049b2:	f000 f829 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 80049b6:	0001      	movs	r1, r0
 80049b8:	4b0d      	ldr	r3, [pc, #52]	; (80049f0 <HAL_RCC_ClockConfig+0x1f8>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	220f      	movs	r2, #15
 80049c0:	401a      	ands	r2, r3
 80049c2:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <HAL_RCC_ClockConfig+0x204>)
 80049c4:	0092      	lsls	r2, r2, #2
 80049c6:	58d3      	ldr	r3, [r2, r3]
 80049c8:	221f      	movs	r2, #31
 80049ca:	4013      	ands	r3, r2
 80049cc:	000a      	movs	r2, r1
 80049ce:	40da      	lsrs	r2, r3
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <HAL_RCC_ClockConfig+0x208>)
 80049d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80049d4:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <HAL_RCC_ClockConfig+0x20c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	0018      	movs	r0, r3
 80049da:	f7fe ff91 	bl	8003900 <HAL_InitTick>
 80049de:	0003      	movs	r3, r0
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b004      	add	sp, #16
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	40022000 	.word	0x40022000
 80049ec:	00001388 	.word	0x00001388
 80049f0:	40021000 	.word	0x40021000
 80049f4:	fffff0ff 	.word	0xfffff0ff
 80049f8:	ffff8fff 	.word	0xffff8fff
 80049fc:	0800f8d0 	.word	0x0800f8d0
 8004a00:	20000014 	.word	0x20000014
 8004a04:	20000018 	.word	0x20000018

08004a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a0e:	4b3c      	ldr	r3, [pc, #240]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	2238      	movs	r2, #56	; 0x38
 8004a14:	4013      	ands	r3, r2
 8004a16:	d10f      	bne.n	8004a38 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004a18:	4b39      	ldr	r3, [pc, #228]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	0adb      	lsrs	r3, r3, #11
 8004a1e:	2207      	movs	r2, #7
 8004a20:	4013      	ands	r3, r2
 8004a22:	2201      	movs	r2, #1
 8004a24:	409a      	lsls	r2, r3
 8004a26:	0013      	movs	r3, r2
 8004a28:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004a2a:	6839      	ldr	r1, [r7, #0]
 8004a2c:	4835      	ldr	r0, [pc, #212]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a2e:	f7fb fb85 	bl	800013c <__udivsi3>
 8004a32:	0003      	movs	r3, r0
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	e05d      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a38:	4b31      	ldr	r3, [pc, #196]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	2238      	movs	r2, #56	; 0x38
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	d102      	bne.n	8004a4a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a44:	4b30      	ldr	r3, [pc, #192]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x100>)
 8004a46:	613b      	str	r3, [r7, #16]
 8004a48:	e054      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a4a:	4b2d      	ldr	r3, [pc, #180]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	2238      	movs	r2, #56	; 0x38
 8004a50:	4013      	ands	r3, r2
 8004a52:	2b10      	cmp	r3, #16
 8004a54:	d138      	bne.n	8004ac8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004a56:	4b2a      	ldr	r3, [pc, #168]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	2203      	movs	r2, #3
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a60:	4b27      	ldr	r3, [pc, #156]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	091b      	lsrs	r3, r3, #4
 8004a66:	2207      	movs	r2, #7
 8004a68:	4013      	ands	r3, r2
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b03      	cmp	r3, #3
 8004a72:	d10d      	bne.n	8004a90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	4824      	ldr	r0, [pc, #144]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x100>)
 8004a78:	f7fb fb60 	bl	800013c <__udivsi3>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	0019      	movs	r1, r3
 8004a80:	4b1f      	ldr	r3, [pc, #124]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	0a1b      	lsrs	r3, r3, #8
 8004a86:	227f      	movs	r2, #127	; 0x7f
 8004a88:	4013      	ands	r3, r2
 8004a8a:	434b      	muls	r3, r1
 8004a8c:	617b      	str	r3, [r7, #20]
        break;
 8004a8e:	e00d      	b.n	8004aac <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	481c      	ldr	r0, [pc, #112]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a94:	f7fb fb52 	bl	800013c <__udivsi3>
 8004a98:	0003      	movs	r3, r0
 8004a9a:	0019      	movs	r1, r3
 8004a9c:	4b18      	ldr	r3, [pc, #96]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	0a1b      	lsrs	r3, r3, #8
 8004aa2:	227f      	movs	r2, #127	; 0x7f
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	434b      	muls	r3, r1
 8004aa8:	617b      	str	r3, [r7, #20]
        break;
 8004aaa:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004aac:	4b14      	ldr	r3, [pc, #80]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	0f5b      	lsrs	r3, r3, #29
 8004ab2:	2207      	movs	r2, #7
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	6978      	ldr	r0, [r7, #20]
 8004abe:	f7fb fb3d 	bl	800013c <__udivsi3>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	e015      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004ac8:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	2238      	movs	r2, #56	; 0x38
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b20      	cmp	r3, #32
 8004ad2:	d103      	bne.n	8004adc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004ad4:	2380      	movs	r3, #128	; 0x80
 8004ad6:	021b      	lsls	r3, r3, #8
 8004ad8:	613b      	str	r3, [r7, #16]
 8004ada:	e00b      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004adc:	4b08      	ldr	r3, [pc, #32]	; (8004b00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2238      	movs	r2, #56	; 0x38
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b18      	cmp	r3, #24
 8004ae6:	d103      	bne.n	8004af0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004ae8:	23fa      	movs	r3, #250	; 0xfa
 8004aea:	01db      	lsls	r3, r3, #7
 8004aec:	613b      	str	r3, [r7, #16]
 8004aee:	e001      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004af4:	693b      	ldr	r3, [r7, #16]
}
 8004af6:	0018      	movs	r0, r3
 8004af8:	46bd      	mov	sp, r7
 8004afa:	b006      	add	sp, #24
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	40021000 	.word	0x40021000
 8004b04:	00f42400 	.word	0x00f42400
 8004b08:	007a1200 	.word	0x007a1200

08004b0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b10:	4b02      	ldr	r3, [pc, #8]	; (8004b1c <HAL_RCC_GetHCLKFreq+0x10>)
 8004b12:	681b      	ldr	r3, [r3, #0]
}
 8004b14:	0018      	movs	r0, r3
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	20000014 	.word	0x20000014

08004b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b20:	b5b0      	push	{r4, r5, r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b24:	f7ff fff2 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 8004b28:	0004      	movs	r4, r0
 8004b2a:	f7ff faf9 	bl	8004120 <LL_RCC_GetAPB1Prescaler>
 8004b2e:	0003      	movs	r3, r0
 8004b30:	0b1a      	lsrs	r2, r3, #12
 8004b32:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b34:	0092      	lsls	r2, r2, #2
 8004b36:	58d3      	ldr	r3, [r2, r3]
 8004b38:	221f      	movs	r2, #31
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	40dc      	lsrs	r4, r3
 8004b3e:	0023      	movs	r3, r4
}
 8004b40:	0018      	movs	r0, r3
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bdb0      	pop	{r4, r5, r7, pc}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	0800f910 	.word	0x0800f910

08004b4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b086      	sub	sp, #24
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004b54:	2313      	movs	r3, #19
 8004b56:	18fb      	adds	r3, r7, r3
 8004b58:	2200      	movs	r2, #0
 8004b5a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b5c:	2312      	movs	r3, #18
 8004b5e:	18fb      	adds	r3, r7, r3
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	2380      	movs	r3, #128	; 0x80
 8004b6a:	029b      	lsls	r3, r3, #10
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d100      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004b70:	e0ad      	b.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b72:	2011      	movs	r0, #17
 8004b74:	183b      	adds	r3, r7, r0
 8004b76:	2200      	movs	r2, #0
 8004b78:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b7a:	4b47      	ldr	r3, [pc, #284]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004b7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	055b      	lsls	r3, r3, #21
 8004b82:	4013      	ands	r3, r2
 8004b84:	d110      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b86:	4b44      	ldr	r3, [pc, #272]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004b88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b8a:	4b43      	ldr	r3, [pc, #268]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004b8c:	2180      	movs	r1, #128	; 0x80
 8004b8e:	0549      	lsls	r1, r1, #21
 8004b90:	430a      	orrs	r2, r1
 8004b92:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b94:	4b40      	ldr	r3, [pc, #256]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004b96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b98:	2380      	movs	r3, #128	; 0x80
 8004b9a:	055b      	lsls	r3, r3, #21
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ba2:	183b      	adds	r3, r7, r0
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ba8:	4b3c      	ldr	r3, [pc, #240]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	4b3b      	ldr	r3, [pc, #236]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004bae:	2180      	movs	r1, #128	; 0x80
 8004bb0:	0049      	lsls	r1, r1, #1
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bb6:	f7fe feff 	bl	80039b8 <HAL_GetTick>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bbe:	e00b      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bc0:	f7fe fefa 	bl	80039b8 <HAL_GetTick>
 8004bc4:	0002      	movs	r2, r0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d904      	bls.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004bce:	2313      	movs	r3, #19
 8004bd0:	18fb      	adds	r3, r7, r3
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	701a      	strb	r2, [r3, #0]
        break;
 8004bd6:	e005      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bd8:	4b30      	ldr	r3, [pc, #192]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	2380      	movs	r3, #128	; 0x80
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	4013      	ands	r3, r2
 8004be2:	d0ed      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004be4:	2313      	movs	r3, #19
 8004be6:	18fb      	adds	r3, r7, r3
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d15e      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bee:	4b2a      	ldr	r3, [pc, #168]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004bf0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bf2:	23c0      	movs	r3, #192	; 0xc0
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d019      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d014      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c0a:	4b23      	ldr	r3, [pc, #140]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0e:	4a24      	ldr	r2, [pc, #144]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004c10:	4013      	ands	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c14:	4b20      	ldr	r3, [pc, #128]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c18:	4b1f      	ldr	r3, [pc, #124]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c1a:	2180      	movs	r1, #128	; 0x80
 8004c1c:	0249      	lsls	r1, r1, #9
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c22:	4b1d      	ldr	r3, [pc, #116]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c26:	4b1c      	ldr	r3, [pc, #112]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c28:	491e      	ldr	r1, [pc, #120]	; (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004c2a:	400a      	ands	r2, r1
 8004c2c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c2e:	4b1a      	ldr	r3, [pc, #104]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2201      	movs	r2, #1
 8004c38:	4013      	ands	r3, r2
 8004c3a:	d016      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3c:	f7fe febc 	bl	80039b8 <HAL_GetTick>
 8004c40:	0003      	movs	r3, r0
 8004c42:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c44:	e00c      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c46:	f7fe feb7 	bl	80039b8 <HAL_GetTick>
 8004c4a:	0002      	movs	r2, r0
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	4a15      	ldr	r2, [pc, #84]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d904      	bls.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004c56:	2313      	movs	r3, #19
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	2203      	movs	r2, #3
 8004c5c:	701a      	strb	r2, [r3, #0]
            break;
 8004c5e:	e004      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c60:	4b0d      	ldr	r3, [pc, #52]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c64:	2202      	movs	r2, #2
 8004c66:	4013      	ands	r3, r2
 8004c68:	d0ed      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004c6a:	2313      	movs	r3, #19
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10a      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c74:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c78:	4a09      	ldr	r2, [pc, #36]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	0019      	movs	r1, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c84:	430a      	orrs	r2, r1
 8004c86:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c88:	e016      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c8a:	2312      	movs	r3, #18
 8004c8c:	18fb      	adds	r3, r7, r3
 8004c8e:	2213      	movs	r2, #19
 8004c90:	18ba      	adds	r2, r7, r2
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	701a      	strb	r2, [r3, #0]
 8004c96:	e00f      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	40007000 	.word	0x40007000
 8004ca0:	fffffcff 	.word	0xfffffcff
 8004ca4:	fffeffff 	.word	0xfffeffff
 8004ca8:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cac:	2312      	movs	r3, #18
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	2213      	movs	r2, #19
 8004cb2:	18ba      	adds	r2, r7, r2
 8004cb4:	7812      	ldrb	r2, [r2, #0]
 8004cb6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cb8:	2311      	movs	r3, #17
 8004cba:	18fb      	adds	r3, r7, r3
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d105      	bne.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc2:	4bb6      	ldr	r3, [pc, #728]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004cc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cc6:	4bb5      	ldr	r3, [pc, #724]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004cc8:	49b5      	ldr	r1, [pc, #724]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004cca:	400a      	ands	r2, r1
 8004ccc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	d009      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cd8:	4bb0      	ldr	r3, [pc, #704]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cdc:	2203      	movs	r2, #3
 8004cde:	4393      	bics	r3, r2
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	4bad      	ldr	r3, [pc, #692]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2202      	movs	r2, #2
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	d009      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cf6:	4ba9      	ldr	r3, [pc, #676]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cfa:	220c      	movs	r2, #12
 8004cfc:	4393      	bics	r3, r2
 8004cfe:	0019      	movs	r1, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	4ba5      	ldr	r3, [pc, #660]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d06:	430a      	orrs	r2, r1
 8004d08:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2204      	movs	r2, #4
 8004d10:	4013      	ands	r3, r2
 8004d12:	d009      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d14:	4ba1      	ldr	r3, [pc, #644]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d18:	2230      	movs	r2, #48	; 0x30
 8004d1a:	4393      	bics	r3, r2
 8004d1c:	0019      	movs	r1, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	4b9e      	ldr	r3, [pc, #632]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d24:	430a      	orrs	r2, r1
 8004d26:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2210      	movs	r2, #16
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d009      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d32:	4b9a      	ldr	r3, [pc, #616]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d36:	4a9b      	ldr	r2, [pc, #620]	; (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	0019      	movs	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	4b96      	ldr	r3, [pc, #600]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d42:	430a      	orrs	r2, r1
 8004d44:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	015b      	lsls	r3, r3, #5
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d009      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004d52:	4b92      	ldr	r3, [pc, #584]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d56:	4a94      	ldr	r2, [pc, #592]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004d58:	4013      	ands	r3, r2
 8004d5a:	0019      	movs	r1, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	4b8e      	ldr	r3, [pc, #568]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d62:	430a      	orrs	r2, r1
 8004d64:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	2380      	movs	r3, #128	; 0x80
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d009      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d72:	4b8a      	ldr	r3, [pc, #552]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d76:	4a8d      	ldr	r2, [pc, #564]	; (8004fac <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	0019      	movs	r1, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d80:	4b86      	ldr	r3, [pc, #536]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d82:	430a      	orrs	r2, r1
 8004d84:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	2380      	movs	r3, #128	; 0x80
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d009      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d92:	4b82      	ldr	r3, [pc, #520]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	4a86      	ldr	r2, [pc, #536]	; (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	0019      	movs	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da0:	4b7e      	ldr	r3, [pc, #504]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004da2:	430a      	orrs	r2, r1
 8004da4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2220      	movs	r2, #32
 8004dac:	4013      	ands	r3, r2
 8004dae:	d009      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004db0:	4b7a      	ldr	r3, [pc, #488]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db4:	4a7f      	ldr	r2, [pc, #508]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	0019      	movs	r1, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	4b77      	ldr	r3, [pc, #476]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2240      	movs	r2, #64	; 0x40
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d009      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dce:	4b73      	ldr	r3, [pc, #460]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd2:	4a79      	ldr	r2, [pc, #484]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	0019      	movs	r1, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	69da      	ldr	r2, [r3, #28]
 8004ddc:	4b6f      	ldr	r3, [pc, #444]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dde:	430a      	orrs	r2, r1
 8004de0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	2380      	movs	r3, #128	; 0x80
 8004de8:	01db      	lsls	r3, r3, #7
 8004dea:	4013      	ands	r3, r2
 8004dec:	d015      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dee:	4b6b      	ldr	r3, [pc, #428]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	0899      	lsrs	r1, r3, #2
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dfa:	4b68      	ldr	r3, [pc, #416]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e04:	2380      	movs	r3, #128	; 0x80
 8004e06:	05db      	lsls	r3, r3, #23
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d106      	bne.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e0c:	4b63      	ldr	r3, [pc, #396]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	4b62      	ldr	r3, [pc, #392]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e12:	2180      	movs	r1, #128	; 0x80
 8004e14:	0249      	lsls	r1, r1, #9
 8004e16:	430a      	orrs	r2, r1
 8004e18:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	2380      	movs	r3, #128	; 0x80
 8004e20:	031b      	lsls	r3, r3, #12
 8004e22:	4013      	ands	r3, r2
 8004e24:	d009      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e26:	4b5d      	ldr	r3, [pc, #372]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e2a:	2240      	movs	r2, #64	; 0x40
 8004e2c:	4393      	bics	r3, r2
 8004e2e:	0019      	movs	r1, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e34:	4b59      	ldr	r3, [pc, #356]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e36:	430a      	orrs	r2, r1
 8004e38:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	2380      	movs	r3, #128	; 0x80
 8004e40:	039b      	lsls	r3, r3, #14
 8004e42:	4013      	ands	r3, r2
 8004e44:	d016      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e46:	4b55      	ldr	r3, [pc, #340]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	4a5c      	ldr	r2, [pc, #368]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	0019      	movs	r1, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e54:	4b51      	ldr	r3, [pc, #324]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e56:	430a      	orrs	r2, r1
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e5e:	2380      	movs	r3, #128	; 0x80
 8004e60:	03db      	lsls	r3, r3, #15
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d106      	bne.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e66:	4b4d      	ldr	r3, [pc, #308]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	4b4c      	ldr	r3, [pc, #304]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e6c:	2180      	movs	r1, #128	; 0x80
 8004e6e:	0449      	lsls	r1, r1, #17
 8004e70:	430a      	orrs	r2, r1
 8004e72:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	2380      	movs	r3, #128	; 0x80
 8004e7a:	03db      	lsls	r3, r3, #15
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d016      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004e80:	4b46      	ldr	r3, [pc, #280]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e84:	4a4e      	ldr	r2, [pc, #312]	; (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	0019      	movs	r1, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e8e:	4b43      	ldr	r3, [pc, #268]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e90:	430a      	orrs	r2, r1
 8004e92:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e98:	2380      	movs	r3, #128	; 0x80
 8004e9a:	045b      	lsls	r3, r3, #17
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d106      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ea0:	4b3e      	ldr	r3, [pc, #248]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	4b3d      	ldr	r3, [pc, #244]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ea6:	2180      	movs	r1, #128	; 0x80
 8004ea8:	0449      	lsls	r1, r1, #17
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	2380      	movs	r3, #128	; 0x80
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	d014      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004eba:	4b38      	ldr	r3, [pc, #224]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	4393      	bics	r3, r2
 8004ec2:	0019      	movs	r1, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a1a      	ldr	r2, [r3, #32]
 8004ec8:	4b34      	ldr	r3, [pc, #208]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d106      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004ed6:	4b31      	ldr	r3, [pc, #196]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ed8:	68da      	ldr	r2, [r3, #12]
 8004eda:	4b30      	ldr	r3, [pc, #192]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004edc:	2180      	movs	r1, #128	; 0x80
 8004ede:	0249      	lsls	r1, r1, #9
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	2380      	movs	r3, #128	; 0x80
 8004eea:	019b      	lsls	r3, r3, #6
 8004eec:	4013      	ands	r3, r2
 8004eee:	d014      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004ef0:	4b2a      	ldr	r3, [pc, #168]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef4:	220c      	movs	r2, #12
 8004ef6:	4393      	bics	r3, r2
 8004ef8:	0019      	movs	r1, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004efe:	4b27      	ldr	r3, [pc, #156]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f00:	430a      	orrs	r2, r1
 8004f02:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d106      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f0c:	4b23      	ldr	r3, [pc, #140]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f0e:	68da      	ldr	r2, [r3, #12]
 8004f10:	4b22      	ldr	r3, [pc, #136]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f12:	2180      	movs	r1, #128	; 0x80
 8004f14:	0249      	lsls	r1, r1, #9
 8004f16:	430a      	orrs	r2, r1
 8004f18:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	2380      	movs	r3, #128	; 0x80
 8004f20:	045b      	lsls	r3, r3, #17
 8004f22:	4013      	ands	r3, r2
 8004f24:	d016      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f26:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f2a:	4a22      	ldr	r2, [pc, #136]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	0019      	movs	r1, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f34:	4b19      	ldr	r3, [pc, #100]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f36:	430a      	orrs	r2, r1
 8004f38:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f3e:	2380      	movs	r3, #128	; 0x80
 8004f40:	019b      	lsls	r3, r3, #6
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d106      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004f46:	4b15      	ldr	r3, [pc, #84]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	4b14      	ldr	r3, [pc, #80]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f4c:	2180      	movs	r1, #128	; 0x80
 8004f4e:	0449      	lsls	r1, r1, #17
 8004f50:	430a      	orrs	r2, r1
 8004f52:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	2380      	movs	r3, #128	; 0x80
 8004f5a:	049b      	lsls	r3, r3, #18
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	d016      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004f60:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f64:	4a10      	ldr	r2, [pc, #64]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	0019      	movs	r1, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f70:	430a      	orrs	r2, r1
 8004f72:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f78:	2380      	movs	r3, #128	; 0x80
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004f80:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f86:	2180      	movs	r1, #128	; 0x80
 8004f88:	0449      	lsls	r1, r1, #17
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004f8e:	2312      	movs	r3, #18
 8004f90:	18fb      	adds	r3, r7, r3
 8004f92:	781b      	ldrb	r3, [r3, #0]
}
 8004f94:	0018      	movs	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	b006      	add	sp, #24
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	efffffff 	.word	0xefffffff
 8004fa4:	fffff3ff 	.word	0xfffff3ff
 8004fa8:	fffffcff 	.word	0xfffffcff
 8004fac:	fff3ffff 	.word	0xfff3ffff
 8004fb0:	ffcfffff 	.word	0xffcfffff
 8004fb4:	ffffcfff 	.word	0xffffcfff
 8004fb8:	ffff3fff 	.word	0xffff3fff
 8004fbc:	ffbfffff 	.word	0xffbfffff
 8004fc0:	feffffff 	.word	0xfeffffff

08004fc4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004fc4:	b5b0      	push	{r4, r5, r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004fcc:	230f      	movs	r3, #15
 8004fce:	18fb      	adds	r3, r7, r3
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d100      	bne.n	8004fdc <HAL_RTC_Init+0x18>
 8004fda:	e08c      	b.n	80050f6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2229      	movs	r2, #41	; 0x29
 8004fe0:	5c9b      	ldrb	r3, [r3, r2]
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2228      	movs	r2, #40	; 0x28
 8004fec:	2100      	movs	r1, #0
 8004fee:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2288      	movs	r2, #136	; 0x88
 8004ff4:	0212      	lsls	r2, r2, #8
 8004ff6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f7fe f9e8 	bl	80033d0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2229      	movs	r2, #41	; 0x29
 8005004:	2102      	movs	r1, #2
 8005006:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	2210      	movs	r2, #16
 8005010:	4013      	ands	r3, r2
 8005012:	2b10      	cmp	r3, #16
 8005014:	d062      	beq.n	80050dc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	22ca      	movs	r2, #202	; 0xca
 800501c:	625a      	str	r2, [r3, #36]	; 0x24
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2253      	movs	r2, #83	; 0x53
 8005024:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005026:	250f      	movs	r5, #15
 8005028:	197c      	adds	r4, r7, r5
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	0018      	movs	r0, r3
 800502e:	f000 fbf4 	bl	800581a <RTC_EnterInitMode>
 8005032:	0003      	movs	r3, r0
 8005034:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005036:	0028      	movs	r0, r5
 8005038:	183b      	adds	r3, r7, r0
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d12c      	bne.n	800509a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	699a      	ldr	r2, [r3, #24]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	492e      	ldr	r1, [pc, #184]	; (8005104 <HAL_RTC_Init+0x140>)
 800504c:	400a      	ands	r2, r1
 800504e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6999      	ldr	r1, [r3, #24]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6912      	ldr	r2, [r2, #16]
 8005076:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6919      	ldr	r1, [r3, #16]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	041a      	lsls	r2, r3, #16
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800508c:	183c      	adds	r4, r7, r0
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	0018      	movs	r0, r3
 8005092:	f000 fc05 	bl	80058a0 <RTC_ExitInitMode>
 8005096:	0003      	movs	r3, r0
 8005098:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800509a:	230f      	movs	r3, #15
 800509c:	18fb      	adds	r3, r7, r3
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d116      	bne.n	80050d2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	00d2      	lsls	r2, r2, #3
 80050b0:	08d2      	lsrs	r2, r2, #3
 80050b2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6999      	ldr	r1, [r3, #24]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	22ff      	movs	r2, #255	; 0xff
 80050d8:	625a      	str	r2, [r3, #36]	; 0x24
 80050da:	e003      	b.n	80050e4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80050dc:	230f      	movs	r3, #15
 80050de:	18fb      	adds	r3, r7, r3
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80050e4:	230f      	movs	r3, #15
 80050e6:	18fb      	adds	r3, r7, r3
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2229      	movs	r2, #41	; 0x29
 80050f2:	2101      	movs	r1, #1
 80050f4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80050f6:	230f      	movs	r3, #15
 80050f8:	18fb      	adds	r3, r7, r3
 80050fa:	781b      	ldrb	r3, [r3, #0]
}
 80050fc:	0018      	movs	r0, r3
 80050fe:	46bd      	mov	sp, r7
 8005100:	b004      	add	sp, #16
 8005102:	bdb0      	pop	{r4, r5, r7, pc}
 8005104:	fb8fffbf 	.word	0xfb8fffbf

08005108 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005108:	b5b0      	push	{r4, r5, r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2228      	movs	r2, #40	; 0x28
 8005118:	5c9b      	ldrb	r3, [r3, r2]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d101      	bne.n	8005122 <HAL_RTC_SetTime+0x1a>
 800511e:	2302      	movs	r3, #2
 8005120:	e092      	b.n	8005248 <HAL_RTC_SetTime+0x140>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2228      	movs	r2, #40	; 0x28
 8005126:	2101      	movs	r1, #1
 8005128:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2229      	movs	r2, #41	; 0x29
 800512e:	2102      	movs	r1, #2
 8005130:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	22ca      	movs	r2, #202	; 0xca
 8005138:	625a      	str	r2, [r3, #36]	; 0x24
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2253      	movs	r2, #83	; 0x53
 8005140:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005142:	2513      	movs	r5, #19
 8005144:	197c      	adds	r4, r7, r5
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	0018      	movs	r0, r3
 800514a:	f000 fb66 	bl	800581a <RTC_EnterInitMode>
 800514e:	0003      	movs	r3, r0
 8005150:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005152:	197b      	adds	r3, r7, r5
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d162      	bne.n	8005220 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d125      	bne.n	80051ac <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	2240      	movs	r2, #64	; 0x40
 8005168:	4013      	ands	r3, r2
 800516a:	d102      	bne.n	8005172 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2200      	movs	r2, #0
 8005170:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	0018      	movs	r0, r3
 8005178:	f000 fbd6 	bl	8005928 <RTC_ByteToBcd2>
 800517c:	0003      	movs	r3, r0
 800517e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	785b      	ldrb	r3, [r3, #1]
 8005184:	0018      	movs	r0, r3
 8005186:	f000 fbcf 	bl	8005928 <RTC_ByteToBcd2>
 800518a:	0003      	movs	r3, r0
 800518c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800518e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	789b      	ldrb	r3, [r3, #2]
 8005194:	0018      	movs	r0, r3
 8005196:	f000 fbc7 	bl	8005928 <RTC_ByteToBcd2>
 800519a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800519c:	0022      	movs	r2, r4
 800519e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	78db      	ldrb	r3, [r3, #3]
 80051a4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
 80051aa:	e017      	b.n	80051dc <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	2240      	movs	r2, #64	; 0x40
 80051b4:	4013      	ands	r3, r2
 80051b6:	d102      	bne.n	80051be <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2200      	movs	r2, #0
 80051bc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	785b      	ldrb	r3, [r3, #1]
 80051c8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051ca:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80051d0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	78db      	ldrb	r3, [r3, #3]
 80051d6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051d8:	4313      	orrs	r3, r2
 80051da:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	491b      	ldr	r1, [pc, #108]	; (8005250 <HAL_RTC_SetTime+0x148>)
 80051e4:	400a      	ands	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699a      	ldr	r2, [r3, #24]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4918      	ldr	r1, [pc, #96]	; (8005254 <HAL_RTC_SetTime+0x14c>)
 80051f4:	400a      	ands	r2, r1
 80051f6:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6999      	ldr	r1, [r3, #24]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	68da      	ldr	r2, [r3, #12]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	431a      	orrs	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005210:	2313      	movs	r3, #19
 8005212:	18fc      	adds	r4, r7, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	0018      	movs	r0, r3
 8005218:	f000 fb42 	bl	80058a0 <RTC_ExitInitMode>
 800521c:	0003      	movs	r3, r0
 800521e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	22ff      	movs	r2, #255	; 0xff
 8005226:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005228:	2313      	movs	r3, #19
 800522a:	18fb      	adds	r3, r7, r3
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d103      	bne.n	800523a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2229      	movs	r2, #41	; 0x29
 8005236:	2101      	movs	r1, #1
 8005238:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2228      	movs	r2, #40	; 0x28
 800523e:	2100      	movs	r1, #0
 8005240:	5499      	strb	r1, [r3, r2]

  return status;
 8005242:	2313      	movs	r3, #19
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	781b      	ldrb	r3, [r3, #0]
}
 8005248:	0018      	movs	r0, r3
 800524a:	46bd      	mov	sp, r7
 800524c:	b006      	add	sp, #24
 800524e:	bdb0      	pop	{r4, r5, r7, pc}
 8005250:	007f7f7f 	.word	0x007f7f7f
 8005254:	fffbffff 	.word	0xfffbffff

08005258 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	045b      	lsls	r3, r3, #17
 8005276:	0c5a      	lsrs	r2, r3, #17
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a22      	ldr	r2, [pc, #136]	; (800530c <HAL_RTC_GetTime+0xb4>)
 8005284:	4013      	ands	r3, r2
 8005286:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	0c1b      	lsrs	r3, r3, #16
 800528c:	b2db      	uxtb	r3, r3
 800528e:	223f      	movs	r2, #63	; 0x3f
 8005290:	4013      	ands	r3, r2
 8005292:	b2da      	uxtb	r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	0a1b      	lsrs	r3, r3, #8
 800529c:	b2db      	uxtb	r3, r3
 800529e:	227f      	movs	r2, #127	; 0x7f
 80052a0:	4013      	ands	r3, r2
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	227f      	movs	r2, #127	; 0x7f
 80052ae:	4013      	ands	r3, r2
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	0d9b      	lsrs	r3, r3, #22
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2201      	movs	r2, #1
 80052be:	4013      	ands	r3, r2
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d11a      	bne.n	8005302 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 fb51 	bl	8005978 <RTC_Bcd2ToByte>
 80052d6:	0003      	movs	r3, r0
 80052d8:	001a      	movs	r2, r3
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	785b      	ldrb	r3, [r3, #1]
 80052e2:	0018      	movs	r0, r3
 80052e4:	f000 fb48 	bl	8005978 <RTC_Bcd2ToByte>
 80052e8:	0003      	movs	r3, r0
 80052ea:	001a      	movs	r2, r3
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	789b      	ldrb	r3, [r3, #2]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f000 fb3f 	bl	8005978 <RTC_Bcd2ToByte>
 80052fa:	0003      	movs	r3, r0
 80052fc:	001a      	movs	r2, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	0018      	movs	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	b006      	add	sp, #24
 800530a:	bd80      	pop	{r7, pc}
 800530c:	007f7f7f 	.word	0x007f7f7f

08005310 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005310:	b5b0      	push	{r4, r5, r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2228      	movs	r2, #40	; 0x28
 8005320:	5c9b      	ldrb	r3, [r3, r2]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d101      	bne.n	800532a <HAL_RTC_SetDate+0x1a>
 8005326:	2302      	movs	r3, #2
 8005328:	e07e      	b.n	8005428 <HAL_RTC_SetDate+0x118>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2228      	movs	r2, #40	; 0x28
 800532e:	2101      	movs	r1, #1
 8005330:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2229      	movs	r2, #41	; 0x29
 8005336:	2102      	movs	r1, #2
 8005338:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10e      	bne.n	800535e <HAL_RTC_SetDate+0x4e>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	785b      	ldrb	r3, [r3, #1]
 8005344:	001a      	movs	r2, r3
 8005346:	2310      	movs	r3, #16
 8005348:	4013      	ands	r3, r2
 800534a:	d008      	beq.n	800535e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	785b      	ldrb	r3, [r3, #1]
 8005350:	2210      	movs	r2, #16
 8005352:	4393      	bics	r3, r2
 8005354:	b2db      	uxtb	r3, r3
 8005356:	330a      	adds	r3, #10
 8005358:	b2da      	uxtb	r2, r3
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d11c      	bne.n	800539e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	78db      	ldrb	r3, [r3, #3]
 8005368:	0018      	movs	r0, r3
 800536a:	f000 fadd 	bl	8005928 <RTC_ByteToBcd2>
 800536e:	0003      	movs	r3, r0
 8005370:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	785b      	ldrb	r3, [r3, #1]
 8005376:	0018      	movs	r0, r3
 8005378:	f000 fad6 	bl	8005928 <RTC_ByteToBcd2>
 800537c:	0003      	movs	r3, r0
 800537e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005380:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	789b      	ldrb	r3, [r3, #2]
 8005386:	0018      	movs	r0, r3
 8005388:	f000 face 	bl	8005928 <RTC_ByteToBcd2>
 800538c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800538e:	0022      	movs	r2, r4
 8005390:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005398:	4313      	orrs	r3, r2
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	e00e      	b.n	80053bc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	78db      	ldrb	r3, [r3, #3]
 80053a2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	785b      	ldrb	r3, [r3, #1]
 80053a8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80053aa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80053b0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80053b8:	4313      	orrs	r3, r2
 80053ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	22ca      	movs	r2, #202	; 0xca
 80053c2:	625a      	str	r2, [r3, #36]	; 0x24
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2253      	movs	r2, #83	; 0x53
 80053ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80053cc:	2513      	movs	r5, #19
 80053ce:	197c      	adds	r4, r7, r5
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	0018      	movs	r0, r3
 80053d4:	f000 fa21 	bl	800581a <RTC_EnterInitMode>
 80053d8:	0003      	movs	r3, r0
 80053da:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80053dc:	0028      	movs	r0, r5
 80053de:	183b      	adds	r3, r7, r0
 80053e0:	781b      	ldrb	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10c      	bne.n	8005400 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4910      	ldr	r1, [pc, #64]	; (8005430 <HAL_RTC_SetDate+0x120>)
 80053ee:	400a      	ands	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80053f2:	183c      	adds	r4, r7, r0
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	0018      	movs	r0, r3
 80053f8:	f000 fa52 	bl	80058a0 <RTC_ExitInitMode>
 80053fc:	0003      	movs	r3, r0
 80053fe:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	22ff      	movs	r2, #255	; 0xff
 8005406:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005408:	2313      	movs	r3, #19
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d103      	bne.n	800541a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2229      	movs	r2, #41	; 0x29
 8005416:	2101      	movs	r1, #1
 8005418:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2228      	movs	r2, #40	; 0x28
 800541e:	2100      	movs	r1, #0
 8005420:	5499      	strb	r1, [r3, r2]

  return status;
 8005422:	2313      	movs	r3, #19
 8005424:	18fb      	adds	r3, r7, r3
 8005426:	781b      	ldrb	r3, [r3, #0]
}
 8005428:	0018      	movs	r0, r3
 800542a:	46bd      	mov	sp, r7
 800542c:	b006      	add	sp, #24
 800542e:	bdb0      	pop	{r4, r5, r7, pc}
 8005430:	00ffff3f 	.word	0x00ffff3f

08005434 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	4a21      	ldr	r2, [pc, #132]	; (80054cc <HAL_RTC_GetDate+0x98>)
 8005448:	4013      	ands	r3, r2
 800544a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	0c1b      	lsrs	r3, r3, #16
 8005450:	b2da      	uxtb	r2, r3
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	0a1b      	lsrs	r3, r3, #8
 800545a:	b2db      	uxtb	r3, r3
 800545c:	221f      	movs	r2, #31
 800545e:	4013      	ands	r3, r2
 8005460:	b2da      	uxtb	r2, r3
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	b2db      	uxtb	r3, r3
 800546a:	223f      	movs	r2, #63	; 0x3f
 800546c:	4013      	ands	r3, r2
 800546e:	b2da      	uxtb	r2, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	0b5b      	lsrs	r3, r3, #13
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2207      	movs	r2, #7
 800547c:	4013      	ands	r3, r2
 800547e:	b2da      	uxtb	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d11a      	bne.n	80054c0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	78db      	ldrb	r3, [r3, #3]
 800548e:	0018      	movs	r0, r3
 8005490:	f000 fa72 	bl	8005978 <RTC_Bcd2ToByte>
 8005494:	0003      	movs	r3, r0
 8005496:	001a      	movs	r2, r3
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	785b      	ldrb	r3, [r3, #1]
 80054a0:	0018      	movs	r0, r3
 80054a2:	f000 fa69 	bl	8005978 <RTC_Bcd2ToByte>
 80054a6:	0003      	movs	r3, r0
 80054a8:	001a      	movs	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	789b      	ldrb	r3, [r3, #2]
 80054b2:	0018      	movs	r0, r3
 80054b4:	f000 fa60 	bl	8005978 <RTC_Bcd2ToByte>
 80054b8:	0003      	movs	r3, r0
 80054ba:	001a      	movs	r2, r3
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	0018      	movs	r0, r3
 80054c4:	46bd      	mov	sp, r7
 80054c6:	b006      	add	sp, #24
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	46c0      	nop			; (mov r8, r8)
 80054cc:	00ffff3f 	.word	0x00ffff3f

080054d0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80054d0:	b590      	push	{r4, r7, lr}
 80054d2:	b089      	sub	sp, #36	; 0x24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2228      	movs	r2, #40	; 0x28
 80054e0:	5c9b      	ldrb	r3, [r3, r2]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d101      	bne.n	80054ea <HAL_RTC_SetAlarm_IT+0x1a>
 80054e6:	2302      	movs	r3, #2
 80054e8:	e127      	b.n	800573a <HAL_RTC_SetAlarm_IT+0x26a>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2228      	movs	r2, #40	; 0x28
 80054ee:	2101      	movs	r1, #1
 80054f0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2229      	movs	r2, #41	; 0x29
 80054f6:	2102      	movs	r1, #2
 80054f8:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d136      	bne.n	800556e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	2240      	movs	r2, #64	; 0x40
 8005508:	4013      	ands	r3, r2
 800550a:	d102      	bne.n	8005512 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2200      	movs	r2, #0
 8005510:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	0018      	movs	r0, r3
 8005518:	f000 fa06 	bl	8005928 <RTC_ByteToBcd2>
 800551c:	0003      	movs	r3, r0
 800551e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	785b      	ldrb	r3, [r3, #1]
 8005524:	0018      	movs	r0, r3
 8005526:	f000 f9ff 	bl	8005928 <RTC_ByteToBcd2>
 800552a:	0003      	movs	r3, r0
 800552c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800552e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	789b      	ldrb	r3, [r3, #2]
 8005534:	0018      	movs	r0, r3
 8005536:	f000 f9f7 	bl	8005928 <RTC_ByteToBcd2>
 800553a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800553c:	0022      	movs	r2, r4
 800553e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	78db      	ldrb	r3, [r3, #3]
 8005544:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005546:	431a      	orrs	r2, r3
 8005548:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2220      	movs	r2, #32
 800554e:	5c9b      	ldrb	r3, [r3, r2]
 8005550:	0018      	movs	r0, r3
 8005552:	f000 f9e9 	bl	8005928 <RTC_ByteToBcd2>
 8005556:	0003      	movs	r3, r0
 8005558:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800555a:	0022      	movs	r2, r4
 800555c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005562:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005568:	4313      	orrs	r3, r2
 800556a:	61fb      	str	r3, [r7, #28]
 800556c:	e022      	b.n	80055b4 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	2240      	movs	r2, #64	; 0x40
 8005576:	4013      	ands	r3, r2
 8005578:	d102      	bne.n	8005580 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	2200      	movs	r2, #0
 800557e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	785b      	ldrb	r3, [r3, #1]
 800558a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800558c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005592:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	78db      	ldrb	r3, [r3, #3]
 8005598:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800559a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2120      	movs	r1, #32
 80055a0:	5c5b      	ldrb	r3, [r3, r1]
 80055a2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80055a4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80055aa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80055b0:	4313      	orrs	r3, r2
 80055b2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	4313      	orrs	r3, r2
 80055be:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	22ca      	movs	r2, #202	; 0xca
 80055c6:	625a      	str	r2, [r3, #36]	; 0x24
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2253      	movs	r2, #83	; 0x53
 80055ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	429a      	cmp	r2, r3
 80055da:	d14c      	bne.n	8005676 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699a      	ldr	r2, [r3, #24]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4957      	ldr	r1, [pc, #348]	; (8005744 <HAL_RTC_SetAlarm_IT+0x274>)
 80055e8:	400a      	ands	r2, r1
 80055ea:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2101      	movs	r1, #1
 80055f8:	430a      	orrs	r2, r1
 80055fa:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80055fc:	f7fe f9dc 	bl	80039b8 <HAL_GetTick>
 8005600:	0003      	movs	r3, r0
 8005602:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005604:	e016      	b.n	8005634 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005606:	f7fe f9d7 	bl	80039b8 <HAL_GetTick>
 800560a:	0002      	movs	r2, r0
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	1ad2      	subs	r2, r2, r3
 8005610:	23fa      	movs	r3, #250	; 0xfa
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	429a      	cmp	r2, r3
 8005616:	d90d      	bls.n	8005634 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	22ff      	movs	r2, #255	; 0xff
 800561e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2229      	movs	r2, #41	; 0x29
 8005624:	2103      	movs	r1, #3
 8005626:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2228      	movs	r2, #40	; 0x28
 800562c:	2100      	movs	r1, #0
 800562e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e082      	b.n	800573a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	2201      	movs	r2, #1
 800563c:	4013      	ands	r3, r2
 800563e:	d0e2      	beq.n	8005606 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699a      	ldr	r2, [r3, #24]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2180      	movs	r1, #128	; 0x80
 800565c:	0049      	lsls	r1, r1, #1
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	699a      	ldr	r2, [r3, #24]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2180      	movs	r1, #128	; 0x80
 800566e:	0149      	lsls	r1, r1, #5
 8005670:	430a      	orrs	r2, r1
 8005672:	619a      	str	r2, [r3, #24]
 8005674:	e04b      	b.n	800570e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	699a      	ldr	r2, [r3, #24]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4931      	ldr	r1, [pc, #196]	; (8005748 <HAL_RTC_SetAlarm_IT+0x278>)
 8005682:	400a      	ands	r2, r1
 8005684:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2102      	movs	r1, #2
 8005692:	430a      	orrs	r2, r1
 8005694:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005696:	f7fe f98f 	bl	80039b8 <HAL_GetTick>
 800569a:	0003      	movs	r3, r0
 800569c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800569e:	e016      	b.n	80056ce <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80056a0:	f7fe f98a 	bl	80039b8 <HAL_GetTick>
 80056a4:	0002      	movs	r2, r0
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	1ad2      	subs	r2, r2, r3
 80056aa:	23fa      	movs	r3, #250	; 0xfa
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d90d      	bls.n	80056ce <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	22ff      	movs	r2, #255	; 0xff
 80056b8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2229      	movs	r2, #41	; 0x29
 80056be:	2103      	movs	r1, #3
 80056c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2228      	movs	r2, #40	; 0x28
 80056c6:	2100      	movs	r1, #0
 80056c8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e035      	b.n	800573a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	2202      	movs	r2, #2
 80056d6:	4013      	ands	r3, r2
 80056d8:	d0e2      	beq.n	80056a0 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69fa      	ldr	r2, [r7, #28]
 80056e0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	699a      	ldr	r2, [r3, #24]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2180      	movs	r1, #128	; 0x80
 80056f6:	0089      	lsls	r1, r1, #2
 80056f8:	430a      	orrs	r2, r1
 80056fa:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699a      	ldr	r2, [r3, #24]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2180      	movs	r1, #128	; 0x80
 8005708:	0189      	lsls	r1, r1, #6
 800570a:	430a      	orrs	r2, r1
 800570c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800570e:	4a0f      	ldr	r2, [pc, #60]	; (800574c <HAL_RTC_SetAlarm_IT+0x27c>)
 8005710:	2380      	movs	r3, #128	; 0x80
 8005712:	58d3      	ldr	r3, [r2, r3]
 8005714:	490d      	ldr	r1, [pc, #52]	; (800574c <HAL_RTC_SetAlarm_IT+0x27c>)
 8005716:	2280      	movs	r2, #128	; 0x80
 8005718:	0312      	lsls	r2, r2, #12
 800571a:	4313      	orrs	r3, r2
 800571c:	2280      	movs	r2, #128	; 0x80
 800571e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	22ff      	movs	r2, #255	; 0xff
 8005726:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2229      	movs	r2, #41	; 0x29
 800572c:	2101      	movs	r1, #1
 800572e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2228      	movs	r2, #40	; 0x28
 8005734:	2100      	movs	r1, #0
 8005736:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	0018      	movs	r0, r3
 800573c:	46bd      	mov	sp, r7
 800573e:	b009      	add	sp, #36	; 0x24
 8005740:	bd90      	pop	{r4, r7, pc}
 8005742:	46c0      	nop			; (mov r8, r8)
 8005744:	fffffeff 	.word	0xfffffeff
 8005748:	fffffdff 	.word	0xfffffdff
 800574c:	40021800 	.word	0x40021800

08005750 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699a      	ldr	r2, [r3, #24]
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	015b      	lsls	r3, r3, #5
 8005762:	4013      	ands	r3, r2
 8005764:	d011      	beq.n	800578a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800576c:	2201      	movs	r2, #1
 800576e:	4013      	ands	r3, r2
 8005770:	d00b      	beq.n	800578a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2101      	movs	r1, #1
 800577e:	430a      	orrs	r2, r1
 8005780:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	0018      	movs	r0, r3
 8005786:	f7fd fda9 	bl	80032dc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	699a      	ldr	r2, [r3, #24]
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	019b      	lsls	r3, r3, #6
 8005794:	4013      	ands	r3, r2
 8005796:	d011      	beq.n	80057bc <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579e:	2202      	movs	r2, #2
 80057a0:	4013      	ands	r3, r2
 80057a2:	d00b      	beq.n	80057bc <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2102      	movs	r1, #2
 80057b0:	430a      	orrs	r2, r1
 80057b2:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	0018      	movs	r0, r3
 80057b8:	f000 f8fb 	bl	80059b2 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2229      	movs	r2, #41	; 0x29
 80057c0:	2101      	movs	r1, #1
 80057c2:	5499      	strb	r1, [r3, r2]
}
 80057c4:	46c0      	nop			; (mov r8, r8)
 80057c6:	46bd      	mov	sp, r7
 80057c8:	b002      	add	sp, #8
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	21a0      	movs	r1, #160	; 0xa0
 80057e0:	438a      	bics	r2, r1
 80057e2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80057e4:	f7fe f8e8 	bl	80039b8 <HAL_GetTick>
 80057e8:	0003      	movs	r3, r0
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80057ec:	e00a      	b.n	8005804 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80057ee:	f7fe f8e3 	bl	80039b8 <HAL_GetTick>
 80057f2:	0002      	movs	r2, r0
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	1ad2      	subs	r2, r2, r3
 80057f8:	23fa      	movs	r3, #250	; 0xfa
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d901      	bls.n	8005804 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e006      	b.n	8005812 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	2220      	movs	r2, #32
 800580c:	4013      	ands	r3, r2
 800580e:	d0ee      	beq.n	80057ee <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	0018      	movs	r0, r3
 8005814:	46bd      	mov	sp, r7
 8005816:	b004      	add	sp, #16
 8005818:	bd80      	pop	{r7, pc}

0800581a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005822:	230f      	movs	r3, #15
 8005824:	18fb      	adds	r3, r7, r3
 8005826:	2200      	movs	r2, #0
 8005828:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	2240      	movs	r2, #64	; 0x40
 8005832:	4013      	ands	r3, r2
 8005834:	d12c      	bne.n	8005890 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2180      	movs	r1, #128	; 0x80
 8005842:	430a      	orrs	r2, r1
 8005844:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005846:	f7fe f8b7 	bl	80039b8 <HAL_GetTick>
 800584a:	0003      	movs	r3, r0
 800584c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800584e:	e014      	b.n	800587a <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005850:	f7fe f8b2 	bl	80039b8 <HAL_GetTick>
 8005854:	0002      	movs	r2, r0
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	1ad2      	subs	r2, r2, r3
 800585a:	200f      	movs	r0, #15
 800585c:	183b      	adds	r3, r7, r0
 800585e:	1839      	adds	r1, r7, r0
 8005860:	7809      	ldrb	r1, [r1, #0]
 8005862:	7019      	strb	r1, [r3, #0]
 8005864:	23fa      	movs	r3, #250	; 0xfa
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	429a      	cmp	r2, r3
 800586a:	d906      	bls.n	800587a <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800586c:	183b      	adds	r3, r7, r0
 800586e:	2203      	movs	r2, #3
 8005870:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2229      	movs	r2, #41	; 0x29
 8005876:	2103      	movs	r1, #3
 8005878:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	2240      	movs	r2, #64	; 0x40
 8005882:	4013      	ands	r3, r2
 8005884:	d104      	bne.n	8005890 <RTC_EnterInitMode+0x76>
 8005886:	230f      	movs	r3, #15
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	2b03      	cmp	r3, #3
 800588e:	d1df      	bne.n	8005850 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005890:	230f      	movs	r3, #15
 8005892:	18fb      	adds	r3, r7, r3
 8005894:	781b      	ldrb	r3, [r3, #0]
}
 8005896:	0018      	movs	r0, r3
 8005898:	46bd      	mov	sp, r7
 800589a:	b004      	add	sp, #16
 800589c:	bd80      	pop	{r7, pc}
	...

080058a0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80058a0:	b590      	push	{r4, r7, lr}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058a8:	240f      	movs	r4, #15
 80058aa:	193b      	adds	r3, r7, r4
 80058ac:	2200      	movs	r2, #0
 80058ae:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80058b0:	4b1c      	ldr	r3, [pc, #112]	; (8005924 <RTC_ExitInitMode+0x84>)
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	4b1b      	ldr	r3, [pc, #108]	; (8005924 <RTC_ExitInitMode+0x84>)
 80058b6:	2180      	movs	r1, #128	; 0x80
 80058b8:	438a      	bics	r2, r1
 80058ba:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80058bc:	4b19      	ldr	r3, [pc, #100]	; (8005924 <RTC_ExitInitMode+0x84>)
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	2220      	movs	r2, #32
 80058c2:	4013      	ands	r3, r2
 80058c4:	d10d      	bne.n	80058e2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	0018      	movs	r0, r3
 80058ca:	f7ff ff7f 	bl	80057cc <HAL_RTC_WaitForSynchro>
 80058ce:	1e03      	subs	r3, r0, #0
 80058d0:	d021      	beq.n	8005916 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2229      	movs	r2, #41	; 0x29
 80058d6:	2103      	movs	r1, #3
 80058d8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80058da:	193b      	adds	r3, r7, r4
 80058dc:	2203      	movs	r2, #3
 80058de:	701a      	strb	r2, [r3, #0]
 80058e0:	e019      	b.n	8005916 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80058e2:	4b10      	ldr	r3, [pc, #64]	; (8005924 <RTC_ExitInitMode+0x84>)
 80058e4:	699a      	ldr	r2, [r3, #24]
 80058e6:	4b0f      	ldr	r3, [pc, #60]	; (8005924 <RTC_ExitInitMode+0x84>)
 80058e8:	2120      	movs	r1, #32
 80058ea:	438a      	bics	r2, r1
 80058ec:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	0018      	movs	r0, r3
 80058f2:	f7ff ff6b 	bl	80057cc <HAL_RTC_WaitForSynchro>
 80058f6:	1e03      	subs	r3, r0, #0
 80058f8:	d007      	beq.n	800590a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2229      	movs	r2, #41	; 0x29
 80058fe:	2103      	movs	r1, #3
 8005900:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005902:	230f      	movs	r3, #15
 8005904:	18fb      	adds	r3, r7, r3
 8005906:	2203      	movs	r2, #3
 8005908:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800590a:	4b06      	ldr	r3, [pc, #24]	; (8005924 <RTC_ExitInitMode+0x84>)
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	4b05      	ldr	r3, [pc, #20]	; (8005924 <RTC_ExitInitMode+0x84>)
 8005910:	2120      	movs	r1, #32
 8005912:	430a      	orrs	r2, r1
 8005914:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005916:	230f      	movs	r3, #15
 8005918:	18fb      	adds	r3, r7, r3
 800591a:	781b      	ldrb	r3, [r3, #0]
}
 800591c:	0018      	movs	r0, r3
 800591e:	46bd      	mov	sp, r7
 8005920:	b005      	add	sp, #20
 8005922:	bd90      	pop	{r4, r7, pc}
 8005924:	40002800 	.word	0x40002800

08005928 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	0002      	movs	r2, r0
 8005930:	1dfb      	adds	r3, r7, #7
 8005932:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005938:	230b      	movs	r3, #11
 800593a:	18fb      	adds	r3, r7, r3
 800593c:	1dfa      	adds	r2, r7, #7
 800593e:	7812      	ldrb	r2, [r2, #0]
 8005940:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005942:	e008      	b.n	8005956 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	3301      	adds	r3, #1
 8005948:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800594a:	220b      	movs	r2, #11
 800594c:	18bb      	adds	r3, r7, r2
 800594e:	18ba      	adds	r2, r7, r2
 8005950:	7812      	ldrb	r2, [r2, #0]
 8005952:	3a0a      	subs	r2, #10
 8005954:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005956:	210b      	movs	r1, #11
 8005958:	187b      	adds	r3, r7, r1
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b09      	cmp	r3, #9
 800595e:	d8f1      	bhi.n	8005944 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	b2db      	uxtb	r3, r3
 8005964:	011b      	lsls	r3, r3, #4
 8005966:	b2da      	uxtb	r2, r3
 8005968:	187b      	adds	r3, r7, r1
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	4313      	orrs	r3, r2
 800596e:	b2db      	uxtb	r3, r3
}
 8005970:	0018      	movs	r0, r3
 8005972:	46bd      	mov	sp, r7
 8005974:	b004      	add	sp, #16
 8005976:	bd80      	pop	{r7, pc}

08005978 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	0002      	movs	r2, r0
 8005980:	1dfb      	adds	r3, r7, #7
 8005982:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005984:	1dfb      	adds	r3, r7, #7
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	b2db      	uxtb	r3, r3
 800598c:	001a      	movs	r2, r3
 800598e:	0013      	movs	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	189b      	adds	r3, r3, r2
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	b2da      	uxtb	r2, r3
 800599c:	1dfb      	adds	r3, r7, #7
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	210f      	movs	r1, #15
 80059a2:	400b      	ands	r3, r1
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	18d3      	adds	r3, r2, r3
 80059a8:	b2db      	uxtb	r3, r3
}
 80059aa:	0018      	movs	r0, r3
 80059ac:	46bd      	mov	sp, r7
 80059ae:	b004      	add	sp, #16
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80059ba:	46c0      	nop			; (mov r8, r8)
 80059bc:	46bd      	mov	sp, r7
 80059be:	b002      	add	sp, #8
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e04a      	b.n	8005a6a <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	223d      	movs	r2, #61	; 0x3d
 80059d8:	5c9b      	ldrb	r3, [r3, r2]
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d107      	bne.n	80059f0 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	223c      	movs	r2, #60	; 0x3c
 80059e4:	2100      	movs	r1, #0
 80059e6:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	0018      	movs	r0, r3
 80059ec:	f7fd fd36 	bl	800345c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	223d      	movs	r2, #61	; 0x3d
 80059f4:	2102      	movs	r1, #2
 80059f6:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3304      	adds	r3, #4
 8005a00:	0019      	movs	r1, r3
 8005a02:	0010      	movs	r0, r2
 8005a04:	f000 fa18 	bl	8005e38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2248      	movs	r2, #72	; 0x48
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	223e      	movs	r2, #62	; 0x3e
 8005a14:	2101      	movs	r1, #1
 8005a16:	5499      	strb	r1, [r3, r2]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	223f      	movs	r2, #63	; 0x3f
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	5499      	strb	r1, [r3, r2]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2240      	movs	r2, #64	; 0x40
 8005a24:	2101      	movs	r1, #1
 8005a26:	5499      	strb	r1, [r3, r2]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2241      	movs	r2, #65	; 0x41
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	5499      	strb	r1, [r3, r2]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2242      	movs	r2, #66	; 0x42
 8005a34:	2101      	movs	r1, #1
 8005a36:	5499      	strb	r1, [r3, r2]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2243      	movs	r2, #67	; 0x43
 8005a3c:	2101      	movs	r1, #1
 8005a3e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2244      	movs	r2, #68	; 0x44
 8005a44:	2101      	movs	r1, #1
 8005a46:	5499      	strb	r1, [r3, r2]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2245      	movs	r2, #69	; 0x45
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	5499      	strb	r1, [r3, r2]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2246      	movs	r2, #70	; 0x46
 8005a54:	2101      	movs	r1, #1
 8005a56:	5499      	strb	r1, [r3, r2]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2247      	movs	r2, #71	; 0x47
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	223d      	movs	r2, #61	; 0x3d
 8005a64:	2101      	movs	r1, #1
 8005a66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b002      	add	sp, #8
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	223d      	movs	r2, #61	; 0x3d
 8005a80:	5c9b      	ldrb	r3, [r3, r2]
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d001      	beq.n	8005a8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e047      	b.n	8005b1c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	223d      	movs	r2, #61	; 0x3d
 8005a90:	2102      	movs	r1, #2
 8005a92:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68da      	ldr	r2, [r3, #12]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a1e      	ldr	r2, [pc, #120]	; (8005b24 <HAL_TIM_Base_Start_IT+0xb0>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d014      	beq.n	8005ad8 <HAL_TIM_Base_Start_IT+0x64>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	2380      	movs	r3, #128	; 0x80
 8005ab4:	05db      	lsls	r3, r3, #23
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d00e      	beq.n	8005ad8 <HAL_TIM_Base_Start_IT+0x64>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a1a      	ldr	r2, [pc, #104]	; (8005b28 <HAL_TIM_Base_Start_IT+0xb4>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d009      	beq.n	8005ad8 <HAL_TIM_Base_Start_IT+0x64>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a18      	ldr	r2, [pc, #96]	; (8005b2c <HAL_TIM_Base_Start_IT+0xb8>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d004      	beq.n	8005ad8 <HAL_TIM_Base_Start_IT+0x64>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a17      	ldr	r2, [pc, #92]	; (8005b30 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d116      	bne.n	8005b06 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <HAL_TIM_Base_Start_IT+0xc0>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b06      	cmp	r3, #6
 8005ae8:	d016      	beq.n	8005b18 <HAL_TIM_Base_Start_IT+0xa4>
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	025b      	lsls	r3, r3, #9
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d011      	beq.n	8005b18 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2101      	movs	r1, #1
 8005b00:	430a      	orrs	r2, r1
 8005b02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b04:	e008      	b.n	8005b18 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2101      	movs	r1, #1
 8005b12:	430a      	orrs	r2, r1
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	e000      	b.n	8005b1a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b18:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	b004      	add	sp, #16
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	40012c00 	.word	0x40012c00
 8005b28:	40000400 	.word	0x40000400
 8005b2c:	40000800 	.word	0x40000800
 8005b30:	40014000 	.word	0x40014000
 8005b34:	00010007 	.word	0x00010007

08005b38 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68da      	ldr	r2, [r3, #12]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	438a      	bics	r2, r1
 8005b4e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	4a0d      	ldr	r2, [pc, #52]	; (8005b8c <HAL_TIM_Base_Stop_IT+0x54>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	d10d      	bne.n	8005b78 <HAL_TIM_Base_Stop_IT+0x40>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	4a0b      	ldr	r2, [pc, #44]	; (8005b90 <HAL_TIM_Base_Stop_IT+0x58>)
 8005b64:	4013      	ands	r3, r2
 8005b66:	d107      	bne.n	8005b78 <HAL_TIM_Base_Stop_IT+0x40>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2101      	movs	r1, #1
 8005b74:	438a      	bics	r2, r1
 8005b76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	223d      	movs	r2, #61	; 0x3d
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	0018      	movs	r0, r3
 8005b84:	46bd      	mov	sp, r7
 8005b86:	b002      	add	sp, #8
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	46c0      	nop			; (mov r8, r8)
 8005b8c:	00001111 	.word	0x00001111
 8005b90:	00000444 	.word	0x00000444

08005b94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d124      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	2202      	movs	r2, #2
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d11d      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	4252      	negs	r2, r2
 8005bc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	2203      	movs	r2, #3
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	d004      	beq.n	8005bde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	0018      	movs	r0, r3
 8005bd8:	f000 f916 	bl	8005e08 <HAL_TIM_IC_CaptureCallback>
 8005bdc:	e007      	b.n	8005bee <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	0018      	movs	r0, r3
 8005be2:	f000 f909 	bl	8005df8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	0018      	movs	r0, r3
 8005bea:	f000 f915 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2204      	movs	r2, #4
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d125      	bne.n	8005c4e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	2204      	movs	r2, #4
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	d11e      	bne.n	8005c4e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2205      	movs	r2, #5
 8005c16:	4252      	negs	r2, r2
 8005c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699a      	ldr	r2, [r3, #24]
 8005c26:	23c0      	movs	r3, #192	; 0xc0
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d004      	beq.n	8005c38 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	0018      	movs	r0, r3
 8005c32:	f000 f8e9 	bl	8005e08 <HAL_TIM_IC_CaptureCallback>
 8005c36:	e007      	b.n	8005c48 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f000 f8dc 	bl	8005df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	0018      	movs	r0, r3
 8005c44:	f000 f8e8 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	2208      	movs	r2, #8
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d124      	bne.n	8005ca6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	2208      	movs	r2, #8
 8005c64:	4013      	ands	r3, r2
 8005c66:	2b08      	cmp	r3, #8
 8005c68:	d11d      	bne.n	8005ca6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2209      	movs	r2, #9
 8005c70:	4252      	negs	r2, r2
 8005c72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2204      	movs	r2, #4
 8005c78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69db      	ldr	r3, [r3, #28]
 8005c80:	2203      	movs	r2, #3
 8005c82:	4013      	ands	r3, r2
 8005c84:	d004      	beq.n	8005c90 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	0018      	movs	r0, r3
 8005c8a:	f000 f8bd 	bl	8005e08 <HAL_TIM_IC_CaptureCallback>
 8005c8e:	e007      	b.n	8005ca0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	0018      	movs	r0, r3
 8005c94:	f000 f8b0 	bl	8005df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	f000 f8bc 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	2210      	movs	r2, #16
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b10      	cmp	r3, #16
 8005cb2:	d125      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	2210      	movs	r2, #16
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2b10      	cmp	r3, #16
 8005cc0:	d11e      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2211      	movs	r2, #17
 8005cc8:	4252      	negs	r2, r2
 8005cca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2208      	movs	r2, #8
 8005cd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69da      	ldr	r2, [r3, #28]
 8005cd8:	23c0      	movs	r3, #192	; 0xc0
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4013      	ands	r3, r2
 8005cde:	d004      	beq.n	8005cea <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f000 f890 	bl	8005e08 <HAL_TIM_IC_CaptureCallback>
 8005ce8:	e007      	b.n	8005cfa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	0018      	movs	r0, r3
 8005cee:	f000 f883 	bl	8005df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	f000 f88f 	bl	8005e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	2201      	movs	r2, #1
 8005d08:	4013      	ands	r3, r2
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d10f      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	2201      	movs	r2, #1
 8005d16:	4013      	ands	r3, r2
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d108      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2202      	movs	r2, #2
 8005d22:	4252      	negs	r2, r2
 8005d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	0018      	movs	r0, r3
 8005d2a:	f7fd fae5 	bl	80032f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	2280      	movs	r2, #128	; 0x80
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b80      	cmp	r3, #128	; 0x80
 8005d3a:	d10f      	bne.n	8005d5c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	2280      	movs	r2, #128	; 0x80
 8005d44:	4013      	ands	r3, r2
 8005d46:	2b80      	cmp	r3, #128	; 0x80
 8005d48:	d108      	bne.n	8005d5c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2281      	movs	r2, #129	; 0x81
 8005d50:	4252      	negs	r2, r2
 8005d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	0018      	movs	r0, r3
 8005d58:	f000 f976 	bl	8006048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	691a      	ldr	r2, [r3, #16]
 8005d62:	2380      	movs	r3, #128	; 0x80
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	401a      	ands	r2, r3
 8005d68:	2380      	movs	r3, #128	; 0x80
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d10e      	bne.n	8005d8e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	2280      	movs	r2, #128	; 0x80
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b80      	cmp	r3, #128	; 0x80
 8005d7c:	d107      	bne.n	8005d8e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1c      	ldr	r2, [pc, #112]	; (8005df4 <HAL_TIM_IRQHandler+0x260>)
 8005d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f000 f965 	bl	8006058 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	2240      	movs	r2, #64	; 0x40
 8005d96:	4013      	ands	r3, r2
 8005d98:	2b40      	cmp	r3, #64	; 0x40
 8005d9a:	d10f      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2240      	movs	r2, #64	; 0x40
 8005da4:	4013      	ands	r3, r2
 8005da6:	2b40      	cmp	r3, #64	; 0x40
 8005da8:	d108      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2241      	movs	r2, #65	; 0x41
 8005db0:	4252      	negs	r2, r2
 8005db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	0018      	movs	r0, r3
 8005db8:	f000 f836 	bl	8005e28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b20      	cmp	r3, #32
 8005dc8:	d10f      	bne.n	8005dea <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	2b20      	cmp	r3, #32
 8005dd6:	d108      	bne.n	8005dea <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2221      	movs	r2, #33	; 0x21
 8005dde:	4252      	negs	r2, r2
 8005de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	0018      	movs	r0, r3
 8005de6:	f000 f927 	bl	8006038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dea:	46c0      	nop			; (mov r8, r8)
 8005dec:	46bd      	mov	sp, r7
 8005dee:	b002      	add	sp, #8
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	46c0      	nop			; (mov r8, r8)
 8005df4:	fffffeff 	.word	0xfffffeff

08005df8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e00:	46c0      	nop			; (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b002      	add	sp, #8
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e10:	46c0      	nop			; (mov r8, r8)
 8005e12:	46bd      	mov	sp, r7
 8005e14:	b002      	add	sp, #8
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e20:	46c0      	nop			; (mov r8, r8)
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b002      	add	sp, #8
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e30:	46c0      	nop			; (mov r8, r8)
 8005e32:	46bd      	mov	sp, r7
 8005e34:	b002      	add	sp, #8
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a38      	ldr	r2, [pc, #224]	; (8005f2c <TIM_Base_SetConfig+0xf4>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d00c      	beq.n	8005e6a <TIM_Base_SetConfig+0x32>
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	2380      	movs	r3, #128	; 0x80
 8005e54:	05db      	lsls	r3, r3, #23
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d007      	beq.n	8005e6a <TIM_Base_SetConfig+0x32>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a34      	ldr	r2, [pc, #208]	; (8005f30 <TIM_Base_SetConfig+0xf8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d003      	beq.n	8005e6a <TIM_Base_SetConfig+0x32>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a33      	ldr	r2, [pc, #204]	; (8005f34 <TIM_Base_SetConfig+0xfc>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d108      	bne.n	8005e7c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2270      	movs	r2, #112	; 0x70
 8005e6e:	4393      	bics	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a2b      	ldr	r2, [pc, #172]	; (8005f2c <TIM_Base_SetConfig+0xf4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d01c      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	2380      	movs	r3, #128	; 0x80
 8005e88:	05db      	lsls	r3, r3, #23
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d017      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a27      	ldr	r2, [pc, #156]	; (8005f30 <TIM_Base_SetConfig+0xf8>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d013      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a26      	ldr	r2, [pc, #152]	; (8005f34 <TIM_Base_SetConfig+0xfc>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d00f      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a25      	ldr	r2, [pc, #148]	; (8005f38 <TIM_Base_SetConfig+0x100>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d00b      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a24      	ldr	r2, [pc, #144]	; (8005f3c <TIM_Base_SetConfig+0x104>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d007      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a23      	ldr	r2, [pc, #140]	; (8005f40 <TIM_Base_SetConfig+0x108>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d003      	beq.n	8005ebe <TIM_Base_SetConfig+0x86>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a22      	ldr	r2, [pc, #136]	; (8005f44 <TIM_Base_SetConfig+0x10c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d108      	bne.n	8005ed0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	; (8005f48 <TIM_Base_SetConfig+0x110>)
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2280      	movs	r2, #128	; 0x80
 8005ed4:	4393      	bics	r3, r2
 8005ed6:	001a      	movs	r2, r3
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	689a      	ldr	r2, [r3, #8]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a0c      	ldr	r2, [pc, #48]	; (8005f2c <TIM_Base_SetConfig+0xf4>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d00b      	beq.n	8005f16 <TIM_Base_SetConfig+0xde>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a0e      	ldr	r2, [pc, #56]	; (8005f3c <TIM_Base_SetConfig+0x104>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d007      	beq.n	8005f16 <TIM_Base_SetConfig+0xde>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a0d      	ldr	r2, [pc, #52]	; (8005f40 <TIM_Base_SetConfig+0x108>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d003      	beq.n	8005f16 <TIM_Base_SetConfig+0xde>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a0c      	ldr	r2, [pc, #48]	; (8005f44 <TIM_Base_SetConfig+0x10c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d103      	bne.n	8005f1e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	615a      	str	r2, [r3, #20]
}
 8005f24:	46c0      	nop			; (mov r8, r8)
 8005f26:	46bd      	mov	sp, r7
 8005f28:	b004      	add	sp, #16
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40012c00 	.word	0x40012c00
 8005f30:	40000400 	.word	0x40000400
 8005f34:	40000800 	.word	0x40000800
 8005f38:	40002000 	.word	0x40002000
 8005f3c:	40014000 	.word	0x40014000
 8005f40:	40014400 	.word	0x40014400
 8005f44:	40014800 	.word	0x40014800
 8005f48:	fffffcff 	.word	0xfffffcff

08005f4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	223c      	movs	r2, #60	; 0x3c
 8005f5a:	5c9b      	ldrb	r3, [r3, r2]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d101      	bne.n	8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f60:	2302      	movs	r3, #2
 8005f62:	e05a      	b.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	223c      	movs	r2, #60	; 0x3c
 8005f68:	2101      	movs	r1, #1
 8005f6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	223d      	movs	r2, #61	; 0x3d
 8005f70:	2102      	movs	r1, #2
 8005f72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a26      	ldr	r2, [pc, #152]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d108      	bne.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4a25      	ldr	r2, [pc, #148]	; (8006028 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f92:	4013      	ands	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2270      	movs	r2, #112	; 0x70
 8005fa4:	4393      	bics	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a19      	ldr	r2, [pc, #100]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d014      	beq.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	2380      	movs	r3, #128	; 0x80
 8005fca:	05db      	lsls	r3, r3, #23
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d00e      	beq.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a15      	ldr	r2, [pc, #84]	; (800602c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d009      	beq.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a14      	ldr	r2, [pc, #80]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d004      	beq.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a12      	ldr	r2, [pc, #72]	; (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d10c      	bne.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	2280      	movs	r2, #128	; 0x80
 8005ff2:	4393      	bics	r3, r2
 8005ff4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68ba      	ldr	r2, [r7, #8]
 8006006:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	223d      	movs	r2, #61	; 0x3d
 800600c:	2101      	movs	r1, #1
 800600e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	223c      	movs	r2, #60	; 0x3c
 8006014:	2100      	movs	r1, #0
 8006016:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	0018      	movs	r0, r3
 800601c:	46bd      	mov	sp, r7
 800601e:	b004      	add	sp, #16
 8006020:	bd80      	pop	{r7, pc}
 8006022:	46c0      	nop			; (mov r8, r8)
 8006024:	40012c00 	.word	0x40012c00
 8006028:	ff0fffff 	.word	0xff0fffff
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40014000 	.word	0x40014000

08006038 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006040:	46c0      	nop			; (mov r8, r8)
 8006042:	46bd      	mov	sp, r7
 8006044:	b002      	add	sp, #8
 8006046:	bd80      	pop	{r7, pc}

08006048 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006050:	46c0      	nop			; (mov r8, r8)
 8006052:	46bd      	mov	sp, r7
 8006054:	b002      	add	sp, #8
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006060:	46c0      	nop			; (mov r8, r8)
 8006062:	46bd      	mov	sp, r7
 8006064:	b002      	add	sp, #8
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e046      	b.n	8006108 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2288      	movs	r2, #136	; 0x88
 800607e:	589b      	ldr	r3, [r3, r2]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d107      	bne.n	8006094 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2284      	movs	r2, #132	; 0x84
 8006088:	2100      	movs	r1, #0
 800608a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	0018      	movs	r0, r3
 8006090:	f7fd fa0a 	bl	80034a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2288      	movs	r2, #136	; 0x88
 8006098:	2124      	movs	r1, #36	; 0x24
 800609a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2101      	movs	r1, #1
 80060a8:	438a      	bics	r2, r1
 80060aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	0018      	movs	r0, r3
 80060b0:	f000 f9ae 	bl	8006410 <UART_SetConfig>
 80060b4:	0003      	movs	r3, r0
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e024      	b.n	8006108 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	0018      	movs	r0, r3
 80060ca:	f000 fcf7 	bl	8006abc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	490d      	ldr	r1, [pc, #52]	; (8006110 <HAL_UART_Init+0xa8>)
 80060da:	400a      	ands	r2, r1
 80060dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	689a      	ldr	r2, [r3, #8]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	212a      	movs	r1, #42	; 0x2a
 80060ea:	438a      	bics	r2, r1
 80060ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2101      	movs	r1, #1
 80060fa:	430a      	orrs	r2, r1
 80060fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	0018      	movs	r0, r3
 8006102:	f000 fd8f 	bl	8006c24 <UART_CheckIdleState>
 8006106:	0003      	movs	r3, r0
}
 8006108:	0018      	movs	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	b002      	add	sp, #8
 800610e:	bd80      	pop	{r7, pc}
 8006110:	ffffb7ff 	.word	0xffffb7ff

08006114 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b08a      	sub	sp, #40	; 0x28
 8006118:	af02      	add	r7, sp, #8
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	603b      	str	r3, [r7, #0]
 8006120:	1dbb      	adds	r3, r7, #6
 8006122:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2288      	movs	r2, #136	; 0x88
 8006128:	589b      	ldr	r3, [r3, r2]
 800612a:	2b20      	cmp	r3, #32
 800612c:	d000      	beq.n	8006130 <HAL_UART_Transmit+0x1c>
 800612e:	e088      	b.n	8006242 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d003      	beq.n	800613e <HAL_UART_Transmit+0x2a>
 8006136:	1dbb      	adds	r3, r7, #6
 8006138:	881b      	ldrh	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e080      	b.n	8006244 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	689a      	ldr	r2, [r3, #8]
 8006146:	2380      	movs	r3, #128	; 0x80
 8006148:	015b      	lsls	r3, r3, #5
 800614a:	429a      	cmp	r2, r3
 800614c:	d109      	bne.n	8006162 <HAL_UART_Transmit+0x4e>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d105      	bne.n	8006162 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2201      	movs	r2, #1
 800615a:	4013      	ands	r3, r2
 800615c:	d001      	beq.n	8006162 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e070      	b.n	8006244 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2290      	movs	r2, #144	; 0x90
 8006166:	2100      	movs	r1, #0
 8006168:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2288      	movs	r2, #136	; 0x88
 800616e:	2121      	movs	r1, #33	; 0x21
 8006170:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006172:	f7fd fc21 	bl	80039b8 <HAL_GetTick>
 8006176:	0003      	movs	r3, r0
 8006178:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1dba      	adds	r2, r7, #6
 800617e:	2154      	movs	r1, #84	; 0x54
 8006180:	8812      	ldrh	r2, [r2, #0]
 8006182:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	1dba      	adds	r2, r7, #6
 8006188:	2156      	movs	r1, #86	; 0x56
 800618a:	8812      	ldrh	r2, [r2, #0]
 800618c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	689a      	ldr	r2, [r3, #8]
 8006192:	2380      	movs	r3, #128	; 0x80
 8006194:	015b      	lsls	r3, r3, #5
 8006196:	429a      	cmp	r2, r3
 8006198:	d108      	bne.n	80061ac <HAL_UART_Transmit+0x98>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d104      	bne.n	80061ac <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	61bb      	str	r3, [r7, #24]
 80061aa:	e003      	b.n	80061b4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061b0:	2300      	movs	r3, #0
 80061b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061b4:	e02c      	b.n	8006210 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	0013      	movs	r3, r2
 80061c0:	2200      	movs	r2, #0
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	f000 fd7c 	bl	8006cc0 <UART_WaitOnFlagUntilTimeout>
 80061c8:	1e03      	subs	r3, r0, #0
 80061ca:	d001      	beq.n	80061d0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e039      	b.n	8006244 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10b      	bne.n	80061ee <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	001a      	movs	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	05d2      	lsls	r2, r2, #23
 80061e2:	0dd2      	lsrs	r2, r2, #23
 80061e4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	3302      	adds	r3, #2
 80061ea:	61bb      	str	r3, [r7, #24]
 80061ec:	e007      	b.n	80061fe <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	781a      	ldrb	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061f8:	69fb      	ldr	r3, [r7, #28]
 80061fa:	3301      	adds	r3, #1
 80061fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2256      	movs	r2, #86	; 0x56
 8006202:	5a9b      	ldrh	r3, [r3, r2]
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b299      	uxth	r1, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2256      	movs	r2, #86	; 0x56
 800620e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2256      	movs	r2, #86	; 0x56
 8006214:	5a9b      	ldrh	r3, [r3, r2]
 8006216:	b29b      	uxth	r3, r3
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1cc      	bne.n	80061b6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	0013      	movs	r3, r2
 8006226:	2200      	movs	r2, #0
 8006228:	2140      	movs	r1, #64	; 0x40
 800622a:	f000 fd49 	bl	8006cc0 <UART_WaitOnFlagUntilTimeout>
 800622e:	1e03      	subs	r3, r0, #0
 8006230:	d001      	beq.n	8006236 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e006      	b.n	8006244 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2288      	movs	r2, #136	; 0x88
 800623a:	2120      	movs	r1, #32
 800623c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800623e:	2300      	movs	r3, #0
 8006240:	e000      	b.n	8006244 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006242:	2302      	movs	r3, #2
  }
}
 8006244:	0018      	movs	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	b008      	add	sp, #32
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08a      	sub	sp, #40	; 0x28
 8006250:	af02      	add	r7, sp, #8
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	603b      	str	r3, [r7, #0]
 8006258:	1dbb      	adds	r3, r7, #6
 800625a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	228c      	movs	r2, #140	; 0x8c
 8006260:	589b      	ldr	r3, [r3, r2]
 8006262:	2b20      	cmp	r3, #32
 8006264:	d000      	beq.n	8006268 <HAL_UART_Receive+0x1c>
 8006266:	e0cc      	b.n	8006402 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_UART_Receive+0x2a>
 800626e:	1dbb      	adds	r3, r7, #6
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e0c4      	b.n	8006404 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689a      	ldr	r2, [r3, #8]
 800627e:	2380      	movs	r3, #128	; 0x80
 8006280:	015b      	lsls	r3, r3, #5
 8006282:	429a      	cmp	r2, r3
 8006284:	d109      	bne.n	800629a <HAL_UART_Receive+0x4e>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d105      	bne.n	800629a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2201      	movs	r2, #1
 8006292:	4013      	ands	r3, r2
 8006294:	d001      	beq.n	800629a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e0b4      	b.n	8006404 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2290      	movs	r2, #144	; 0x90
 800629e:	2100      	movs	r1, #0
 80062a0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	228c      	movs	r2, #140	; 0x8c
 80062a6:	2122      	movs	r1, #34	; 0x22
 80062a8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2200      	movs	r2, #0
 80062ae:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062b0:	f7fd fb82 	bl	80039b8 <HAL_GetTick>
 80062b4:	0003      	movs	r3, r0
 80062b6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	1dba      	adds	r2, r7, #6
 80062bc:	215c      	movs	r1, #92	; 0x5c
 80062be:	8812      	ldrh	r2, [r2, #0]
 80062c0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	1dba      	adds	r2, r7, #6
 80062c6:	215e      	movs	r1, #94	; 0x5e
 80062c8:	8812      	ldrh	r2, [r2, #0]
 80062ca:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	2380      	movs	r3, #128	; 0x80
 80062d2:	015b      	lsls	r3, r3, #5
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d10d      	bne.n	80062f4 <HAL_UART_Receive+0xa8>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d104      	bne.n	80062ea <HAL_UART_Receive+0x9e>
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2260      	movs	r2, #96	; 0x60
 80062e4:	4949      	ldr	r1, [pc, #292]	; (800640c <HAL_UART_Receive+0x1c0>)
 80062e6:	5299      	strh	r1, [r3, r2]
 80062e8:	e02e      	b.n	8006348 <HAL_UART_Receive+0xfc>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2260      	movs	r2, #96	; 0x60
 80062ee:	21ff      	movs	r1, #255	; 0xff
 80062f0:	5299      	strh	r1, [r3, r2]
 80062f2:	e029      	b.n	8006348 <HAL_UART_Receive+0xfc>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10d      	bne.n	8006318 <HAL_UART_Receive+0xcc>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d104      	bne.n	800630e <HAL_UART_Receive+0xc2>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2260      	movs	r2, #96	; 0x60
 8006308:	21ff      	movs	r1, #255	; 0xff
 800630a:	5299      	strh	r1, [r3, r2]
 800630c:	e01c      	b.n	8006348 <HAL_UART_Receive+0xfc>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2260      	movs	r2, #96	; 0x60
 8006312:	217f      	movs	r1, #127	; 0x7f
 8006314:	5299      	strh	r1, [r3, r2]
 8006316:	e017      	b.n	8006348 <HAL_UART_Receive+0xfc>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	2380      	movs	r3, #128	; 0x80
 800631e:	055b      	lsls	r3, r3, #21
 8006320:	429a      	cmp	r2, r3
 8006322:	d10d      	bne.n	8006340 <HAL_UART_Receive+0xf4>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d104      	bne.n	8006336 <HAL_UART_Receive+0xea>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2260      	movs	r2, #96	; 0x60
 8006330:	217f      	movs	r1, #127	; 0x7f
 8006332:	5299      	strh	r1, [r3, r2]
 8006334:	e008      	b.n	8006348 <HAL_UART_Receive+0xfc>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2260      	movs	r2, #96	; 0x60
 800633a:	213f      	movs	r1, #63	; 0x3f
 800633c:	5299      	strh	r1, [r3, r2]
 800633e:	e003      	b.n	8006348 <HAL_UART_Receive+0xfc>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2260      	movs	r2, #96	; 0x60
 8006344:	2100      	movs	r1, #0
 8006346:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006348:	2312      	movs	r3, #18
 800634a:	18fb      	adds	r3, r7, r3
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	2160      	movs	r1, #96	; 0x60
 8006350:	5a52      	ldrh	r2, [r2, r1]
 8006352:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	2380      	movs	r3, #128	; 0x80
 800635a:	015b      	lsls	r3, r3, #5
 800635c:	429a      	cmp	r2, r3
 800635e:	d108      	bne.n	8006372 <HAL_UART_Receive+0x126>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d104      	bne.n	8006372 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006368:	2300      	movs	r3, #0
 800636a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	61bb      	str	r3, [r7, #24]
 8006370:	e003      	b.n	800637a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006376:	2300      	movs	r3, #0
 8006378:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800637a:	e036      	b.n	80063ea <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	9300      	str	r3, [sp, #0]
 8006384:	0013      	movs	r3, r2
 8006386:	2200      	movs	r2, #0
 8006388:	2120      	movs	r1, #32
 800638a:	f000 fc99 	bl	8006cc0 <UART_WaitOnFlagUntilTimeout>
 800638e:	1e03      	subs	r3, r0, #0
 8006390:	d001      	beq.n	8006396 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e036      	b.n	8006404 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10e      	bne.n	80063ba <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	2212      	movs	r2, #18
 80063a6:	18ba      	adds	r2, r7, r2
 80063a8:	8812      	ldrh	r2, [r2, #0]
 80063aa:	4013      	ands	r3, r2
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	3302      	adds	r3, #2
 80063b6:	61bb      	str	r3, [r7, #24]
 80063b8:	e00e      	b.n	80063d8 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2212      	movs	r2, #18
 80063c4:	18ba      	adds	r2, r7, r2
 80063c6:	8812      	ldrh	r2, [r2, #0]
 80063c8:	b2d2      	uxtb	r2, r2
 80063ca:	4013      	ands	r3, r2
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	3301      	adds	r3, #1
 80063d6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	225e      	movs	r2, #94	; 0x5e
 80063dc:	5a9b      	ldrh	r3, [r3, r2]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	3b01      	subs	r3, #1
 80063e2:	b299      	uxth	r1, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	225e      	movs	r2, #94	; 0x5e
 80063e8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	225e      	movs	r2, #94	; 0x5e
 80063ee:	5a9b      	ldrh	r3, [r3, r2]
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1c2      	bne.n	800637c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	228c      	movs	r2, #140	; 0x8c
 80063fa:	2120      	movs	r1, #32
 80063fc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80063fe:	2300      	movs	r3, #0
 8006400:	e000      	b.n	8006404 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8006402:	2302      	movs	r3, #2
  }
}
 8006404:	0018      	movs	r0, r3
 8006406:	46bd      	mov	sp, r7
 8006408:	b008      	add	sp, #32
 800640a:	bd80      	pop	{r7, pc}
 800640c:	000001ff 	.word	0x000001ff

08006410 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006410:	b5b0      	push	{r4, r5, r7, lr}
 8006412:	b090      	sub	sp, #64	; 0x40
 8006414:	af00      	add	r7, sp, #0
 8006416:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006418:	231a      	movs	r3, #26
 800641a:	2220      	movs	r2, #32
 800641c:	189b      	adds	r3, r3, r2
 800641e:	19db      	adds	r3, r3, r7
 8006420:	2200      	movs	r2, #0
 8006422:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	689a      	ldr	r2, [r3, #8]
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	431a      	orrs	r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	431a      	orrs	r2, r3
 8006434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006436:	69db      	ldr	r3, [r3, #28]
 8006438:	4313      	orrs	r3, r2
 800643a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4ac1      	ldr	r2, [pc, #772]	; (8006748 <UART_SetConfig+0x338>)
 8006444:	4013      	ands	r3, r2
 8006446:	0019      	movs	r1, r3
 8006448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800644e:	430b      	orrs	r3, r1
 8006450:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	4abc      	ldr	r2, [pc, #752]	; (800674c <UART_SetConfig+0x33c>)
 800645a:	4013      	ands	r3, r2
 800645c:	0018      	movs	r0, r3
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	68d9      	ldr	r1, [r3, #12]
 8006462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	0003      	movs	r3, r0
 8006468:	430b      	orrs	r3, r1
 800646a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4ab6      	ldr	r2, [pc, #728]	; (8006750 <UART_SetConfig+0x340>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d009      	beq.n	8006490 <UART_SetConfig+0x80>
 800647c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4ab4      	ldr	r2, [pc, #720]	; (8006754 <UART_SetConfig+0x344>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d004      	beq.n	8006490 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800648c:	4313      	orrs	r3, r2
 800648e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	4ab0      	ldr	r2, [pc, #704]	; (8006758 <UART_SetConfig+0x348>)
 8006498:	4013      	ands	r3, r2
 800649a:	0019      	movs	r1, r3
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064a2:	430b      	orrs	r3, r1
 80064a4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ac:	220f      	movs	r2, #15
 80064ae:	4393      	bics	r3, r2
 80064b0:	0018      	movs	r0, r3
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	0003      	movs	r3, r0
 80064bc:	430b      	orrs	r3, r1
 80064be:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4aa5      	ldr	r2, [pc, #660]	; (800675c <UART_SetConfig+0x34c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d131      	bne.n	800652e <UART_SetConfig+0x11e>
 80064ca:	4ba5      	ldr	r3, [pc, #660]	; (8006760 <UART_SetConfig+0x350>)
 80064cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ce:	2203      	movs	r2, #3
 80064d0:	4013      	ands	r3, r2
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d01d      	beq.n	8006512 <UART_SetConfig+0x102>
 80064d6:	d823      	bhi.n	8006520 <UART_SetConfig+0x110>
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d00c      	beq.n	80064f6 <UART_SetConfig+0xe6>
 80064dc:	d820      	bhi.n	8006520 <UART_SetConfig+0x110>
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <UART_SetConfig+0xd8>
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d00e      	beq.n	8006504 <UART_SetConfig+0xf4>
 80064e6:	e01b      	b.n	8006520 <UART_SetConfig+0x110>
 80064e8:	231b      	movs	r3, #27
 80064ea:	2220      	movs	r2, #32
 80064ec:	189b      	adds	r3, r3, r2
 80064ee:	19db      	adds	r3, r3, r7
 80064f0:	2200      	movs	r2, #0
 80064f2:	701a      	strb	r2, [r3, #0]
 80064f4:	e154      	b.n	80067a0 <UART_SetConfig+0x390>
 80064f6:	231b      	movs	r3, #27
 80064f8:	2220      	movs	r2, #32
 80064fa:	189b      	adds	r3, r3, r2
 80064fc:	19db      	adds	r3, r3, r7
 80064fe:	2202      	movs	r2, #2
 8006500:	701a      	strb	r2, [r3, #0]
 8006502:	e14d      	b.n	80067a0 <UART_SetConfig+0x390>
 8006504:	231b      	movs	r3, #27
 8006506:	2220      	movs	r2, #32
 8006508:	189b      	adds	r3, r3, r2
 800650a:	19db      	adds	r3, r3, r7
 800650c:	2204      	movs	r2, #4
 800650e:	701a      	strb	r2, [r3, #0]
 8006510:	e146      	b.n	80067a0 <UART_SetConfig+0x390>
 8006512:	231b      	movs	r3, #27
 8006514:	2220      	movs	r2, #32
 8006516:	189b      	adds	r3, r3, r2
 8006518:	19db      	adds	r3, r3, r7
 800651a:	2208      	movs	r2, #8
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	e13f      	b.n	80067a0 <UART_SetConfig+0x390>
 8006520:	231b      	movs	r3, #27
 8006522:	2220      	movs	r2, #32
 8006524:	189b      	adds	r3, r3, r2
 8006526:	19db      	adds	r3, r3, r7
 8006528:	2210      	movs	r2, #16
 800652a:	701a      	strb	r2, [r3, #0]
 800652c:	e138      	b.n	80067a0 <UART_SetConfig+0x390>
 800652e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a8c      	ldr	r2, [pc, #560]	; (8006764 <UART_SetConfig+0x354>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d131      	bne.n	800659c <UART_SetConfig+0x18c>
 8006538:	4b89      	ldr	r3, [pc, #548]	; (8006760 <UART_SetConfig+0x350>)
 800653a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800653c:	220c      	movs	r2, #12
 800653e:	4013      	ands	r3, r2
 8006540:	2b0c      	cmp	r3, #12
 8006542:	d01d      	beq.n	8006580 <UART_SetConfig+0x170>
 8006544:	d823      	bhi.n	800658e <UART_SetConfig+0x17e>
 8006546:	2b08      	cmp	r3, #8
 8006548:	d00c      	beq.n	8006564 <UART_SetConfig+0x154>
 800654a:	d820      	bhi.n	800658e <UART_SetConfig+0x17e>
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <UART_SetConfig+0x146>
 8006550:	2b04      	cmp	r3, #4
 8006552:	d00e      	beq.n	8006572 <UART_SetConfig+0x162>
 8006554:	e01b      	b.n	800658e <UART_SetConfig+0x17e>
 8006556:	231b      	movs	r3, #27
 8006558:	2220      	movs	r2, #32
 800655a:	189b      	adds	r3, r3, r2
 800655c:	19db      	adds	r3, r3, r7
 800655e:	2200      	movs	r2, #0
 8006560:	701a      	strb	r2, [r3, #0]
 8006562:	e11d      	b.n	80067a0 <UART_SetConfig+0x390>
 8006564:	231b      	movs	r3, #27
 8006566:	2220      	movs	r2, #32
 8006568:	189b      	adds	r3, r3, r2
 800656a:	19db      	adds	r3, r3, r7
 800656c:	2202      	movs	r2, #2
 800656e:	701a      	strb	r2, [r3, #0]
 8006570:	e116      	b.n	80067a0 <UART_SetConfig+0x390>
 8006572:	231b      	movs	r3, #27
 8006574:	2220      	movs	r2, #32
 8006576:	189b      	adds	r3, r3, r2
 8006578:	19db      	adds	r3, r3, r7
 800657a:	2204      	movs	r2, #4
 800657c:	701a      	strb	r2, [r3, #0]
 800657e:	e10f      	b.n	80067a0 <UART_SetConfig+0x390>
 8006580:	231b      	movs	r3, #27
 8006582:	2220      	movs	r2, #32
 8006584:	189b      	adds	r3, r3, r2
 8006586:	19db      	adds	r3, r3, r7
 8006588:	2208      	movs	r2, #8
 800658a:	701a      	strb	r2, [r3, #0]
 800658c:	e108      	b.n	80067a0 <UART_SetConfig+0x390>
 800658e:	231b      	movs	r3, #27
 8006590:	2220      	movs	r2, #32
 8006592:	189b      	adds	r3, r3, r2
 8006594:	19db      	adds	r3, r3, r7
 8006596:	2210      	movs	r2, #16
 8006598:	701a      	strb	r2, [r3, #0]
 800659a:	e101      	b.n	80067a0 <UART_SetConfig+0x390>
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a71      	ldr	r2, [pc, #452]	; (8006768 <UART_SetConfig+0x358>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d131      	bne.n	800660a <UART_SetConfig+0x1fa>
 80065a6:	4b6e      	ldr	r3, [pc, #440]	; (8006760 <UART_SetConfig+0x350>)
 80065a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065aa:	2230      	movs	r2, #48	; 0x30
 80065ac:	4013      	ands	r3, r2
 80065ae:	2b30      	cmp	r3, #48	; 0x30
 80065b0:	d01d      	beq.n	80065ee <UART_SetConfig+0x1de>
 80065b2:	d823      	bhi.n	80065fc <UART_SetConfig+0x1ec>
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	d00c      	beq.n	80065d2 <UART_SetConfig+0x1c2>
 80065b8:	d820      	bhi.n	80065fc <UART_SetConfig+0x1ec>
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d002      	beq.n	80065c4 <UART_SetConfig+0x1b4>
 80065be:	2b10      	cmp	r3, #16
 80065c0:	d00e      	beq.n	80065e0 <UART_SetConfig+0x1d0>
 80065c2:	e01b      	b.n	80065fc <UART_SetConfig+0x1ec>
 80065c4:	231b      	movs	r3, #27
 80065c6:	2220      	movs	r2, #32
 80065c8:	189b      	adds	r3, r3, r2
 80065ca:	19db      	adds	r3, r3, r7
 80065cc:	2200      	movs	r2, #0
 80065ce:	701a      	strb	r2, [r3, #0]
 80065d0:	e0e6      	b.n	80067a0 <UART_SetConfig+0x390>
 80065d2:	231b      	movs	r3, #27
 80065d4:	2220      	movs	r2, #32
 80065d6:	189b      	adds	r3, r3, r2
 80065d8:	19db      	adds	r3, r3, r7
 80065da:	2202      	movs	r2, #2
 80065dc:	701a      	strb	r2, [r3, #0]
 80065de:	e0df      	b.n	80067a0 <UART_SetConfig+0x390>
 80065e0:	231b      	movs	r3, #27
 80065e2:	2220      	movs	r2, #32
 80065e4:	189b      	adds	r3, r3, r2
 80065e6:	19db      	adds	r3, r3, r7
 80065e8:	2204      	movs	r2, #4
 80065ea:	701a      	strb	r2, [r3, #0]
 80065ec:	e0d8      	b.n	80067a0 <UART_SetConfig+0x390>
 80065ee:	231b      	movs	r3, #27
 80065f0:	2220      	movs	r2, #32
 80065f2:	189b      	adds	r3, r3, r2
 80065f4:	19db      	adds	r3, r3, r7
 80065f6:	2208      	movs	r2, #8
 80065f8:	701a      	strb	r2, [r3, #0]
 80065fa:	e0d1      	b.n	80067a0 <UART_SetConfig+0x390>
 80065fc:	231b      	movs	r3, #27
 80065fe:	2220      	movs	r2, #32
 8006600:	189b      	adds	r3, r3, r2
 8006602:	19db      	adds	r3, r3, r7
 8006604:	2210      	movs	r2, #16
 8006606:	701a      	strb	r2, [r3, #0]
 8006608:	e0ca      	b.n	80067a0 <UART_SetConfig+0x390>
 800660a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a57      	ldr	r2, [pc, #348]	; (800676c <UART_SetConfig+0x35c>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d106      	bne.n	8006622 <UART_SetConfig+0x212>
 8006614:	231b      	movs	r3, #27
 8006616:	2220      	movs	r2, #32
 8006618:	189b      	adds	r3, r3, r2
 800661a:	19db      	adds	r3, r3, r7
 800661c:	2200      	movs	r2, #0
 800661e:	701a      	strb	r2, [r3, #0]
 8006620:	e0be      	b.n	80067a0 <UART_SetConfig+0x390>
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a52      	ldr	r2, [pc, #328]	; (8006770 <UART_SetConfig+0x360>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d106      	bne.n	800663a <UART_SetConfig+0x22a>
 800662c:	231b      	movs	r3, #27
 800662e:	2220      	movs	r2, #32
 8006630:	189b      	adds	r3, r3, r2
 8006632:	19db      	adds	r3, r3, r7
 8006634:	2200      	movs	r2, #0
 8006636:	701a      	strb	r2, [r3, #0]
 8006638:	e0b2      	b.n	80067a0 <UART_SetConfig+0x390>
 800663a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a4d      	ldr	r2, [pc, #308]	; (8006774 <UART_SetConfig+0x364>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d106      	bne.n	8006652 <UART_SetConfig+0x242>
 8006644:	231b      	movs	r3, #27
 8006646:	2220      	movs	r2, #32
 8006648:	189b      	adds	r3, r3, r2
 800664a:	19db      	adds	r3, r3, r7
 800664c:	2200      	movs	r2, #0
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	e0a6      	b.n	80067a0 <UART_SetConfig+0x390>
 8006652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a3e      	ldr	r2, [pc, #248]	; (8006750 <UART_SetConfig+0x340>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d13e      	bne.n	80066da <UART_SetConfig+0x2ca>
 800665c:	4b40      	ldr	r3, [pc, #256]	; (8006760 <UART_SetConfig+0x350>)
 800665e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006660:	23c0      	movs	r3, #192	; 0xc0
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	4013      	ands	r3, r2
 8006666:	22c0      	movs	r2, #192	; 0xc0
 8006668:	0112      	lsls	r2, r2, #4
 800666a:	4293      	cmp	r3, r2
 800666c:	d027      	beq.n	80066be <UART_SetConfig+0x2ae>
 800666e:	22c0      	movs	r2, #192	; 0xc0
 8006670:	0112      	lsls	r2, r2, #4
 8006672:	4293      	cmp	r3, r2
 8006674:	d82a      	bhi.n	80066cc <UART_SetConfig+0x2bc>
 8006676:	2280      	movs	r2, #128	; 0x80
 8006678:	0112      	lsls	r2, r2, #4
 800667a:	4293      	cmp	r3, r2
 800667c:	d011      	beq.n	80066a2 <UART_SetConfig+0x292>
 800667e:	2280      	movs	r2, #128	; 0x80
 8006680:	0112      	lsls	r2, r2, #4
 8006682:	4293      	cmp	r3, r2
 8006684:	d822      	bhi.n	80066cc <UART_SetConfig+0x2bc>
 8006686:	2b00      	cmp	r3, #0
 8006688:	d004      	beq.n	8006694 <UART_SetConfig+0x284>
 800668a:	2280      	movs	r2, #128	; 0x80
 800668c:	00d2      	lsls	r2, r2, #3
 800668e:	4293      	cmp	r3, r2
 8006690:	d00e      	beq.n	80066b0 <UART_SetConfig+0x2a0>
 8006692:	e01b      	b.n	80066cc <UART_SetConfig+0x2bc>
 8006694:	231b      	movs	r3, #27
 8006696:	2220      	movs	r2, #32
 8006698:	189b      	adds	r3, r3, r2
 800669a:	19db      	adds	r3, r3, r7
 800669c:	2200      	movs	r2, #0
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	e07e      	b.n	80067a0 <UART_SetConfig+0x390>
 80066a2:	231b      	movs	r3, #27
 80066a4:	2220      	movs	r2, #32
 80066a6:	189b      	adds	r3, r3, r2
 80066a8:	19db      	adds	r3, r3, r7
 80066aa:	2202      	movs	r2, #2
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	e077      	b.n	80067a0 <UART_SetConfig+0x390>
 80066b0:	231b      	movs	r3, #27
 80066b2:	2220      	movs	r2, #32
 80066b4:	189b      	adds	r3, r3, r2
 80066b6:	19db      	adds	r3, r3, r7
 80066b8:	2204      	movs	r2, #4
 80066ba:	701a      	strb	r2, [r3, #0]
 80066bc:	e070      	b.n	80067a0 <UART_SetConfig+0x390>
 80066be:	231b      	movs	r3, #27
 80066c0:	2220      	movs	r2, #32
 80066c2:	189b      	adds	r3, r3, r2
 80066c4:	19db      	adds	r3, r3, r7
 80066c6:	2208      	movs	r2, #8
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	e069      	b.n	80067a0 <UART_SetConfig+0x390>
 80066cc:	231b      	movs	r3, #27
 80066ce:	2220      	movs	r2, #32
 80066d0:	189b      	adds	r3, r3, r2
 80066d2:	19db      	adds	r3, r3, r7
 80066d4:	2210      	movs	r2, #16
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	e062      	b.n	80067a0 <UART_SetConfig+0x390>
 80066da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a1d      	ldr	r2, [pc, #116]	; (8006754 <UART_SetConfig+0x344>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d157      	bne.n	8006794 <UART_SetConfig+0x384>
 80066e4:	4b1e      	ldr	r3, [pc, #120]	; (8006760 <UART_SetConfig+0x350>)
 80066e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066e8:	23c0      	movs	r3, #192	; 0xc0
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4013      	ands	r3, r2
 80066ee:	22c0      	movs	r2, #192	; 0xc0
 80066f0:	0092      	lsls	r2, r2, #2
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d040      	beq.n	8006778 <UART_SetConfig+0x368>
 80066f6:	22c0      	movs	r2, #192	; 0xc0
 80066f8:	0092      	lsls	r2, r2, #2
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d843      	bhi.n	8006786 <UART_SetConfig+0x376>
 80066fe:	2280      	movs	r2, #128	; 0x80
 8006700:	0092      	lsls	r2, r2, #2
 8006702:	4293      	cmp	r3, r2
 8006704:	d011      	beq.n	800672a <UART_SetConfig+0x31a>
 8006706:	2280      	movs	r2, #128	; 0x80
 8006708:	0092      	lsls	r2, r2, #2
 800670a:	4293      	cmp	r3, r2
 800670c:	d83b      	bhi.n	8006786 <UART_SetConfig+0x376>
 800670e:	2b00      	cmp	r3, #0
 8006710:	d004      	beq.n	800671c <UART_SetConfig+0x30c>
 8006712:	2280      	movs	r2, #128	; 0x80
 8006714:	0052      	lsls	r2, r2, #1
 8006716:	4293      	cmp	r3, r2
 8006718:	d00e      	beq.n	8006738 <UART_SetConfig+0x328>
 800671a:	e034      	b.n	8006786 <UART_SetConfig+0x376>
 800671c:	231b      	movs	r3, #27
 800671e:	2220      	movs	r2, #32
 8006720:	189b      	adds	r3, r3, r2
 8006722:	19db      	adds	r3, r3, r7
 8006724:	2200      	movs	r2, #0
 8006726:	701a      	strb	r2, [r3, #0]
 8006728:	e03a      	b.n	80067a0 <UART_SetConfig+0x390>
 800672a:	231b      	movs	r3, #27
 800672c:	2220      	movs	r2, #32
 800672e:	189b      	adds	r3, r3, r2
 8006730:	19db      	adds	r3, r3, r7
 8006732:	2202      	movs	r2, #2
 8006734:	701a      	strb	r2, [r3, #0]
 8006736:	e033      	b.n	80067a0 <UART_SetConfig+0x390>
 8006738:	231b      	movs	r3, #27
 800673a:	2220      	movs	r2, #32
 800673c:	189b      	adds	r3, r3, r2
 800673e:	19db      	adds	r3, r3, r7
 8006740:	2204      	movs	r2, #4
 8006742:	701a      	strb	r2, [r3, #0]
 8006744:	e02c      	b.n	80067a0 <UART_SetConfig+0x390>
 8006746:	46c0      	nop			; (mov r8, r8)
 8006748:	cfff69f3 	.word	0xcfff69f3
 800674c:	ffffcfff 	.word	0xffffcfff
 8006750:	40008000 	.word	0x40008000
 8006754:	40008400 	.word	0x40008400
 8006758:	11fff4ff 	.word	0x11fff4ff
 800675c:	40013800 	.word	0x40013800
 8006760:	40021000 	.word	0x40021000
 8006764:	40004400 	.word	0x40004400
 8006768:	40004800 	.word	0x40004800
 800676c:	40004c00 	.word	0x40004c00
 8006770:	40005000 	.word	0x40005000
 8006774:	40013c00 	.word	0x40013c00
 8006778:	231b      	movs	r3, #27
 800677a:	2220      	movs	r2, #32
 800677c:	189b      	adds	r3, r3, r2
 800677e:	19db      	adds	r3, r3, r7
 8006780:	2208      	movs	r2, #8
 8006782:	701a      	strb	r2, [r3, #0]
 8006784:	e00c      	b.n	80067a0 <UART_SetConfig+0x390>
 8006786:	231b      	movs	r3, #27
 8006788:	2220      	movs	r2, #32
 800678a:	189b      	adds	r3, r3, r2
 800678c:	19db      	adds	r3, r3, r7
 800678e:	2210      	movs	r2, #16
 8006790:	701a      	strb	r2, [r3, #0]
 8006792:	e005      	b.n	80067a0 <UART_SetConfig+0x390>
 8006794:	231b      	movs	r3, #27
 8006796:	2220      	movs	r2, #32
 8006798:	189b      	adds	r3, r3, r2
 800679a:	19db      	adds	r3, r3, r7
 800679c:	2210      	movs	r2, #16
 800679e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4ac1      	ldr	r2, [pc, #772]	; (8006aac <UART_SetConfig+0x69c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d005      	beq.n	80067b6 <UART_SetConfig+0x3a6>
 80067aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4ac0      	ldr	r2, [pc, #768]	; (8006ab0 <UART_SetConfig+0x6a0>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d000      	beq.n	80067b6 <UART_SetConfig+0x3a6>
 80067b4:	e093      	b.n	80068de <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067b6:	231b      	movs	r3, #27
 80067b8:	2220      	movs	r2, #32
 80067ba:	189b      	adds	r3, r3, r2
 80067bc:	19db      	adds	r3, r3, r7
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	2b08      	cmp	r3, #8
 80067c2:	d015      	beq.n	80067f0 <UART_SetConfig+0x3e0>
 80067c4:	dc18      	bgt.n	80067f8 <UART_SetConfig+0x3e8>
 80067c6:	2b04      	cmp	r3, #4
 80067c8:	d00d      	beq.n	80067e6 <UART_SetConfig+0x3d6>
 80067ca:	dc15      	bgt.n	80067f8 <UART_SetConfig+0x3e8>
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <UART_SetConfig+0x3c6>
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d005      	beq.n	80067e0 <UART_SetConfig+0x3d0>
 80067d4:	e010      	b.n	80067f8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067d6:	f7fe f9a3 	bl	8004b20 <HAL_RCC_GetPCLK1Freq>
 80067da:	0003      	movs	r3, r0
 80067dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067de:	e014      	b.n	800680a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067e0:	4bb4      	ldr	r3, [pc, #720]	; (8006ab4 <UART_SetConfig+0x6a4>)
 80067e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067e4:	e011      	b.n	800680a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067e6:	f7fe f90f 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 80067ea:	0003      	movs	r3, r0
 80067ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067ee:	e00c      	b.n	800680a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067f0:	2380      	movs	r3, #128	; 0x80
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067f6:	e008      	b.n	800680a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80067fc:	231a      	movs	r3, #26
 80067fe:	2220      	movs	r2, #32
 8006800:	189b      	adds	r3, r3, r2
 8006802:	19db      	adds	r3, r3, r7
 8006804:	2201      	movs	r2, #1
 8006806:	701a      	strb	r2, [r3, #0]
        break;
 8006808:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800680a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800680c:	2b00      	cmp	r3, #0
 800680e:	d100      	bne.n	8006812 <UART_SetConfig+0x402>
 8006810:	e135      	b.n	8006a7e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006814:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006816:	4ba8      	ldr	r3, [pc, #672]	; (8006ab8 <UART_SetConfig+0x6a8>)
 8006818:	0052      	lsls	r2, r2, #1
 800681a:	5ad3      	ldrh	r3, [r2, r3]
 800681c:	0019      	movs	r1, r3
 800681e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006820:	f7f9 fc8c 	bl	800013c <__udivsi3>
 8006824:	0003      	movs	r3, r0
 8006826:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	0013      	movs	r3, r2
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	189b      	adds	r3, r3, r2
 8006832:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006834:	429a      	cmp	r2, r3
 8006836:	d305      	bcc.n	8006844 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800683e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006840:	429a      	cmp	r2, r3
 8006842:	d906      	bls.n	8006852 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006844:	231a      	movs	r3, #26
 8006846:	2220      	movs	r2, #32
 8006848:	189b      	adds	r3, r3, r2
 800684a:	19db      	adds	r3, r3, r7
 800684c:	2201      	movs	r2, #1
 800684e:	701a      	strb	r2, [r3, #0]
 8006850:	e044      	b.n	80068dc <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006854:	61bb      	str	r3, [r7, #24]
 8006856:	2300      	movs	r3, #0
 8006858:	61fb      	str	r3, [r7, #28]
 800685a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800685e:	4b96      	ldr	r3, [pc, #600]	; (8006ab8 <UART_SetConfig+0x6a8>)
 8006860:	0052      	lsls	r2, r2, #1
 8006862:	5ad3      	ldrh	r3, [r2, r3]
 8006864:	613b      	str	r3, [r7, #16]
 8006866:	2300      	movs	r3, #0
 8006868:	617b      	str	r3, [r7, #20]
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	69b8      	ldr	r0, [r7, #24]
 8006870:	69f9      	ldr	r1, [r7, #28]
 8006872:	f7f9 fe17 	bl	80004a4 <__aeabi_uldivmod>
 8006876:	0002      	movs	r2, r0
 8006878:	000b      	movs	r3, r1
 800687a:	0e11      	lsrs	r1, r2, #24
 800687c:	021d      	lsls	r5, r3, #8
 800687e:	430d      	orrs	r5, r1
 8006880:	0214      	lsls	r4, r2, #8
 8006882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	085b      	lsrs	r3, r3, #1
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	2300      	movs	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
 800688e:	68b8      	ldr	r0, [r7, #8]
 8006890:	68f9      	ldr	r1, [r7, #12]
 8006892:	1900      	adds	r0, r0, r4
 8006894:	4169      	adcs	r1, r5
 8006896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	603b      	str	r3, [r7, #0]
 800689c:	2300      	movs	r3, #0
 800689e:	607b      	str	r3, [r7, #4]
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f7f9 fdfe 	bl	80004a4 <__aeabi_uldivmod>
 80068a8:	0002      	movs	r2, r0
 80068aa:	000b      	movs	r3, r1
 80068ac:	0013      	movs	r3, r2
 80068ae:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068b2:	23c0      	movs	r3, #192	; 0xc0
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d309      	bcc.n	80068ce <UART_SetConfig+0x4be>
 80068ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068bc:	2380      	movs	r3, #128	; 0x80
 80068be:	035b      	lsls	r3, r3, #13
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d204      	bcs.n	80068ce <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80068c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ca:	60da      	str	r2, [r3, #12]
 80068cc:	e006      	b.n	80068dc <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80068ce:	231a      	movs	r3, #26
 80068d0:	2220      	movs	r2, #32
 80068d2:	189b      	adds	r3, r3, r2
 80068d4:	19db      	adds	r3, r3, r7
 80068d6:	2201      	movs	r2, #1
 80068d8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80068da:	e0d0      	b.n	8006a7e <UART_SetConfig+0x66e>
 80068dc:	e0cf      	b.n	8006a7e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e0:	69da      	ldr	r2, [r3, #28]
 80068e2:	2380      	movs	r3, #128	; 0x80
 80068e4:	021b      	lsls	r3, r3, #8
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d000      	beq.n	80068ec <UART_SetConfig+0x4dc>
 80068ea:	e070      	b.n	80069ce <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80068ec:	231b      	movs	r3, #27
 80068ee:	2220      	movs	r2, #32
 80068f0:	189b      	adds	r3, r3, r2
 80068f2:	19db      	adds	r3, r3, r7
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	2b08      	cmp	r3, #8
 80068f8:	d015      	beq.n	8006926 <UART_SetConfig+0x516>
 80068fa:	dc18      	bgt.n	800692e <UART_SetConfig+0x51e>
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d00d      	beq.n	800691c <UART_SetConfig+0x50c>
 8006900:	dc15      	bgt.n	800692e <UART_SetConfig+0x51e>
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <UART_SetConfig+0x4fc>
 8006906:	2b02      	cmp	r3, #2
 8006908:	d005      	beq.n	8006916 <UART_SetConfig+0x506>
 800690a:	e010      	b.n	800692e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800690c:	f7fe f908 	bl	8004b20 <HAL_RCC_GetPCLK1Freq>
 8006910:	0003      	movs	r3, r0
 8006912:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006914:	e014      	b.n	8006940 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006916:	4b67      	ldr	r3, [pc, #412]	; (8006ab4 <UART_SetConfig+0x6a4>)
 8006918:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800691a:	e011      	b.n	8006940 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800691c:	f7fe f874 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 8006920:	0003      	movs	r3, r0
 8006922:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006924:	e00c      	b.n	8006940 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006926:	2380      	movs	r3, #128	; 0x80
 8006928:	021b      	lsls	r3, r3, #8
 800692a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800692c:	e008      	b.n	8006940 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006932:	231a      	movs	r3, #26
 8006934:	2220      	movs	r2, #32
 8006936:	189b      	adds	r3, r3, r2
 8006938:	19db      	adds	r3, r3, r7
 800693a:	2201      	movs	r2, #1
 800693c:	701a      	strb	r2, [r3, #0]
        break;
 800693e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006942:	2b00      	cmp	r3, #0
 8006944:	d100      	bne.n	8006948 <UART_SetConfig+0x538>
 8006946:	e09a      	b.n	8006a7e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800694c:	4b5a      	ldr	r3, [pc, #360]	; (8006ab8 <UART_SetConfig+0x6a8>)
 800694e:	0052      	lsls	r2, r2, #1
 8006950:	5ad3      	ldrh	r3, [r2, r3]
 8006952:	0019      	movs	r1, r3
 8006954:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006956:	f7f9 fbf1 	bl	800013c <__udivsi3>
 800695a:	0003      	movs	r3, r0
 800695c:	005a      	lsls	r2, r3, #1
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	085b      	lsrs	r3, r3, #1
 8006964:	18d2      	adds	r2, r2, r3
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	0019      	movs	r1, r3
 800696c:	0010      	movs	r0, r2
 800696e:	f7f9 fbe5 	bl	800013c <__udivsi3>
 8006972:	0003      	movs	r3, r0
 8006974:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006978:	2b0f      	cmp	r3, #15
 800697a:	d921      	bls.n	80069c0 <UART_SetConfig+0x5b0>
 800697c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800697e:	2380      	movs	r3, #128	; 0x80
 8006980:	025b      	lsls	r3, r3, #9
 8006982:	429a      	cmp	r2, r3
 8006984:	d21c      	bcs.n	80069c0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006988:	b29a      	uxth	r2, r3
 800698a:	200e      	movs	r0, #14
 800698c:	2420      	movs	r4, #32
 800698e:	1903      	adds	r3, r0, r4
 8006990:	19db      	adds	r3, r3, r7
 8006992:	210f      	movs	r1, #15
 8006994:	438a      	bics	r2, r1
 8006996:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699a:	085b      	lsrs	r3, r3, #1
 800699c:	b29b      	uxth	r3, r3
 800699e:	2207      	movs	r2, #7
 80069a0:	4013      	ands	r3, r2
 80069a2:	b299      	uxth	r1, r3
 80069a4:	1903      	adds	r3, r0, r4
 80069a6:	19db      	adds	r3, r3, r7
 80069a8:	1902      	adds	r2, r0, r4
 80069aa:	19d2      	adds	r2, r2, r7
 80069ac:	8812      	ldrh	r2, [r2, #0]
 80069ae:	430a      	orrs	r2, r1
 80069b0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80069b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	1902      	adds	r2, r0, r4
 80069b8:	19d2      	adds	r2, r2, r7
 80069ba:	8812      	ldrh	r2, [r2, #0]
 80069bc:	60da      	str	r2, [r3, #12]
 80069be:	e05e      	b.n	8006a7e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80069c0:	231a      	movs	r3, #26
 80069c2:	2220      	movs	r2, #32
 80069c4:	189b      	adds	r3, r3, r2
 80069c6:	19db      	adds	r3, r3, r7
 80069c8:	2201      	movs	r2, #1
 80069ca:	701a      	strb	r2, [r3, #0]
 80069cc:	e057      	b.n	8006a7e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069ce:	231b      	movs	r3, #27
 80069d0:	2220      	movs	r2, #32
 80069d2:	189b      	adds	r3, r3, r2
 80069d4:	19db      	adds	r3, r3, r7
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	2b08      	cmp	r3, #8
 80069da:	d015      	beq.n	8006a08 <UART_SetConfig+0x5f8>
 80069dc:	dc18      	bgt.n	8006a10 <UART_SetConfig+0x600>
 80069de:	2b04      	cmp	r3, #4
 80069e0:	d00d      	beq.n	80069fe <UART_SetConfig+0x5ee>
 80069e2:	dc15      	bgt.n	8006a10 <UART_SetConfig+0x600>
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <UART_SetConfig+0x5de>
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d005      	beq.n	80069f8 <UART_SetConfig+0x5e8>
 80069ec:	e010      	b.n	8006a10 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ee:	f7fe f897 	bl	8004b20 <HAL_RCC_GetPCLK1Freq>
 80069f2:	0003      	movs	r3, r0
 80069f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069f6:	e014      	b.n	8006a22 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069f8:	4b2e      	ldr	r3, [pc, #184]	; (8006ab4 <UART_SetConfig+0x6a4>)
 80069fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069fc:	e011      	b.n	8006a22 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069fe:	f7fe f803 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 8006a02:	0003      	movs	r3, r0
 8006a04:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a06:	e00c      	b.n	8006a22 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a08:	2380      	movs	r3, #128	; 0x80
 8006a0a:	021b      	lsls	r3, r3, #8
 8006a0c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a0e:	e008      	b.n	8006a22 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006a10:	2300      	movs	r3, #0
 8006a12:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006a14:	231a      	movs	r3, #26
 8006a16:	2220      	movs	r2, #32
 8006a18:	189b      	adds	r3, r3, r2
 8006a1a:	19db      	adds	r3, r3, r7
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	701a      	strb	r2, [r3, #0]
        break;
 8006a20:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d02a      	beq.n	8006a7e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a2c:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <UART_SetConfig+0x6a8>)
 8006a2e:	0052      	lsls	r2, r2, #1
 8006a30:	5ad3      	ldrh	r3, [r2, r3]
 8006a32:	0019      	movs	r1, r3
 8006a34:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006a36:	f7f9 fb81 	bl	800013c <__udivsi3>
 8006a3a:	0003      	movs	r3, r0
 8006a3c:	001a      	movs	r2, r3
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	085b      	lsrs	r3, r3, #1
 8006a44:	18d2      	adds	r2, r2, r3
 8006a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	0019      	movs	r1, r3
 8006a4c:	0010      	movs	r0, r2
 8006a4e:	f7f9 fb75 	bl	800013c <__udivsi3>
 8006a52:	0003      	movs	r3, r0
 8006a54:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a58:	2b0f      	cmp	r3, #15
 8006a5a:	d90a      	bls.n	8006a72 <UART_SetConfig+0x662>
 8006a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a5e:	2380      	movs	r3, #128	; 0x80
 8006a60:	025b      	lsls	r3, r3, #9
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d205      	bcs.n	8006a72 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60da      	str	r2, [r3, #12]
 8006a70:	e005      	b.n	8006a7e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006a72:	231a      	movs	r3, #26
 8006a74:	2220      	movs	r2, #32
 8006a76:	189b      	adds	r3, r3, r2
 8006a78:	19db      	adds	r3, r3, r7
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a80:	226a      	movs	r2, #106	; 0x6a
 8006a82:	2101      	movs	r1, #1
 8006a84:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a88:	2268      	movs	r2, #104	; 0x68
 8006a8a:	2101      	movs	r1, #1
 8006a8c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a90:	2200      	movs	r2, #0
 8006a92:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	2200      	movs	r2, #0
 8006a98:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006a9a:	231a      	movs	r3, #26
 8006a9c:	2220      	movs	r2, #32
 8006a9e:	189b      	adds	r3, r3, r2
 8006aa0:	19db      	adds	r3, r3, r7
 8006aa2:	781b      	ldrb	r3, [r3, #0]
}
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b010      	add	sp, #64	; 0x40
 8006aaa:	bdb0      	pop	{r4, r5, r7, pc}
 8006aac:	40008000 	.word	0x40008000
 8006ab0:	40008400 	.word	0x40008400
 8006ab4:	00f42400 	.word	0x00f42400
 8006ab8:	0800f930 	.word	0x0800f930

08006abc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac8:	2201      	movs	r2, #1
 8006aca:	4013      	ands	r3, r2
 8006acc:	d00b      	beq.n	8006ae6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	4a4a      	ldr	r2, [pc, #296]	; (8006c00 <UART_AdvFeatureConfig+0x144>)
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	0019      	movs	r1, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aea:	2202      	movs	r2, #2
 8006aec:	4013      	ands	r3, r2
 8006aee:	d00b      	beq.n	8006b08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	4a43      	ldr	r2, [pc, #268]	; (8006c04 <UART_AdvFeatureConfig+0x148>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	0019      	movs	r1, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0c:	2204      	movs	r2, #4
 8006b0e:	4013      	ands	r3, r2
 8006b10:	d00b      	beq.n	8006b2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	4a3b      	ldr	r2, [pc, #236]	; (8006c08 <UART_AdvFeatureConfig+0x14c>)
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	0019      	movs	r1, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2e:	2208      	movs	r2, #8
 8006b30:	4013      	ands	r3, r2
 8006b32:	d00b      	beq.n	8006b4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	4a34      	ldr	r2, [pc, #208]	; (8006c0c <UART_AdvFeatureConfig+0x150>)
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	0019      	movs	r1, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b50:	2210      	movs	r2, #16
 8006b52:	4013      	ands	r3, r2
 8006b54:	d00b      	beq.n	8006b6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	4a2c      	ldr	r2, [pc, #176]	; (8006c10 <UART_AdvFeatureConfig+0x154>)
 8006b5e:	4013      	ands	r3, r2
 8006b60:	0019      	movs	r1, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b72:	2220      	movs	r2, #32
 8006b74:	4013      	ands	r3, r2
 8006b76:	d00b      	beq.n	8006b90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	4a25      	ldr	r2, [pc, #148]	; (8006c14 <UART_AdvFeatureConfig+0x158>)
 8006b80:	4013      	ands	r3, r2
 8006b82:	0019      	movs	r1, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	430a      	orrs	r2, r1
 8006b8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b94:	2240      	movs	r2, #64	; 0x40
 8006b96:	4013      	ands	r3, r2
 8006b98:	d01d      	beq.n	8006bd6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	; (8006c18 <UART_AdvFeatureConfig+0x15c>)
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	0019      	movs	r1, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bb6:	2380      	movs	r3, #128	; 0x80
 8006bb8:	035b      	lsls	r3, r3, #13
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d10b      	bne.n	8006bd6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	4a15      	ldr	r2, [pc, #84]	; (8006c1c <UART_AdvFeatureConfig+0x160>)
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	0019      	movs	r1, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bda:	2280      	movs	r2, #128	; 0x80
 8006bdc:	4013      	ands	r3, r2
 8006bde:	d00b      	beq.n	8006bf8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	4a0e      	ldr	r2, [pc, #56]	; (8006c20 <UART_AdvFeatureConfig+0x164>)
 8006be8:	4013      	ands	r3, r2
 8006bea:	0019      	movs	r1, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	430a      	orrs	r2, r1
 8006bf6:	605a      	str	r2, [r3, #4]
  }
}
 8006bf8:	46c0      	nop			; (mov r8, r8)
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	b002      	add	sp, #8
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	fffdffff 	.word	0xfffdffff
 8006c04:	fffeffff 	.word	0xfffeffff
 8006c08:	fffbffff 	.word	0xfffbffff
 8006c0c:	ffff7fff 	.word	0xffff7fff
 8006c10:	ffffefff 	.word	0xffffefff
 8006c14:	ffffdfff 	.word	0xffffdfff
 8006c18:	ffefffff 	.word	0xffefffff
 8006c1c:	ff9fffff 	.word	0xff9fffff
 8006c20:	fff7ffff 	.word	0xfff7ffff

08006c24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b086      	sub	sp, #24
 8006c28:	af02      	add	r7, sp, #8
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2290      	movs	r2, #144	; 0x90
 8006c30:	2100      	movs	r1, #0
 8006c32:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c34:	f7fc fec0 	bl	80039b8 <HAL_GetTick>
 8006c38:	0003      	movs	r3, r0
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2208      	movs	r2, #8
 8006c44:	4013      	ands	r3, r2
 8006c46:	2b08      	cmp	r3, #8
 8006c48:	d10c      	bne.n	8006c64 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2280      	movs	r2, #128	; 0x80
 8006c4e:	0391      	lsls	r1, r2, #14
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	4a1a      	ldr	r2, [pc, #104]	; (8006cbc <UART_CheckIdleState+0x98>)
 8006c54:	9200      	str	r2, [sp, #0]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f000 f832 	bl	8006cc0 <UART_WaitOnFlagUntilTimeout>
 8006c5c:	1e03      	subs	r3, r0, #0
 8006c5e:	d001      	beq.n	8006c64 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c60:	2303      	movs	r3, #3
 8006c62:	e026      	b.n	8006cb2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2204      	movs	r2, #4
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d10c      	bne.n	8006c8c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2280      	movs	r2, #128	; 0x80
 8006c76:	03d1      	lsls	r1, r2, #15
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	4a10      	ldr	r2, [pc, #64]	; (8006cbc <UART_CheckIdleState+0x98>)
 8006c7c:	9200      	str	r2, [sp, #0]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f000 f81e 	bl	8006cc0 <UART_WaitOnFlagUntilTimeout>
 8006c84:	1e03      	subs	r3, r0, #0
 8006c86:	d001      	beq.n	8006c8c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e012      	b.n	8006cb2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2288      	movs	r2, #136	; 0x88
 8006c90:	2120      	movs	r1, #32
 8006c92:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	228c      	movs	r2, #140	; 0x8c
 8006c98:	2120      	movs	r1, #32
 8006c9a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2284      	movs	r2, #132	; 0x84
 8006cac:	2100      	movs	r1, #0
 8006cae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	0018      	movs	r0, r3
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	b004      	add	sp, #16
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	46c0      	nop			; (mov r8, r8)
 8006cbc:	01ffffff 	.word	0x01ffffff

08006cc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b094      	sub	sp, #80	; 0x50
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	603b      	str	r3, [r7, #0]
 8006ccc:	1dfb      	adds	r3, r7, #7
 8006cce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cd0:	e0a7      	b.n	8006e22 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	d100      	bne.n	8006cda <UART_WaitOnFlagUntilTimeout+0x1a>
 8006cd8:	e0a3      	b.n	8006e22 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cda:	f7fc fe6d 	bl	80039b8 <HAL_GetTick>
 8006cde:	0002      	movs	r2, r0
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d302      	bcc.n	8006cf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006cea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d13f      	bne.n	8006d70 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8006cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006cf8:	647b      	str	r3, [r7, #68]	; 0x44
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d00:	f383 8810 	msr	PRIMASK, r3
}
 8006d04:	46c0      	nop			; (mov r8, r8)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	494e      	ldr	r1, [pc, #312]	; (8006e4c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006d12:	400a      	ands	r2, r1
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d18:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1c:	f383 8810 	msr	PRIMASK, r3
}
 8006d20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d22:	f3ef 8310 	mrs	r3, PRIMASK
 8006d26:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d2a:	643b      	str	r3, [r7, #64]	; 0x40
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d32:	f383 8810 	msr	PRIMASK, r3
}
 8006d36:	46c0      	nop			; (mov r8, r8)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2101      	movs	r1, #1
 8006d44:	438a      	bics	r2, r1
 8006d46:	609a      	str	r2, [r3, #8]
 8006d48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d4e:	f383 8810 	msr	PRIMASK, r3
}
 8006d52:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2288      	movs	r2, #136	; 0x88
 8006d58:	2120      	movs	r1, #32
 8006d5a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	228c      	movs	r2, #140	; 0x8c
 8006d60:	2120      	movs	r1, #32
 8006d62:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2284      	movs	r2, #132	; 0x84
 8006d68:	2100      	movs	r1, #0
 8006d6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e069      	b.n	8006e44 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2204      	movs	r2, #4
 8006d78:	4013      	ands	r3, r2
 8006d7a:	d052      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	69da      	ldr	r2, [r3, #28]
 8006d82:	2380      	movs	r3, #128	; 0x80
 8006d84:	011b      	lsls	r3, r3, #4
 8006d86:	401a      	ands	r2, r3
 8006d88:	2380      	movs	r3, #128	; 0x80
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d148      	bne.n	8006e22 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2280      	movs	r2, #128	; 0x80
 8006d96:	0112      	lsls	r2, r2, #4
 8006d98:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006d9e:	613b      	str	r3, [r7, #16]
  return(result);
 8006da0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006da2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006da4:	2301      	movs	r3, #1
 8006da6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f383 8810 	msr	PRIMASK, r3
}
 8006dae:	46c0      	nop			; (mov r8, r8)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4924      	ldr	r1, [pc, #144]	; (8006e4c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006dbc:	400a      	ands	r2, r1
 8006dbe:	601a      	str	r2, [r3, #0]
 8006dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dc2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	f383 8810 	msr	PRIMASK, r3
}
 8006dca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8006dd0:	61fb      	str	r3, [r7, #28]
  return(result);
 8006dd2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	f383 8810 	msr	PRIMASK, r3
}
 8006de0:	46c0      	nop			; (mov r8, r8)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	689a      	ldr	r2, [r3, #8]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2101      	movs	r1, #1
 8006dee:	438a      	bics	r2, r1
 8006df0:	609a      	str	r2, [r3, #8]
 8006df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006df4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	f383 8810 	msr	PRIMASK, r3
}
 8006dfc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2288      	movs	r2, #136	; 0x88
 8006e02:	2120      	movs	r1, #32
 8006e04:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	228c      	movs	r2, #140	; 0x8c
 8006e0a:	2120      	movs	r1, #32
 8006e0c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2290      	movs	r2, #144	; 0x90
 8006e12:	2120      	movs	r1, #32
 8006e14:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2284      	movs	r2, #132	; 0x84
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e010      	b.n	8006e44 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	425a      	negs	r2, r3
 8006e32:	4153      	adcs	r3, r2
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	001a      	movs	r2, r3
 8006e38:	1dfb      	adds	r3, r7, #7
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d100      	bne.n	8006e42 <UART_WaitOnFlagUntilTimeout+0x182>
 8006e40:	e747      	b.n	8006cd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	0018      	movs	r0, r3
 8006e46:	46bd      	mov	sp, r7
 8006e48:	b014      	add	sp, #80	; 0x50
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	fffffe5f 	.word	0xfffffe5f

08006e50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2284      	movs	r2, #132	; 0x84
 8006e5c:	5c9b      	ldrb	r3, [r3, r2]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d101      	bne.n	8006e66 <HAL_UARTEx_DisableFifoMode+0x16>
 8006e62:	2302      	movs	r3, #2
 8006e64:	e027      	b.n	8006eb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2284      	movs	r2, #132	; 0x84
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2288      	movs	r2, #136	; 0x88
 8006e72:	2124      	movs	r1, #36	; 0x24
 8006e74:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2101      	movs	r1, #1
 8006e8a:	438a      	bics	r2, r1
 8006e8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	4a0b      	ldr	r2, [pc, #44]	; (8006ec0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006e92:	4013      	ands	r3, r2
 8006e94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2288      	movs	r2, #136	; 0x88
 8006ea8:	2120      	movs	r1, #32
 8006eaa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2284      	movs	r2, #132	; 0x84
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	0018      	movs	r0, r3
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	b004      	add	sp, #16
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	46c0      	nop			; (mov r8, r8)
 8006ec0:	dfffffff 	.word	0xdfffffff

08006ec4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2284      	movs	r2, #132	; 0x84
 8006ed2:	5c9b      	ldrb	r3, [r3, r2]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d101      	bne.n	8006edc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006ed8:	2302      	movs	r3, #2
 8006eda:	e02e      	b.n	8006f3a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2284      	movs	r2, #132	; 0x84
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2288      	movs	r2, #136	; 0x88
 8006ee8:	2124      	movs	r1, #36	; 0x24
 8006eea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2101      	movs	r1, #1
 8006f00:	438a      	bics	r2, r1
 8006f02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	00db      	lsls	r3, r3, #3
 8006f0c:	08d9      	lsrs	r1, r3, #3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	683a      	ldr	r2, [r7, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	f000 f854 	bl	8006fc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2288      	movs	r2, #136	; 0x88
 8006f2c:	2120      	movs	r1, #32
 8006f2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2284      	movs	r2, #132	; 0x84
 8006f34:	2100      	movs	r1, #0
 8006f36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	0018      	movs	r0, r3
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	b004      	add	sp, #16
 8006f40:	bd80      	pop	{r7, pc}
	...

08006f44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2284      	movs	r2, #132	; 0x84
 8006f52:	5c9b      	ldrb	r3, [r3, r2]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d101      	bne.n	8006f5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e02f      	b.n	8006fbc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2284      	movs	r2, #132	; 0x84
 8006f60:	2101      	movs	r1, #1
 8006f62:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2288      	movs	r2, #136	; 0x88
 8006f68:	2124      	movs	r1, #36	; 0x24
 8006f6a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2101      	movs	r1, #1
 8006f80:	438a      	bics	r2, r1
 8006f82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	4a0e      	ldr	r2, [pc, #56]	; (8006fc4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	0019      	movs	r1, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f000 f813 	bl	8006fc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2288      	movs	r2, #136	; 0x88
 8006fae:	2120      	movs	r1, #32
 8006fb0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2284      	movs	r2, #132	; 0x84
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	0018      	movs	r0, r3
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	b004      	add	sp, #16
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	f1ffffff 	.word	0xf1ffffff

08006fc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d108      	bne.n	8006fea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	226a      	movs	r2, #106	; 0x6a
 8006fdc:	2101      	movs	r1, #1
 8006fde:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2268      	movs	r2, #104	; 0x68
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006fe8:	e043      	b.n	8007072 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006fea:	260f      	movs	r6, #15
 8006fec:	19bb      	adds	r3, r7, r6
 8006fee:	2208      	movs	r2, #8
 8006ff0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ff2:	200e      	movs	r0, #14
 8006ff4:	183b      	adds	r3, r7, r0
 8006ff6:	2208      	movs	r2, #8
 8006ff8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	0e5b      	lsrs	r3, r3, #25
 8007002:	b2da      	uxtb	r2, r3
 8007004:	240d      	movs	r4, #13
 8007006:	193b      	adds	r3, r7, r4
 8007008:	2107      	movs	r1, #7
 800700a:	400a      	ands	r2, r1
 800700c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	0f5b      	lsrs	r3, r3, #29
 8007016:	b2da      	uxtb	r2, r3
 8007018:	250c      	movs	r5, #12
 800701a:	197b      	adds	r3, r7, r5
 800701c:	2107      	movs	r1, #7
 800701e:	400a      	ands	r2, r1
 8007020:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007022:	183b      	adds	r3, r7, r0
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	197a      	adds	r2, r7, r5
 8007028:	7812      	ldrb	r2, [r2, #0]
 800702a:	4914      	ldr	r1, [pc, #80]	; (800707c <UARTEx_SetNbDataToProcess+0xb4>)
 800702c:	5c8a      	ldrb	r2, [r1, r2]
 800702e:	435a      	muls	r2, r3
 8007030:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007032:	197b      	adds	r3, r7, r5
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	4a12      	ldr	r2, [pc, #72]	; (8007080 <UARTEx_SetNbDataToProcess+0xb8>)
 8007038:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800703a:	0019      	movs	r1, r3
 800703c:	f7f9 f908 	bl	8000250 <__divsi3>
 8007040:	0003      	movs	r3, r0
 8007042:	b299      	uxth	r1, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	226a      	movs	r2, #106	; 0x6a
 8007048:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800704a:	19bb      	adds	r3, r7, r6
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	193a      	adds	r2, r7, r4
 8007050:	7812      	ldrb	r2, [r2, #0]
 8007052:	490a      	ldr	r1, [pc, #40]	; (800707c <UARTEx_SetNbDataToProcess+0xb4>)
 8007054:	5c8a      	ldrb	r2, [r1, r2]
 8007056:	435a      	muls	r2, r3
 8007058:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800705a:	193b      	adds	r3, r7, r4
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	4a08      	ldr	r2, [pc, #32]	; (8007080 <UARTEx_SetNbDataToProcess+0xb8>)
 8007060:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007062:	0019      	movs	r1, r3
 8007064:	f7f9 f8f4 	bl	8000250 <__divsi3>
 8007068:	0003      	movs	r3, r0
 800706a:	b299      	uxth	r1, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2268      	movs	r2, #104	; 0x68
 8007070:	5299      	strh	r1, [r3, r2]
}
 8007072:	46c0      	nop			; (mov r8, r8)
 8007074:	46bd      	mov	sp, r7
 8007076:	b005      	add	sp, #20
 8007078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800707a:	46c0      	nop			; (mov r8, r8)
 800707c:	0800f948 	.word	0x0800f948
 8007080:	0800f950 	.word	0x0800f950

08007084 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007084:	b5b0      	push	{r4, r5, r7, lr}
 8007086:	b0e4      	sub	sp, #400	; 0x190
 8007088:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800708a:	24c8      	movs	r4, #200	; 0xc8
 800708c:	193b      	adds	r3, r7, r4
 800708e:	0018      	movs	r0, r3
 8007090:	23c6      	movs	r3, #198	; 0xc6
 8007092:	001a      	movs	r2, r3
 8007094:	2100      	movs	r1, #0
 8007096:	f002 f935 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 800709a:	4b13      	ldr	r3, [pc, #76]	; (80070e8 <astronode_send_cfg_sr+0x64>)
 800709c:	25c8      	movs	r5, #200	; 0xc8
 800709e:	006d      	lsls	r5, r5, #1
 80070a0:	195b      	adds	r3, r3, r5
 80070a2:	19db      	adds	r3, r3, r7
 80070a4:	0018      	movs	r0, r3
 80070a6:	23c6      	movs	r3, #198	; 0xc6
 80070a8:	001a      	movs	r2, r3
 80070aa:	2100      	movs	r1, #0
 80070ac:	f002 f92a 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 80070b0:	193b      	adds	r3, r7, r4
 80070b2:	2210      	movs	r2, #16
 80070b4:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 80070b6:	003a      	movs	r2, r7
 80070b8:	193b      	adds	r3, r7, r4
 80070ba:	0011      	movs	r1, r2
 80070bc:	0018      	movs	r0, r3
 80070be:	f001 fa4d 	bl	800855c <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 80070c2:	4b09      	ldr	r3, [pc, #36]	; (80070e8 <astronode_send_cfg_sr+0x64>)
 80070c4:	195b      	adds	r3, r3, r5
 80070c6:	19db      	adds	r3, r3, r7
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	2b90      	cmp	r3, #144	; 0x90
 80070cc:	d104      	bne.n	80070d8 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 80070ce:	4b07      	ldr	r3, [pc, #28]	; (80070ec <astronode_send_cfg_sr+0x68>)
 80070d0:	0018      	movs	r0, r3
 80070d2:	f7fb ff87 	bl	8002fe4 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 80070d6:	e003      	b.n	80070e0 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 80070d8:	4b05      	ldr	r3, [pc, #20]	; (80070f0 <astronode_send_cfg_sr+0x6c>)
 80070da:	0018      	movs	r0, r3
 80070dc:	f7fb ff82 	bl	8002fe4 <send_debug_logs>
}
 80070e0:	46c0      	nop			; (mov r8, r8)
 80070e2:	46bd      	mov	sp, r7
 80070e4:	b064      	add	sp, #400	; 0x190
 80070e6:	bdb0      	pop	{r4, r5, r7, pc}
 80070e8:	fffffe70 	.word	0xfffffe70
 80070ec:	0800e3a0 	.word	0x0800e3a0
 80070f0:	0800e3d4 	.word	0x0800e3d4

080070f4 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 80070f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070f6:	b0e7      	sub	sp, #412	; 0x19c
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	0005      	movs	r5, r0
 80070fc:	000c      	movs	r4, r1
 80070fe:	0010      	movs	r0, r2
 8007100:	0019      	movs	r1, r3
 8007102:	4b4b      	ldr	r3, [pc, #300]	; (8007230 <astronode_send_cfg_wr+0x13c>)
 8007104:	26cc      	movs	r6, #204	; 0xcc
 8007106:	0076      	lsls	r6, r6, #1
 8007108:	199b      	adds	r3, r3, r6
 800710a:	19db      	adds	r3, r3, r7
 800710c:	1c2a      	adds	r2, r5, #0
 800710e:	701a      	strb	r2, [r3, #0]
 8007110:	4b48      	ldr	r3, [pc, #288]	; (8007234 <astronode_send_cfg_wr+0x140>)
 8007112:	0035      	movs	r5, r6
 8007114:	195b      	adds	r3, r3, r5
 8007116:	19db      	adds	r3, r3, r7
 8007118:	1c22      	adds	r2, r4, #0
 800711a:	701a      	strb	r2, [r3, #0]
 800711c:	4b46      	ldr	r3, [pc, #280]	; (8007238 <astronode_send_cfg_wr+0x144>)
 800711e:	002c      	movs	r4, r5
 8007120:	191b      	adds	r3, r3, r4
 8007122:	19db      	adds	r3, r3, r7
 8007124:	1c02      	adds	r2, r0, #0
 8007126:	701a      	strb	r2, [r3, #0]
 8007128:	4b44      	ldr	r3, [pc, #272]	; (800723c <astronode_send_cfg_wr+0x148>)
 800712a:	191b      	adds	r3, r3, r4
 800712c:	19db      	adds	r3, r3, r7
 800712e:	1c0a      	adds	r2, r1, #0
 8007130:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007132:	25d0      	movs	r5, #208	; 0xd0
 8007134:	197b      	adds	r3, r7, r5
 8007136:	0018      	movs	r0, r3
 8007138:	23c6      	movs	r3, #198	; 0xc6
 800713a:	001a      	movs	r2, r3
 800713c:	2100      	movs	r1, #0
 800713e:	f002 f8e1 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007142:	4b3f      	ldr	r3, [pc, #252]	; (8007240 <astronode_send_cfg_wr+0x14c>)
 8007144:	191b      	adds	r3, r3, r4
 8007146:	19db      	adds	r3, r3, r7
 8007148:	0018      	movs	r0, r3
 800714a:	23c6      	movs	r3, #198	; 0xc6
 800714c:	001a      	movs	r2, r3
 800714e:	2100      	movs	r1, #0
 8007150:	f002 f8d8 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007154:	0029      	movs	r1, r5
 8007156:	187b      	adds	r3, r7, r1
 8007158:	2205      	movs	r2, #5
 800715a:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 800715c:	4b34      	ldr	r3, [pc, #208]	; (8007230 <astronode_send_cfg_wr+0x13c>)
 800715e:	191b      	adds	r3, r3, r4
 8007160:	19db      	adds	r3, r3, r7
 8007162:	2200      	movs	r2, #0
 8007164:	569a      	ldrsb	r2, [r3, r2]
 8007166:	4b33      	ldr	r3, [pc, #204]	; (8007234 <astronode_send_cfg_wr+0x140>)
 8007168:	191b      	adds	r3, r3, r4
 800716a:	19db      	adds	r3, r3, r7
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	005b      	lsls	r3, r3, #1
 8007170:	b25b      	sxtb	r3, r3
 8007172:	4313      	orrs	r3, r2
 8007174:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007176:	4b30      	ldr	r3, [pc, #192]	; (8007238 <astronode_send_cfg_wr+0x144>)
 8007178:	191b      	adds	r3, r3, r4
 800717a:	19db      	adds	r3, r3, r7
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	009b      	lsls	r3, r3, #2
 8007180:	b25b      	sxtb	r3, r3
 8007182:	4313      	orrs	r3, r2
 8007184:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007186:	4b2d      	ldr	r3, [pc, #180]	; (800723c <astronode_send_cfg_wr+0x148>)
 8007188:	191b      	adds	r3, r3, r4
 800718a:	19db      	adds	r3, r3, r7
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	b25b      	sxtb	r3, r3
 8007192:	4313      	orrs	r3, r2
 8007194:	b25b      	sxtb	r3, r3
 8007196:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007198:	187b      	adds	r3, r7, r1
 800719a:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 800719c:	23d4      	movs	r3, #212	; 0xd4
 800719e:	005b      	lsls	r3, r3, #1
 80071a0:	2508      	movs	r5, #8
 80071a2:	195b      	adds	r3, r3, r5
 80071a4:	19db      	adds	r3, r3, r7
 80071a6:	2200      	movs	r2, #0
 80071a8:	569a      	ldrsb	r2, [r3, r2]
 80071aa:	23d6      	movs	r3, #214	; 0xd6
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	195b      	adds	r3, r3, r5
 80071b0:	19db      	adds	r3, r3, r7
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	b25b      	sxtb	r3, r3
 80071b8:	4313      	orrs	r3, r2
 80071ba:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 80071bc:	23d8      	movs	r3, #216	; 0xd8
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	195b      	adds	r3, r3, r5
 80071c2:	19db      	adds	r3, r3, r7
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	b25b      	sxtb	r3, r3
 80071ca:	4313      	orrs	r3, r2
 80071cc:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 80071ce:	23da      	movs	r3, #218	; 0xda
 80071d0:	005b      	lsls	r3, r3, #1
 80071d2:	195b      	adds	r3, r3, r5
 80071d4:	19db      	adds	r3, r3, r7
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	00db      	lsls	r3, r3, #3
 80071da:	b25b      	sxtb	r3, r3
 80071dc:	4313      	orrs	r3, r2
 80071de:	b25b      	sxtb	r3, r3
 80071e0:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 80071e2:	187b      	adds	r3, r7, r1
 80071e4:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 80071e6:	0008      	movs	r0, r1
 80071e8:	187b      	adds	r3, r7, r1
 80071ea:	22c4      	movs	r2, #196	; 0xc4
 80071ec:	2103      	movs	r1, #3
 80071ee:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80071f0:	002b      	movs	r3, r5
 80071f2:	18fa      	adds	r2, r7, r3
 80071f4:	183b      	adds	r3, r7, r0
 80071f6:	0011      	movs	r1, r2
 80071f8:	0018      	movs	r0, r3
 80071fa:	f001 f9af 	bl	800855c <astronode_transport_send_receive>
 80071fe:	0003      	movs	r3, r0
 8007200:	2b01      	cmp	r3, #1
 8007202:	d10f      	bne.n	8007224 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007204:	4b0e      	ldr	r3, [pc, #56]	; (8007240 <astronode_send_cfg_wr+0x14c>)
 8007206:	191b      	adds	r3, r3, r4
 8007208:	19db      	adds	r3, r3, r7
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b85      	cmp	r3, #133	; 0x85
 800720e:	d105      	bne.n	800721c <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007210:	4b0c      	ldr	r3, [pc, #48]	; (8007244 <astronode_send_cfg_wr+0x150>)
 8007212:	0018      	movs	r0, r3
 8007214:	f7fb fee6 	bl	8002fe4 <send_debug_logs>
            return true ;
 8007218:	2301      	movs	r3, #1
 800721a:	e004      	b.n	8007226 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 800721c:	4b0a      	ldr	r3, [pc, #40]	; (8007248 <astronode_send_cfg_wr+0x154>)
 800721e:	0018      	movs	r0, r3
 8007220:	f7fb fee0 	bl	8002fe4 <send_debug_logs>
        }
    }
    return false ;
 8007224:	2300      	movs	r3, #0
}
 8007226:	0018      	movs	r0, r3
 8007228:	46bd      	mov	sp, r7
 800722a:	b067      	add	sp, #412	; 0x19c
 800722c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800722e:	46c0      	nop			; (mov r8, r8)
 8007230:	fffffe6f 	.word	0xfffffe6f
 8007234:	fffffe6e 	.word	0xfffffe6e
 8007238:	fffffe6d 	.word	0xfffffe6d
 800723c:	fffffe6c 	.word	0xfffffe6c
 8007240:	fffffe70 	.word	0xfffffe70
 8007244:	0800e408 	.word	0x0800e408
 8007248:	0800e434 	.word	0x0800e434

0800724c <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 800724c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800724e:	b0ed      	sub	sp, #436	; 0x1b4
 8007250:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007252:	21c8      	movs	r1, #200	; 0xc8
 8007254:	2318      	movs	r3, #24
 8007256:	18cb      	adds	r3, r1, r3
 8007258:	19db      	adds	r3, r3, r7
 800725a:	0018      	movs	r0, r3
 800725c:	23c6      	movs	r3, #198	; 0xc6
 800725e:	001a      	movs	r2, r3
 8007260:	2100      	movs	r1, #0
 8007262:	f002 f84f 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007266:	4b4a      	ldr	r3, [pc, #296]	; (8007390 <astronode_send_mgi_rr+0x144>)
 8007268:	26cc      	movs	r6, #204	; 0xcc
 800726a:	0076      	lsls	r6, r6, #1
 800726c:	199b      	adds	r3, r3, r6
 800726e:	2218      	movs	r2, #24
 8007270:	4694      	mov	ip, r2
 8007272:	44bc      	add	ip, r7
 8007274:	4463      	add	r3, ip
 8007276:	0018      	movs	r0, r3
 8007278:	23c6      	movs	r3, #198	; 0xc6
 800727a:	001a      	movs	r2, r3
 800727c:	2100      	movs	r1, #0
 800727e:	f002 f841 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007282:	21c8      	movs	r1, #200	; 0xc8
 8007284:	2318      	movs	r3, #24
 8007286:	18cb      	adds	r3, r1, r3
 8007288:	19db      	adds	r3, r3, r7
 800728a:	2219      	movs	r2, #25
 800728c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800728e:	2318      	movs	r3, #24
 8007290:	18fa      	adds	r2, r7, r3
 8007292:	2318      	movs	r3, #24
 8007294:	18cb      	adds	r3, r1, r3
 8007296:	19db      	adds	r3, r3, r7
 8007298:	0011      	movs	r1, r2
 800729a:	0018      	movs	r0, r3
 800729c:	f001 f95e 	bl	800855c <astronode_transport_send_receive>
 80072a0:	0003      	movs	r3, r0
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d16f      	bne.n	8007386 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 80072a6:	4b3a      	ldr	r3, [pc, #232]	; (8007390 <astronode_send_mgi_rr+0x144>)
 80072a8:	0032      	movs	r2, r6
 80072aa:	189b      	adds	r3, r3, r2
 80072ac:	2118      	movs	r1, #24
 80072ae:	468c      	mov	ip, r1
 80072b0:	44bc      	add	ip, r7
 80072b2:	4463      	add	r3, ip
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	2b99      	cmp	r3, #153	; 0x99
 80072b8:	d161      	bne.n	800737e <astronode_send_mgi_rr+0x132>
        {
 80072ba:	466b      	mov	r3, sp
 80072bc:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 80072be:	4b34      	ldr	r3, [pc, #208]	; (8007390 <astronode_send_mgi_rr+0x144>)
 80072c0:	189b      	adds	r3, r3, r2
 80072c2:	2218      	movs	r2, #24
 80072c4:	4694      	mov	ip, r2
 80072c6:	44bc      	add	ip, r7
 80072c8:	4463      	add	r3, ip
 80072ca:	22c4      	movs	r2, #196	; 0xc4
 80072cc:	5a9b      	ldrh	r3, [r3, r2]
 80072ce:	001a      	movs	r2, r3
 80072d0:	3a01      	subs	r2, #1
 80072d2:	21ca      	movs	r1, #202	; 0xca
 80072d4:	0049      	lsls	r1, r1, #1
 80072d6:	2018      	movs	r0, #24
 80072d8:	1809      	adds	r1, r1, r0
 80072da:	19c9      	adds	r1, r1, r7
 80072dc:	600a      	str	r2, [r1, #0]
 80072de:	001c      	movs	r4, r3
 80072e0:	2200      	movs	r2, #0
 80072e2:	0015      	movs	r5, r2
 80072e4:	0020      	movs	r0, r4
 80072e6:	0029      	movs	r1, r5
 80072e8:	0004      	movs	r4, r0
 80072ea:	0f62      	lsrs	r2, r4, #29
 80072ec:	000c      	movs	r4, r1
 80072ee:	00e4      	lsls	r4, r4, #3
 80072f0:	617c      	str	r4, [r7, #20]
 80072f2:	697c      	ldr	r4, [r7, #20]
 80072f4:	4314      	orrs	r4, r2
 80072f6:	617c      	str	r4, [r7, #20]
 80072f8:	0001      	movs	r1, r0
 80072fa:	00c9      	lsls	r1, r1, #3
 80072fc:	6139      	str	r1, [r7, #16]
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	2200      	movs	r2, #0
 8007302:	607a      	str	r2, [r7, #4]
 8007304:	6838      	ldr	r0, [r7, #0]
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	0004      	movs	r4, r0
 800730a:	0f62      	lsrs	r2, r4, #29
 800730c:	000c      	movs	r4, r1
 800730e:	00e4      	lsls	r4, r4, #3
 8007310:	60fc      	str	r4, [r7, #12]
 8007312:	68fc      	ldr	r4, [r7, #12]
 8007314:	4314      	orrs	r4, r2
 8007316:	60fc      	str	r4, [r7, #12]
 8007318:	0001      	movs	r1, r0
 800731a:	00ca      	lsls	r2, r1, #3
 800731c:	60ba      	str	r2, [r7, #8]
 800731e:	3307      	adds	r3, #7
 8007320:	08db      	lsrs	r3, r3, #3
 8007322:	00db      	lsls	r3, r3, #3
 8007324:	4669      	mov	r1, sp
 8007326:	1acb      	subs	r3, r1, r3
 8007328:	469d      	mov	sp, r3
 800732a:	466b      	mov	r3, sp
 800732c:	3300      	adds	r3, #0
 800732e:	24c8      	movs	r4, #200	; 0xc8
 8007330:	0064      	lsls	r4, r4, #1
 8007332:	2218      	movs	r2, #24
 8007334:	18a2      	adds	r2, r4, r2
 8007336:	19d1      	adds	r1, r2, r7
 8007338:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 800733a:	4b16      	ldr	r3, [pc, #88]	; (8007394 <astronode_send_mgi_rr+0x148>)
 800733c:	0018      	movs	r0, r3
 800733e:	f7fb fe51 	bl	8002fe4 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007342:	4b13      	ldr	r3, [pc, #76]	; (8007390 <astronode_send_mgi_rr+0x144>)
 8007344:	22cc      	movs	r2, #204	; 0xcc
 8007346:	0052      	lsls	r2, r2, #1
 8007348:	189b      	adds	r3, r3, r2
 800734a:	2218      	movs	r2, #24
 800734c:	4694      	mov	ip, r2
 800734e:	44bc      	add	ip, r7
 8007350:	4463      	add	r3, ip
 8007352:	22c4      	movs	r2, #196	; 0xc4
 8007354:	5a9b      	ldrh	r3, [r3, r2]
 8007356:	0019      	movs	r1, r3
 8007358:	2318      	movs	r3, #24
 800735a:	18fb      	adds	r3, r7, r3
 800735c:	3301      	adds	r3, #1
 800735e:	4a0e      	ldr	r2, [pc, #56]	; (8007398 <astronode_send_mgi_rr+0x14c>)
 8007360:	2018      	movs	r0, #24
 8007362:	1820      	adds	r0, r4, r0
 8007364:	19c0      	adds	r0, r0, r7
 8007366:	6800      	ldr	r0, [r0, #0]
 8007368:	f001 ff2c 	bl	80091c4 <snprintf>
            send_debug_logs(guid);
 800736c:	2318      	movs	r3, #24
 800736e:	18e3      	adds	r3, r4, r3
 8007370:	19db      	adds	r3, r3, r7
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	0018      	movs	r0, r3
 8007376:	f7fb fe35 	bl	8002fe4 <send_debug_logs>
 800737a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 800737c:	e003      	b.n	8007386 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 800737e:	4b07      	ldr	r3, [pc, #28]	; (800739c <astronode_send_mgi_rr+0x150>)
 8007380:	0018      	movs	r0, r3
 8007382:	f7fb fe2f 	bl	8002fe4 <send_debug_logs>
}
 8007386:	46c0      	nop			; (mov r8, r8)
 8007388:	46bd      	mov	sp, r7
 800738a:	b06d      	add	sp, #436	; 0x1b4
 800738c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800738e:	46c0      	nop			; (mov r8, r8)
 8007390:	fffffe68 	.word	0xfffffe68
 8007394:	0800e4c0 	.word	0x0800e4c0
 8007398:	0800e4d0 	.word	0x0800e4d0
 800739c:	0800e4d4 	.word	0x0800e4d4

080073a0 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 80073a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073a2:	b0ed      	sub	sp, #436	; 0x1b4
 80073a4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80073a6:	21c8      	movs	r1, #200	; 0xc8
 80073a8:	2318      	movs	r3, #24
 80073aa:	18cb      	adds	r3, r1, r3
 80073ac:	19db      	adds	r3, r3, r7
 80073ae:	0018      	movs	r0, r3
 80073b0:	23c6      	movs	r3, #198	; 0xc6
 80073b2:	001a      	movs	r2, r3
 80073b4:	2100      	movs	r1, #0
 80073b6:	f001 ffa5 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 80073ba:	4b4a      	ldr	r3, [pc, #296]	; (80074e4 <astronode_send_msn_rr+0x144>)
 80073bc:	26cc      	movs	r6, #204	; 0xcc
 80073be:	0076      	lsls	r6, r6, #1
 80073c0:	199b      	adds	r3, r3, r6
 80073c2:	2218      	movs	r2, #24
 80073c4:	4694      	mov	ip, r2
 80073c6:	44bc      	add	ip, r7
 80073c8:	4463      	add	r3, ip
 80073ca:	0018      	movs	r0, r3
 80073cc:	23c6      	movs	r3, #198	; 0xc6
 80073ce:	001a      	movs	r2, r3
 80073d0:	2100      	movs	r1, #0
 80073d2:	f001 ff97 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 80073d6:	21c8      	movs	r1, #200	; 0xc8
 80073d8:	2318      	movs	r3, #24
 80073da:	18cb      	adds	r3, r1, r3
 80073dc:	19db      	adds	r3, r3, r7
 80073de:	221a      	movs	r2, #26
 80073e0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80073e2:	2318      	movs	r3, #24
 80073e4:	18fa      	adds	r2, r7, r3
 80073e6:	2318      	movs	r3, #24
 80073e8:	18cb      	adds	r3, r1, r3
 80073ea:	19db      	adds	r3, r3, r7
 80073ec:	0011      	movs	r1, r2
 80073ee:	0018      	movs	r0, r3
 80073f0:	f001 f8b4 	bl	800855c <astronode_transport_send_receive>
 80073f4:	0003      	movs	r3, r0
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d16f      	bne.n	80074da <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80073fa:	4b3a      	ldr	r3, [pc, #232]	; (80074e4 <astronode_send_msn_rr+0x144>)
 80073fc:	0032      	movs	r2, r6
 80073fe:	189b      	adds	r3, r3, r2
 8007400:	2118      	movs	r1, #24
 8007402:	468c      	mov	ip, r1
 8007404:	44bc      	add	ip, r7
 8007406:	4463      	add	r3, ip
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	2b9a      	cmp	r3, #154	; 0x9a
 800740c:	d161      	bne.n	80074d2 <astronode_send_msn_rr+0x132>
        {
 800740e:	466b      	mov	r3, sp
 8007410:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007412:	4b34      	ldr	r3, [pc, #208]	; (80074e4 <astronode_send_msn_rr+0x144>)
 8007414:	189b      	adds	r3, r3, r2
 8007416:	2218      	movs	r2, #24
 8007418:	4694      	mov	ip, r2
 800741a:	44bc      	add	ip, r7
 800741c:	4463      	add	r3, ip
 800741e:	22c4      	movs	r2, #196	; 0xc4
 8007420:	5a9b      	ldrh	r3, [r3, r2]
 8007422:	001a      	movs	r2, r3
 8007424:	3a01      	subs	r2, #1
 8007426:	21ca      	movs	r1, #202	; 0xca
 8007428:	0049      	lsls	r1, r1, #1
 800742a:	2018      	movs	r0, #24
 800742c:	1809      	adds	r1, r1, r0
 800742e:	19c9      	adds	r1, r1, r7
 8007430:	600a      	str	r2, [r1, #0]
 8007432:	001c      	movs	r4, r3
 8007434:	2200      	movs	r2, #0
 8007436:	0015      	movs	r5, r2
 8007438:	0020      	movs	r0, r4
 800743a:	0029      	movs	r1, r5
 800743c:	0004      	movs	r4, r0
 800743e:	0f62      	lsrs	r2, r4, #29
 8007440:	000c      	movs	r4, r1
 8007442:	00e4      	lsls	r4, r4, #3
 8007444:	617c      	str	r4, [r7, #20]
 8007446:	697c      	ldr	r4, [r7, #20]
 8007448:	4314      	orrs	r4, r2
 800744a:	617c      	str	r4, [r7, #20]
 800744c:	0001      	movs	r1, r0
 800744e:	00c9      	lsls	r1, r1, #3
 8007450:	6139      	str	r1, [r7, #16]
 8007452:	603b      	str	r3, [r7, #0]
 8007454:	2200      	movs	r2, #0
 8007456:	607a      	str	r2, [r7, #4]
 8007458:	6838      	ldr	r0, [r7, #0]
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	0004      	movs	r4, r0
 800745e:	0f62      	lsrs	r2, r4, #29
 8007460:	000c      	movs	r4, r1
 8007462:	00e4      	lsls	r4, r4, #3
 8007464:	60fc      	str	r4, [r7, #12]
 8007466:	68fc      	ldr	r4, [r7, #12]
 8007468:	4314      	orrs	r4, r2
 800746a:	60fc      	str	r4, [r7, #12]
 800746c:	0001      	movs	r1, r0
 800746e:	00ca      	lsls	r2, r1, #3
 8007470:	60ba      	str	r2, [r7, #8]
 8007472:	3307      	adds	r3, #7
 8007474:	08db      	lsrs	r3, r3, #3
 8007476:	00db      	lsls	r3, r3, #3
 8007478:	4669      	mov	r1, sp
 800747a:	1acb      	subs	r3, r1, r3
 800747c:	469d      	mov	sp, r3
 800747e:	466b      	mov	r3, sp
 8007480:	3300      	adds	r3, #0
 8007482:	24c8      	movs	r4, #200	; 0xc8
 8007484:	0064      	lsls	r4, r4, #1
 8007486:	2218      	movs	r2, #24
 8007488:	18a2      	adds	r2, r4, r2
 800748a:	19d1      	adds	r1, r2, r7
 800748c:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 800748e:	4b16      	ldr	r3, [pc, #88]	; (80074e8 <astronode_send_msn_rr+0x148>)
 8007490:	0018      	movs	r0, r3
 8007492:	f7fb fda7 	bl	8002fe4 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8007496:	4b13      	ldr	r3, [pc, #76]	; (80074e4 <astronode_send_msn_rr+0x144>)
 8007498:	22cc      	movs	r2, #204	; 0xcc
 800749a:	0052      	lsls	r2, r2, #1
 800749c:	189b      	adds	r3, r3, r2
 800749e:	2218      	movs	r2, #24
 80074a0:	4694      	mov	ip, r2
 80074a2:	44bc      	add	ip, r7
 80074a4:	4463      	add	r3, ip
 80074a6:	22c4      	movs	r2, #196	; 0xc4
 80074a8:	5a9b      	ldrh	r3, [r3, r2]
 80074aa:	0019      	movs	r1, r3
 80074ac:	2318      	movs	r3, #24
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	3301      	adds	r3, #1
 80074b2:	4a0e      	ldr	r2, [pc, #56]	; (80074ec <astronode_send_msn_rr+0x14c>)
 80074b4:	2018      	movs	r0, #24
 80074b6:	1820      	adds	r0, r4, r0
 80074b8:	19c0      	adds	r0, r0, r7
 80074ba:	6800      	ldr	r0, [r0, #0]
 80074bc:	f001 fe82 	bl	80091c4 <snprintf>
            send_debug_logs(serial_number);
 80074c0:	2318      	movs	r3, #24
 80074c2:	18e3      	adds	r3, r4, r3
 80074c4:	19db      	adds	r3, r3, r7
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	0018      	movs	r0, r3
 80074ca:	f7fb fd8b 	bl	8002fe4 <send_debug_logs>
 80074ce:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80074d0:	e003      	b.n	80074da <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80074d2:	4b07      	ldr	r3, [pc, #28]	; (80074f0 <astronode_send_msn_rr+0x150>)
 80074d4:	0018      	movs	r0, r3
 80074d6:	f7fb fd85 	bl	8002fe4 <send_debug_logs>
}
 80074da:	46c0      	nop			; (mov r8, r8)
 80074dc:	46bd      	mov	sp, r7
 80074de:	b06d      	add	sp, #436	; 0x1b4
 80074e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074e2:	46c0      	nop			; (mov r8, r8)
 80074e4:	fffffe68 	.word	0xfffffe68
 80074e8:	0800e4f0 	.word	0x0800e4f0
 80074ec:	0800e4d0 	.word	0x0800e4d0
 80074f0:	0800e50c 	.word	0x0800e50c

080074f4 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 80074f4:	b5b0      	push	{r4, r5, r7, lr}
 80074f6:	b0e4      	sub	sp, #400	; 0x190
 80074f8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80074fa:	24c8      	movs	r4, #200	; 0xc8
 80074fc:	193b      	adds	r3, r7, r4
 80074fe:	0018      	movs	r0, r3
 8007500:	23c6      	movs	r3, #198	; 0xc6
 8007502:	001a      	movs	r2, r3
 8007504:	2100      	movs	r1, #0
 8007506:	f001 fefd 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 800750a:	4b31      	ldr	r3, [pc, #196]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 800750c:	25c8      	movs	r5, #200	; 0xc8
 800750e:	006d      	lsls	r5, r5, #1
 8007510:	195b      	adds	r3, r3, r5
 8007512:	19db      	adds	r3, r3, r7
 8007514:	0018      	movs	r0, r3
 8007516:	23c6      	movs	r3, #198	; 0xc6
 8007518:	001a      	movs	r2, r3
 800751a:	2100      	movs	r1, #0
 800751c:	f001 fef2 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007520:	193b      	adds	r3, r7, r4
 8007522:	2265      	movs	r2, #101	; 0x65
 8007524:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007526:	003a      	movs	r2, r7
 8007528:	193b      	adds	r3, r7, r4
 800752a:	0011      	movs	r1, r2
 800752c:	0018      	movs	r0, r3
 800752e:	f001 f815 	bl	800855c <astronode_transport_send_receive>
 8007532:	0003      	movs	r3, r0
 8007534:	2b01      	cmp	r3, #1
 8007536:	d147      	bne.n	80075c8 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007538:	4b25      	ldr	r3, [pc, #148]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 800753a:	195b      	adds	r3, r3, r5
 800753c:	19db      	adds	r3, r3, r7
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	2be5      	cmp	r3, #229	; 0xe5
 8007542:	d141      	bne.n	80075c8 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007544:	4b22      	ldr	r3, [pc, #136]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 8007546:	195b      	adds	r3, r3, r5
 8007548:	19db      	adds	r3, r3, r7
 800754a:	785b      	ldrb	r3, [r3, #1]
 800754c:	001a      	movs	r2, r3
 800754e:	2301      	movs	r3, #1
 8007550:	4013      	ands	r3, r2
 8007552:	d006      	beq.n	8007562 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8007554:	4b1f      	ldr	r3, [pc, #124]	; (80075d4 <astronode_send_evt_rr+0xe0>)
 8007556:	2201      	movs	r2, #1
 8007558:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 800755a:	4b1f      	ldr	r3, [pc, #124]	; (80075d8 <astronode_send_evt_rr+0xe4>)
 800755c:	0018      	movs	r0, r3
 800755e:	f7fb fd41 	bl	8002fe4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8007562:	4b1b      	ldr	r3, [pc, #108]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 8007564:	22c8      	movs	r2, #200	; 0xc8
 8007566:	0052      	lsls	r2, r2, #1
 8007568:	189b      	adds	r3, r3, r2
 800756a:	19db      	adds	r3, r3, r7
 800756c:	785b      	ldrb	r3, [r3, #1]
 800756e:	001a      	movs	r2, r3
 8007570:	2302      	movs	r3, #2
 8007572:	4013      	ands	r3, r2
 8007574:	d006      	beq.n	8007584 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8007576:	4b19      	ldr	r3, [pc, #100]	; (80075dc <astronode_send_evt_rr+0xe8>)
 8007578:	2201      	movs	r2, #1
 800757a:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 800757c:	4b18      	ldr	r3, [pc, #96]	; (80075e0 <astronode_send_evt_rr+0xec>)
 800757e:	0018      	movs	r0, r3
 8007580:	f7fb fd30 	bl	8002fe4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007584:	4b12      	ldr	r3, [pc, #72]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 8007586:	22c8      	movs	r2, #200	; 0xc8
 8007588:	0052      	lsls	r2, r2, #1
 800758a:	189b      	adds	r3, r3, r2
 800758c:	19db      	adds	r3, r3, r7
 800758e:	785b      	ldrb	r3, [r3, #1]
 8007590:	001a      	movs	r2, r3
 8007592:	2304      	movs	r3, #4
 8007594:	4013      	ands	r3, r2
 8007596:	d006      	beq.n	80075a6 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8007598:	4b12      	ldr	r3, [pc, #72]	; (80075e4 <astronode_send_evt_rr+0xf0>)
 800759a:	2201      	movs	r2, #1
 800759c:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 800759e:	4b12      	ldr	r3, [pc, #72]	; (80075e8 <astronode_send_evt_rr+0xf4>)
 80075a0:	0018      	movs	r0, r3
 80075a2:	f7fb fd1f 	bl	8002fe4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 80075a6:	4b0a      	ldr	r3, [pc, #40]	; (80075d0 <astronode_send_evt_rr+0xdc>)
 80075a8:	22c8      	movs	r2, #200	; 0xc8
 80075aa:	0052      	lsls	r2, r2, #1
 80075ac:	189b      	adds	r3, r3, r2
 80075ae:	19db      	adds	r3, r3, r7
 80075b0:	785b      	ldrb	r3, [r3, #1]
 80075b2:	001a      	movs	r2, r3
 80075b4:	2308      	movs	r3, #8
 80075b6:	4013      	ands	r3, r2
 80075b8:	d006      	beq.n	80075c8 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 80075ba:	4b0c      	ldr	r3, [pc, #48]	; (80075ec <astronode_send_evt_rr+0xf8>)
 80075bc:	2201      	movs	r2, #1
 80075be:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 80075c0:	4b0b      	ldr	r3, [pc, #44]	; (80075f0 <astronode_send_evt_rr+0xfc>)
 80075c2:	0018      	movs	r0, r3
 80075c4:	f7fb fd0e 	bl	8002fe4 <send_debug_logs>
            }

        }
    }
}
 80075c8:	46c0      	nop			; (mov r8, r8)
 80075ca:	46bd      	mov	sp, r7
 80075cc:	b064      	add	sp, #400	; 0x190
 80075ce:	bdb0      	pop	{r4, r5, r7, pc}
 80075d0:	fffffe70 	.word	0xfffffe70
 80075d4:	20000ae8 	.word	0x20000ae8
 80075d8:	0800e5b4 	.word	0x0800e5b4
 80075dc:	20000ae9 	.word	0x20000ae9
 80075e0:	0800e5d8 	.word	0x0800e5d8
 80075e4:	20000aea 	.word	0x20000aea
 80075e8:	0800e5f0 	.word	0x0800e5f0
 80075ec:	20000aeb 	.word	0x20000aeb
 80075f0:	0800e604 	.word	0x0800e604

080075f4 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 80075f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075f6:	b0e7      	sub	sp, #412	; 0x19c
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 80075fe:	24d0      	movs	r4, #208	; 0xd0
 8007600:	193b      	adds	r3, r7, r4
 8007602:	0018      	movs	r0, r3
 8007604:	23c6      	movs	r3, #198	; 0xc6
 8007606:	001a      	movs	r2, r3
 8007608:	2100      	movs	r1, #0
 800760a:	f001 fe7b 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 800760e:	4b56      	ldr	r3, [pc, #344]	; (8007768 <astronode_send_geo_wr+0x174>)
 8007610:	26cc      	movs	r6, #204	; 0xcc
 8007612:	0076      	lsls	r6, r6, #1
 8007614:	199b      	adds	r3, r3, r6
 8007616:	19db      	adds	r3, r3, r7
 8007618:	0018      	movs	r0, r3
 800761a:	23c6      	movs	r3, #198	; 0xc6
 800761c:	001a      	movs	r2, r3
 800761e:	2100      	movs	r1, #0
 8007620:	f001 fe70 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007624:	193b      	adds	r3, r7, r4
 8007626:	2235      	movs	r2, #53	; 0x35
 8007628:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 800762a:	193b      	adds	r3, r7, r4
 800762c:	22c4      	movs	r2, #196	; 0xc4
 800762e:	5a9b      	ldrh	r3, [r3, r2]
 8007630:	1c5a      	adds	r2, r3, #1
 8007632:	b290      	uxth	r0, r2
 8007634:	193a      	adds	r2, r7, r4
 8007636:	21c4      	movs	r1, #196	; 0xc4
 8007638:	5250      	strh	r0, [r2, r1]
 800763a:	0019      	movs	r1, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	193b      	adds	r3, r7, r4
 8007642:	185b      	adds	r3, r3, r1
 8007644:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	1218      	asrs	r0, r3, #8
 800764a:	0025      	movs	r5, r4
 800764c:	197b      	adds	r3, r7, r5
 800764e:	22c4      	movs	r2, #196	; 0xc4
 8007650:	5a9b      	ldrh	r3, [r3, r2]
 8007652:	1c5a      	adds	r2, r3, #1
 8007654:	b294      	uxth	r4, r2
 8007656:	197a      	adds	r2, r7, r5
 8007658:	21c4      	movs	r1, #196	; 0xc4
 800765a:	5254      	strh	r4, [r2, r1]
 800765c:	0019      	movs	r1, r3
 800765e:	b2c2      	uxtb	r2, r0
 8007660:	002c      	movs	r4, r5
 8007662:	193b      	adds	r3, r7, r4
 8007664:	185b      	adds	r3, r3, r1
 8007666:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	1418      	asrs	r0, r3, #16
 800766c:	0025      	movs	r5, r4
 800766e:	197b      	adds	r3, r7, r5
 8007670:	22c4      	movs	r2, #196	; 0xc4
 8007672:	5a9b      	ldrh	r3, [r3, r2]
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	b294      	uxth	r4, r2
 8007678:	197a      	adds	r2, r7, r5
 800767a:	21c4      	movs	r1, #196	; 0xc4
 800767c:	5254      	strh	r4, [r2, r1]
 800767e:	0019      	movs	r1, r3
 8007680:	b2c2      	uxtb	r2, r0
 8007682:	002c      	movs	r4, r5
 8007684:	193b      	adds	r3, r7, r4
 8007686:	185b      	adds	r3, r3, r1
 8007688:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	1618      	asrs	r0, r3, #24
 800768e:	0025      	movs	r5, r4
 8007690:	197b      	adds	r3, r7, r5
 8007692:	22c4      	movs	r2, #196	; 0xc4
 8007694:	5a9b      	ldrh	r3, [r3, r2]
 8007696:	1c5a      	adds	r2, r3, #1
 8007698:	b294      	uxth	r4, r2
 800769a:	197a      	adds	r2, r7, r5
 800769c:	21c4      	movs	r1, #196	; 0xc4
 800769e:	5254      	strh	r4, [r2, r1]
 80076a0:	0019      	movs	r1, r3
 80076a2:	b2c2      	uxtb	r2, r0
 80076a4:	002c      	movs	r4, r5
 80076a6:	193b      	adds	r3, r7, r4
 80076a8:	185b      	adds	r3, r3, r1
 80076aa:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80076ac:	193b      	adds	r3, r7, r4
 80076ae:	22c4      	movs	r2, #196	; 0xc4
 80076b0:	5a9b      	ldrh	r3, [r3, r2]
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	b290      	uxth	r0, r2
 80076b6:	193a      	adds	r2, r7, r4
 80076b8:	21c4      	movs	r1, #196	; 0xc4
 80076ba:	5250      	strh	r0, [r2, r1]
 80076bc:	0019      	movs	r1, r3
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	b2da      	uxtb	r2, r3
 80076c2:	193b      	adds	r3, r7, r4
 80076c4:	185b      	adds	r3, r3, r1
 80076c6:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	1218      	asrs	r0, r3, #8
 80076cc:	0025      	movs	r5, r4
 80076ce:	197b      	adds	r3, r7, r5
 80076d0:	22c4      	movs	r2, #196	; 0xc4
 80076d2:	5a9b      	ldrh	r3, [r3, r2]
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	b294      	uxth	r4, r2
 80076d8:	197a      	adds	r2, r7, r5
 80076da:	21c4      	movs	r1, #196	; 0xc4
 80076dc:	5254      	strh	r4, [r2, r1]
 80076de:	0019      	movs	r1, r3
 80076e0:	b2c2      	uxtb	r2, r0
 80076e2:	002c      	movs	r4, r5
 80076e4:	193b      	adds	r3, r7, r4
 80076e6:	185b      	adds	r3, r3, r1
 80076e8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	1418      	asrs	r0, r3, #16
 80076ee:	0025      	movs	r5, r4
 80076f0:	197b      	adds	r3, r7, r5
 80076f2:	22c4      	movs	r2, #196	; 0xc4
 80076f4:	5a9b      	ldrh	r3, [r3, r2]
 80076f6:	1c5a      	adds	r2, r3, #1
 80076f8:	b294      	uxth	r4, r2
 80076fa:	197a      	adds	r2, r7, r5
 80076fc:	21c4      	movs	r1, #196	; 0xc4
 80076fe:	5254      	strh	r4, [r2, r1]
 8007700:	0019      	movs	r1, r3
 8007702:	b2c2      	uxtb	r2, r0
 8007704:	002c      	movs	r4, r5
 8007706:	193b      	adds	r3, r7, r4
 8007708:	185b      	adds	r3, r3, r1
 800770a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	1618      	asrs	r0, r3, #24
 8007710:	0025      	movs	r5, r4
 8007712:	197b      	adds	r3, r7, r5
 8007714:	22c4      	movs	r2, #196	; 0xc4
 8007716:	5a9b      	ldrh	r3, [r3, r2]
 8007718:	1c5a      	adds	r2, r3, #1
 800771a:	b294      	uxth	r4, r2
 800771c:	197a      	adds	r2, r7, r5
 800771e:	21c4      	movs	r1, #196	; 0xc4
 8007720:	5254      	strh	r4, [r2, r1]
 8007722:	0019      	movs	r1, r3
 8007724:	b2c2      	uxtb	r2, r0
 8007726:	0028      	movs	r0, r5
 8007728:	183b      	adds	r3, r7, r0
 800772a:	185b      	adds	r3, r3, r1
 800772c:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800772e:	2308      	movs	r3, #8
 8007730:	18fa      	adds	r2, r7, r3
 8007732:	183b      	adds	r3, r7, r0
 8007734:	0011      	movs	r1, r2
 8007736:	0018      	movs	r0, r3
 8007738:	f000 ff10 	bl	800855c <astronode_transport_send_receive>
 800773c:	0003      	movs	r3, r0
 800773e:	2b01      	cmp	r3, #1
 8007740:	d10e      	bne.n	8007760 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 8007742:	4b09      	ldr	r3, [pc, #36]	; (8007768 <astronode_send_geo_wr+0x174>)
 8007744:	199b      	adds	r3, r3, r6
 8007746:	19db      	adds	r3, r3, r7
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	2bb5      	cmp	r3, #181	; 0xb5
 800774c:	d104      	bne.n	8007758 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 800774e:	4b07      	ldr	r3, [pc, #28]	; (800776c <astronode_send_geo_wr+0x178>)
 8007750:	0018      	movs	r0, r3
 8007752:	f7fb fc47 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 8007756:	e003      	b.n	8007760 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8007758:	4b05      	ldr	r3, [pc, #20]	; (8007770 <astronode_send_geo_wr+0x17c>)
 800775a:	0018      	movs	r0, r3
 800775c:	f7fb fc42 	bl	8002fe4 <send_debug_logs>
}
 8007760:	46c0      	nop			; (mov r8, r8)
 8007762:	46bd      	mov	sp, r7
 8007764:	b067      	add	sp, #412	; 0x19c
 8007766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007768:	fffffe70 	.word	0xfffffe70
 800776c:	0800e618 	.word	0x0800e618
 8007770:	0800e644 	.word	0x0800e644

08007774 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 8007774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007776:	b0fb      	sub	sp, #492	; 0x1ec
 8007778:	af00      	add	r7, sp, #0
 800777a:	6039      	str	r1, [r7, #0]
 800777c:	0011      	movs	r1, r2
 800777e:	4b4a      	ldr	r3, [pc, #296]	; (80078a8 <astronode_send_pld_er+0x134>)
 8007780:	26f4      	movs	r6, #244	; 0xf4
 8007782:	0076      	lsls	r6, r6, #1
 8007784:	199b      	adds	r3, r3, r6
 8007786:	19db      	adds	r3, r3, r7
 8007788:	1c02      	adds	r2, r0, #0
 800778a:	801a      	strh	r2, [r3, #0]
 800778c:	4b47      	ldr	r3, [pc, #284]	; (80078ac <astronode_send_pld_er+0x138>)
 800778e:	199b      	adds	r3, r3, r6
 8007790:	19db      	adds	r3, r3, r7
 8007792:	1c0a      	adds	r2, r1, #0
 8007794:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007796:	2490      	movs	r4, #144	; 0x90
 8007798:	0064      	lsls	r4, r4, #1
 800779a:	193b      	adds	r3, r7, r4
 800779c:	0018      	movs	r0, r3
 800779e:	23c6      	movs	r3, #198	; 0xc6
 80077a0:	001a      	movs	r2, r3
 80077a2:	2100      	movs	r1, #0
 80077a4:	f001 fdae 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 80077a8:	4b41      	ldr	r3, [pc, #260]	; (80078b0 <astronode_send_pld_er+0x13c>)
 80077aa:	199b      	adds	r3, r3, r6
 80077ac:	19db      	adds	r3, r3, r7
 80077ae:	0018      	movs	r0, r3
 80077b0:	23c6      	movs	r3, #198	; 0xc6
 80077b2:	001a      	movs	r2, r3
 80077b4:	2100      	movs	r1, #0
 80077b6:	f001 fda5 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80077ba:	193b      	adds	r3, r7, r4
 80077bc:	2225      	movs	r2, #37	; 0x25
 80077be:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80077c0:	193b      	adds	r3, r7, r4
 80077c2:	22c4      	movs	r2, #196	; 0xc4
 80077c4:	5a9b      	ldrh	r3, [r3, r2]
 80077c6:	1c5a      	adds	r2, r3, #1
 80077c8:	b290      	uxth	r0, r2
 80077ca:	193a      	adds	r2, r7, r4
 80077cc:	21c4      	movs	r1, #196	; 0xc4
 80077ce:	5250      	strh	r0, [r2, r1]
 80077d0:	0019      	movs	r1, r3
 80077d2:	4b35      	ldr	r3, [pc, #212]	; (80078a8 <astronode_send_pld_er+0x134>)
 80077d4:	199b      	adds	r3, r3, r6
 80077d6:	19db      	adds	r3, r3, r7
 80077d8:	881b      	ldrh	r3, [r3, #0]
 80077da:	b2da      	uxtb	r2, r3
 80077dc:	193b      	adds	r3, r7, r4
 80077de:	185b      	adds	r3, r3, r1
 80077e0:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 80077e2:	4b31      	ldr	r3, [pc, #196]	; (80078a8 <astronode_send_pld_er+0x134>)
 80077e4:	199b      	adds	r3, r3, r6
 80077e6:	19db      	adds	r3, r3, r7
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	0a1b      	lsrs	r3, r3, #8
 80077ec:	b298      	uxth	r0, r3
 80077ee:	0025      	movs	r5, r4
 80077f0:	197b      	adds	r3, r7, r5
 80077f2:	22c4      	movs	r2, #196	; 0xc4
 80077f4:	5a9b      	ldrh	r3, [r3, r2]
 80077f6:	1c5a      	adds	r2, r3, #1
 80077f8:	b294      	uxth	r4, r2
 80077fa:	197a      	adds	r2, r7, r5
 80077fc:	21c4      	movs	r1, #196	; 0xc4
 80077fe:	5254      	strh	r4, [r2, r1]
 8007800:	0019      	movs	r1, r3
 8007802:	b2c2      	uxtb	r2, r0
 8007804:	002c      	movs	r4, r5
 8007806:	193b      	adds	r3, r7, r4
 8007808:	185b      	adds	r3, r3, r1
 800780a:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 800780c:	193b      	adds	r3, r7, r4
 800780e:	22c4      	movs	r2, #196	; 0xc4
 8007810:	5a9b      	ldrh	r3, [r3, r2]
 8007812:	001a      	movs	r2, r3
 8007814:	193b      	adds	r3, r7, r4
 8007816:	189b      	adds	r3, r3, r2
 8007818:	1c58      	adds	r0, r3, #1
 800781a:	4b24      	ldr	r3, [pc, #144]	; (80078ac <astronode_send_pld_er+0x138>)
 800781c:	199b      	adds	r3, r3, r6
 800781e:	19db      	adds	r3, r3, r7
 8007820:	881a      	ldrh	r2, [r3, #0]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	0019      	movs	r1, r3
 8007826:	f001 fdf9 	bl	800941c <memcpy>
    request.payload_len = 2 + payload_length;
 800782a:	4b20      	ldr	r3, [pc, #128]	; (80078ac <astronode_send_pld_er+0x138>)
 800782c:	199b      	adds	r3, r3, r6
 800782e:	19db      	adds	r3, r3, r7
 8007830:	881b      	ldrh	r3, [r3, #0]
 8007832:	3302      	adds	r3, #2
 8007834:	b299      	uxth	r1, r3
 8007836:	193b      	adds	r3, r7, r4
 8007838:	22c4      	movs	r2, #196	; 0xc4
 800783a:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 800783c:	2358      	movs	r3, #88	; 0x58
 800783e:	18fa      	adds	r2, r7, r3
 8007840:	193b      	adds	r3, r7, r4
 8007842:	0011      	movs	r1, r2
 8007844:	0018      	movs	r0, r3
 8007846:	f000 fe89 	bl	800855c <astronode_transport_send_receive>
 800784a:	0003      	movs	r3, r0
 800784c:	2b01      	cmp	r3, #1
 800784e:	d125      	bne.n	800789c <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8007850:	4b17      	ldr	r3, [pc, #92]	; (80078b0 <astronode_send_pld_er+0x13c>)
 8007852:	199b      	adds	r3, r3, r6
 8007854:	19db      	adds	r3, r3, r7
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	2ba5      	cmp	r3, #165	; 0xa5
 800785a:	d10f      	bne.n	800787c <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 800785c:	4b12      	ldr	r3, [pc, #72]	; (80078a8 <astronode_send_pld_er+0x134>)
 800785e:	199b      	adds	r3, r3, r6
 8007860:	19db      	adds	r3, r3, r7
 8007862:	881a      	ldrh	r2, [r3, #0]
 8007864:	4913      	ldr	r1, [pc, #76]	; (80078b4 <astronode_send_pld_er+0x140>)
 8007866:	2408      	movs	r4, #8
 8007868:	193b      	adds	r3, r7, r4
 800786a:	0018      	movs	r0, r3
 800786c:	f001 fcde 	bl	800922c <sprintf>
            send_debug_logs ( s ) ;
 8007870:	193b      	adds	r3, r7, r4
 8007872:	0018      	movs	r0, r3
 8007874:	f7fb fbb6 	bl	8002fe4 <send_debug_logs>
            return true ;
 8007878:	2301      	movs	r3, #1
 800787a:	e010      	b.n	800789e <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 800787c:	4b0a      	ldr	r3, [pc, #40]	; (80078a8 <astronode_send_pld_er+0x134>)
 800787e:	22f4      	movs	r2, #244	; 0xf4
 8007880:	0052      	lsls	r2, r2, #1
 8007882:	189b      	adds	r3, r3, r2
 8007884:	19db      	adds	r3, r3, r7
 8007886:	881a      	ldrh	r2, [r3, #0]
 8007888:	490b      	ldr	r1, [pc, #44]	; (80078b8 <astronode_send_pld_er+0x144>)
 800788a:	2408      	movs	r4, #8
 800788c:	193b      	adds	r3, r7, r4
 800788e:	0018      	movs	r0, r3
 8007890:	f001 fccc 	bl	800922c <sprintf>
            send_debug_logs ( s ) ;
 8007894:	193b      	adds	r3, r7, r4
 8007896:	0018      	movs	r0, r3
 8007898:	f7fb fba4 	bl	8002fe4 <send_debug_logs>
        }
    }
    return false ;
 800789c:	2300      	movs	r3, #0
}
 800789e:	0018      	movs	r0, r3
 80078a0:	46bd      	mov	sp, r7
 80078a2:	b07b      	add	sp, #492	; 0x1ec
 80078a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a6:	46c0      	nop			; (mov r8, r8)
 80078a8:	fffffe1e 	.word	0xfffffe1e
 80078ac:	fffffe1c 	.word	0xfffffe1c
 80078b0:	fffffe70 	.word	0xfffffe70
 80078b4:	0800e6bc 	.word	0x0800e6bc
 80078b8:	0800e6e8 	.word	0x0800e6e8

080078bc <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80078bc:	b5b0      	push	{r4, r5, r7, lr}
 80078be:	b0e4      	sub	sp, #400	; 0x190
 80078c0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80078c2:	24c8      	movs	r4, #200	; 0xc8
 80078c4:	193b      	adds	r3, r7, r4
 80078c6:	0018      	movs	r0, r3
 80078c8:	23c6      	movs	r3, #198	; 0xc6
 80078ca:	001a      	movs	r2, r3
 80078cc:	2100      	movs	r1, #0
 80078ce:	f001 fd19 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 80078d2:	4b15      	ldr	r3, [pc, #84]	; (8007928 <astronode_send_pld_fr+0x6c>)
 80078d4:	25c8      	movs	r5, #200	; 0xc8
 80078d6:	006d      	lsls	r5, r5, #1
 80078d8:	195b      	adds	r3, r3, r5
 80078da:	19db      	adds	r3, r3, r7
 80078dc:	0018      	movs	r0, r3
 80078de:	23c6      	movs	r3, #198	; 0xc6
 80078e0:	001a      	movs	r2, r3
 80078e2:	2100      	movs	r1, #0
 80078e4:	f001 fd0e 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 80078e8:	193b      	adds	r3, r7, r4
 80078ea:	2227      	movs	r2, #39	; 0x27
 80078ec:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80078ee:	003a      	movs	r2, r7
 80078f0:	193b      	adds	r3, r7, r4
 80078f2:	0011      	movs	r1, r2
 80078f4:	0018      	movs	r0, r3
 80078f6:	f000 fe31 	bl	800855c <astronode_transport_send_receive>
 80078fa:	0003      	movs	r3, r0
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d10e      	bne.n	800791e <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8007900:	4b09      	ldr	r3, [pc, #36]	; (8007928 <astronode_send_pld_fr+0x6c>)
 8007902:	195b      	adds	r3, r3, r5
 8007904:	19db      	adds	r3, r3, r7
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	2ba7      	cmp	r3, #167	; 0xa7
 800790a:	d104      	bne.n	8007916 <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 800790c:	4b07      	ldr	r3, [pc, #28]	; (800792c <astronode_send_pld_fr+0x70>)
 800790e:	0018      	movs	r0, r3
 8007910:	f7fb fb68 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8007914:	e003      	b.n	800791e <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8007916:	4b06      	ldr	r3, [pc, #24]	; (8007930 <astronode_send_pld_fr+0x74>)
 8007918:	0018      	movs	r0, r3
 800791a:	f7fb fb63 	bl	8002fe4 <send_debug_logs>
}
 800791e:	46c0      	nop			; (mov r8, r8)
 8007920:	46bd      	mov	sp, r7
 8007922:	b064      	add	sp, #400	; 0x190
 8007924:	bdb0      	pop	{r4, r5, r7, pc}
 8007926:	46c0      	nop			; (mov r8, r8)
 8007928:	fffffe70 	.word	0xfffffe70
 800792c:	0800e718 	.word	0x0800e718
 8007930:	0800e750 	.word	0x0800e750

08007934 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8007934:	b5b0      	push	{r4, r5, r7, lr}
 8007936:	b0e4      	sub	sp, #400	; 0x190
 8007938:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800793a:	24c8      	movs	r4, #200	; 0xc8
 800793c:	193b      	adds	r3, r7, r4
 800793e:	0018      	movs	r0, r3
 8007940:	23c6      	movs	r3, #198	; 0xc6
 8007942:	001a      	movs	r2, r3
 8007944:	2100      	movs	r1, #0
 8007946:	f001 fcdd 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 800794a:	4b16      	ldr	r3, [pc, #88]	; (80079a4 <astronode_send_res_cr+0x70>)
 800794c:	25c8      	movs	r5, #200	; 0xc8
 800794e:	006d      	lsls	r5, r5, #1
 8007950:	195b      	adds	r3, r3, r5
 8007952:	19db      	adds	r3, r3, r7
 8007954:	0018      	movs	r0, r3
 8007956:	23c6      	movs	r3, #198	; 0xc6
 8007958:	001a      	movs	r2, r3
 800795a:	2100      	movs	r1, #0
 800795c:	f001 fcd2 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8007960:	193b      	adds	r3, r7, r4
 8007962:	2255      	movs	r2, #85	; 0x55
 8007964:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007966:	003a      	movs	r2, r7
 8007968:	193b      	adds	r3, r7, r4
 800796a:	0011      	movs	r1, r2
 800796c:	0018      	movs	r0, r3
 800796e:	f000 fdf5 	bl	800855c <astronode_transport_send_receive>
 8007972:	0003      	movs	r3, r0
 8007974:	2b01      	cmp	r3, #1
 8007976:	d111      	bne.n	800799c <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8007978:	4b0a      	ldr	r3, [pc, #40]	; (80079a4 <astronode_send_res_cr+0x70>)
 800797a:	195b      	adds	r3, r3, r5
 800797c:	19db      	adds	r3, r3, r7
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	2bd5      	cmp	r3, #213	; 0xd5
 8007982:	d107      	bne.n	8007994 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8007984:	4b08      	ldr	r3, [pc, #32]	; (80079a8 <astronode_send_res_cr+0x74>)
 8007986:	2200      	movs	r2, #0
 8007988:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 800798a:	4b08      	ldr	r3, [pc, #32]	; (80079ac <astronode_send_res_cr+0x78>)
 800798c:	0018      	movs	r0, r3
 800798e:	f7fb fb29 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8007992:	e003      	b.n	800799c <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8007994:	4b06      	ldr	r3, [pc, #24]	; (80079b0 <astronode_send_res_cr+0x7c>)
 8007996:	0018      	movs	r0, r3
 8007998:	f7fb fb24 	bl	8002fe4 <send_debug_logs>
}
 800799c:	46c0      	nop			; (mov r8, r8)
 800799e:	46bd      	mov	sp, r7
 80079a0:	b064      	add	sp, #400	; 0x190
 80079a2:	bdb0      	pop	{r4, r5, r7, pc}
 80079a4:	fffffe70 	.word	0xfffffe70
 80079a8:	20000ae9 	.word	0x20000ae9
 80079ac:	0800e78c 	.word	0x0800e78c
 80079b0:	0800e7c0 	.word	0x0800e7c0

080079b4 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80079b4:	b5b0      	push	{r4, r5, r7, lr}
 80079b6:	b0fa      	sub	sp, #488	; 0x1e8
 80079b8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80079ba:	258e      	movs	r5, #142	; 0x8e
 80079bc:	006d      	lsls	r5, r5, #1
 80079be:	197b      	adds	r3, r7, r5
 80079c0:	0018      	movs	r0, r3
 80079c2:	23c6      	movs	r3, #198	; 0xc6
 80079c4:	001a      	movs	r2, r3
 80079c6:	2100      	movs	r1, #0
 80079c8:	f001 fc9c 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0} ;
 80079cc:	4b28      	ldr	r3, [pc, #160]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 80079ce:	24f4      	movs	r4, #244	; 0xf4
 80079d0:	0064      	lsls	r4, r4, #1
 80079d2:	191b      	adds	r3, r3, r4
 80079d4:	19db      	adds	r3, r3, r7
 80079d6:	0018      	movs	r0, r3
 80079d8:	23c6      	movs	r3, #198	; 0xc6
 80079da:	001a      	movs	r2, r3
 80079dc:	2100      	movs	r1, #0
 80079de:	f001 fc91 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 80079e2:	197b      	adds	r3, r7, r5
 80079e4:	2217      	movs	r2, #23
 80079e6:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80079e8:	2354      	movs	r3, #84	; 0x54
 80079ea:	18fa      	adds	r2, r7, r3
 80079ec:	197b      	adds	r3, r7, r5
 80079ee:	0011      	movs	r1, r2
 80079f0:	0018      	movs	r0, r3
 80079f2:	f000 fdb3 	bl	800855c <astronode_transport_send_receive>
 80079f6:	0003      	movs	r3, r0
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d133      	bne.n	8007a64 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 80079fc:	4b1c      	ldr	r3, [pc, #112]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 80079fe:	0021      	movs	r1, r4
 8007a00:	185b      	adds	r3, r3, r1
 8007a02:	19db      	adds	r3, r3, r7
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	2b97      	cmp	r3, #151	; 0x97
 8007a08:	d128      	bne.n	8007a5c <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8007a0a:	4b19      	ldr	r3, [pc, #100]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 8007a0c:	185b      	adds	r3, r3, r1
 8007a0e:	19db      	adds	r3, r3, r7
 8007a10:	785b      	ldrb	r3, [r3, #1]
 8007a12:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8007a14:	4b16      	ldr	r3, [pc, #88]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 8007a16:	185b      	adds	r3, r3, r1
 8007a18:	19db      	adds	r3, r3, r7
 8007a1a:	789b      	ldrb	r3, [r3, #2]
 8007a1c:	021b      	lsls	r3, r3, #8
 8007a1e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8007a20:	4b13      	ldr	r3, [pc, #76]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 8007a22:	185b      	adds	r3, r3, r1
 8007a24:	19db      	adds	r3, r3, r7
 8007a26:	78db      	ldrb	r3, [r3, #3]
 8007a28:	041b      	lsls	r3, r3, #16
 8007a2a:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8007a2c:	4b10      	ldr	r3, [pc, #64]	; (8007a70 <astronode_send_rtc_rr+0xbc>)
 8007a2e:	185b      	adds	r3, r3, r1
 8007a30:	19db      	adds	r3, r3, r7
 8007a32:	791b      	ldrb	r3, [r3, #4]
 8007a34:	061b      	lsls	r3, r3, #24
 8007a36:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007a38:	24f2      	movs	r4, #242	; 0xf2
 8007a3a:	0064      	lsls	r4, r4, #1
 8007a3c:	193a      	adds	r2, r7, r4
 8007a3e:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8007a40:	193b      	adds	r3, r7, r4
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	490b      	ldr	r1, [pc, #44]	; (8007a74 <astronode_send_rtc_rr+0xc0>)
 8007a46:	1d3b      	adds	r3, r7, #4
 8007a48:	0018      	movs	r0, r3
 8007a4a:	f001 fbef 	bl	800922c <sprintf>
            send_debug_logs ( str ) ;
 8007a4e:	1d3b      	adds	r3, r7, #4
 8007a50:	0018      	movs	r0, r3
 8007a52:	f7fb fac7 	bl	8002fe4 <send_debug_logs>
            return rtc_time ;
 8007a56:	193b      	adds	r3, r7, r4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	e004      	b.n	8007a66 <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8007a5c:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <astronode_send_rtc_rr+0xc4>)
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f7fb fac0 	bl	8002fe4 <send_debug_logs>
        }
    }
    return 0 ;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	0018      	movs	r0, r3
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	b07a      	add	sp, #488	; 0x1e8
 8007a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	fffffe6c 	.word	0xfffffe6c
 8007a74:	0800e7ec 	.word	0x0800e7ec
 8007a78:	0800e82c 	.word	0x0800e82c

08007a7c <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8007a7c:	b5b0      	push	{r4, r5, r7, lr}
 8007a7e:	b0f8      	sub	sp, #480	; 0x1e0
 8007a80:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007a82:	258c      	movs	r5, #140	; 0x8c
 8007a84:	006d      	lsls	r5, r5, #1
 8007a86:	197b      	adds	r3, r7, r5
 8007a88:	0018      	movs	r0, r3
 8007a8a:	23c6      	movs	r3, #198	; 0xc6
 8007a8c:	001a      	movs	r2, r3
 8007a8e:	2100      	movs	r1, #0
 8007a90:	f001 fc38 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007a94:	4b21      	ldr	r3, [pc, #132]	; (8007b1c <astronode_send_sak_rr+0xa0>)
 8007a96:	24f0      	movs	r4, #240	; 0xf0
 8007a98:	0064      	lsls	r4, r4, #1
 8007a9a:	191b      	adds	r3, r3, r4
 8007a9c:	19db      	adds	r3, r3, r7
 8007a9e:	0018      	movs	r0, r3
 8007aa0:	23c6      	movs	r3, #198	; 0xc6
 8007aa2:	001a      	movs	r2, r3
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	f001 fc2d 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8007aaa:	197b      	adds	r3, r7, r5
 8007aac:	2245      	movs	r2, #69	; 0x45
 8007aae:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ab0:	2350      	movs	r3, #80	; 0x50
 8007ab2:	18fa      	adds	r2, r7, r3
 8007ab4:	197b      	adds	r3, r7, r5
 8007ab6:	0011      	movs	r1, r2
 8007ab8:	0018      	movs	r0, r3
 8007aba:	f000 fd4f 	bl	800855c <astronode_transport_send_receive>
 8007abe:	0003      	movs	r3, r0
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d126      	bne.n	8007b12 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8007ac4:	4b15      	ldr	r3, [pc, #84]	; (8007b1c <astronode_send_sak_rr+0xa0>)
 8007ac6:	191b      	adds	r3, r3, r4
 8007ac8:	19db      	adds	r3, r3, r7
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	2bc5      	cmp	r3, #197	; 0xc5
 8007ace:	d11c      	bne.n	8007b0a <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8007ad0:	4b12      	ldr	r3, [pc, #72]	; (8007b1c <astronode_send_sak_rr+0xa0>)
 8007ad2:	191b      	adds	r3, r3, r4
 8007ad4:	19db      	adds	r3, r3, r7
 8007ad6:	785b      	ldrb	r3, [r3, #1]
 8007ad8:	b299      	uxth	r1, r3
 8007ada:	4b10      	ldr	r3, [pc, #64]	; (8007b1c <astronode_send_sak_rr+0xa0>)
 8007adc:	191b      	adds	r3, r3, r4
 8007ade:	19db      	adds	r3, r3, r7
 8007ae0:	789b      	ldrb	r3, [r3, #2]
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	021b      	lsls	r3, r3, #8
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	20ef      	movs	r0, #239	; 0xef
 8007aea:	0040      	lsls	r0, r0, #1
 8007aec:	183b      	adds	r3, r7, r0
 8007aee:	188a      	adds	r2, r1, r2
 8007af0:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8007af2:	183b      	adds	r3, r7, r0
 8007af4:	881a      	ldrh	r2, [r3, #0]
 8007af6:	490a      	ldr	r1, [pc, #40]	; (8007b20 <astronode_send_sak_rr+0xa4>)
 8007af8:	003b      	movs	r3, r7
 8007afa:	0018      	movs	r0, r3
 8007afc:	f001 fb96 	bl	800922c <sprintf>
            send_debug_logs(str);
 8007b00:	003b      	movs	r3, r7
 8007b02:	0018      	movs	r0, r3
 8007b04:	f7fb fa6e 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8007b08:	e003      	b.n	8007b12 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8007b0a:	4b06      	ldr	r3, [pc, #24]	; (8007b24 <astronode_send_sak_rr+0xa8>)
 8007b0c:	0018      	movs	r0, r3
 8007b0e:	f7fb fa69 	bl	8002fe4 <send_debug_logs>
}
 8007b12:	46c0      	nop			; (mov r8, r8)
 8007b14:	46bd      	mov	sp, r7
 8007b16:	b078      	add	sp, #480	; 0x1e0
 8007b18:	bdb0      	pop	{r4, r5, r7, pc}
 8007b1a:	46c0      	nop			; (mov r8, r8)
 8007b1c:	fffffe70 	.word	0xfffffe70
 8007b20:	0800e848 	.word	0x0800e848
 8007b24:	0800e874 	.word	0x0800e874

08007b28 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8007b28:	b5b0      	push	{r4, r5, r7, lr}
 8007b2a:	b0e4      	sub	sp, #400	; 0x190
 8007b2c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007b2e:	24c8      	movs	r4, #200	; 0xc8
 8007b30:	193b      	adds	r3, r7, r4
 8007b32:	0018      	movs	r0, r3
 8007b34:	23c6      	movs	r3, #198	; 0xc6
 8007b36:	001a      	movs	r2, r3
 8007b38:	2100      	movs	r1, #0
 8007b3a:	f001 fbe3 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007b3e:	4b16      	ldr	r3, [pc, #88]	; (8007b98 <astronode_send_sak_cr+0x70>)
 8007b40:	25c8      	movs	r5, #200	; 0xc8
 8007b42:	006d      	lsls	r5, r5, #1
 8007b44:	195b      	adds	r3, r3, r5
 8007b46:	19db      	adds	r3, r3, r7
 8007b48:	0018      	movs	r0, r3
 8007b4a:	23c6      	movs	r3, #198	; 0xc6
 8007b4c:	001a      	movs	r2, r3
 8007b4e:	2100      	movs	r1, #0
 8007b50:	f001 fbd8 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8007b54:	193b      	adds	r3, r7, r4
 8007b56:	2246      	movs	r2, #70	; 0x46
 8007b58:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007b5a:	003a      	movs	r2, r7
 8007b5c:	193b      	adds	r3, r7, r4
 8007b5e:	0011      	movs	r1, r2
 8007b60:	0018      	movs	r0, r3
 8007b62:	f000 fcfb 	bl	800855c <astronode_transport_send_receive>
 8007b66:	0003      	movs	r3, r0
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d111      	bne.n	8007b90 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8007b6c:	4b0a      	ldr	r3, [pc, #40]	; (8007b98 <astronode_send_sak_cr+0x70>)
 8007b6e:	195b      	adds	r3, r3, r5
 8007b70:	19db      	adds	r3, r3, r7
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	2bc6      	cmp	r3, #198	; 0xc6
 8007b76:	d107      	bne.n	8007b88 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8007b78:	4b08      	ldr	r3, [pc, #32]	; (8007b9c <astronode_send_sak_cr+0x74>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8007b7e:	4b08      	ldr	r3, [pc, #32]	; (8007ba0 <astronode_send_sak_cr+0x78>)
 8007b80:	0018      	movs	r0, r3
 8007b82:	f7fb fa2f 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007b86:	e003      	b.n	8007b90 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8007b88:	4b06      	ldr	r3, [pc, #24]	; (8007ba4 <astronode_send_sak_cr+0x7c>)
 8007b8a:	0018      	movs	r0, r3
 8007b8c:	f7fb fa2a 	bl	8002fe4 <send_debug_logs>
}
 8007b90:	46c0      	nop			; (mov r8, r8)
 8007b92:	46bd      	mov	sp, r7
 8007b94:	b064      	add	sp, #400	; 0x190
 8007b96:	bdb0      	pop	{r4, r5, r7, pc}
 8007b98:	fffffe70 	.word	0xfffffe70
 8007b9c:	20000ae8 	.word	0x20000ae8
 8007ba0:	0800e8a8 	.word	0x0800e8a8
 8007ba4:	0800e8d0 	.word	0x0800e8d0

08007ba8 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007baa:	b0ed      	sub	sp, #436	; 0x1b4
 8007bac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007bae:	21c8      	movs	r1, #200	; 0xc8
 8007bb0:	2318      	movs	r3, #24
 8007bb2:	18cb      	adds	r3, r1, r3
 8007bb4:	19db      	adds	r3, r3, r7
 8007bb6:	0018      	movs	r0, r3
 8007bb8:	23c6      	movs	r3, #198	; 0xc6
 8007bba:	001a      	movs	r2, r3
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	f001 fba1 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007bc2:	4b4a      	ldr	r3, [pc, #296]	; (8007cec <astronode_send_mpn_rr+0x144>)
 8007bc4:	26cc      	movs	r6, #204	; 0xcc
 8007bc6:	0076      	lsls	r6, r6, #1
 8007bc8:	199b      	adds	r3, r3, r6
 8007bca:	2218      	movs	r2, #24
 8007bcc:	4694      	mov	ip, r2
 8007bce:	44bc      	add	ip, r7
 8007bd0:	4463      	add	r3, ip
 8007bd2:	0018      	movs	r0, r3
 8007bd4:	23c6      	movs	r3, #198	; 0xc6
 8007bd6:	001a      	movs	r2, r3
 8007bd8:	2100      	movs	r1, #0
 8007bda:	f001 fb93 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8007bde:	21c8      	movs	r1, #200	; 0xc8
 8007be0:	2318      	movs	r3, #24
 8007be2:	18cb      	adds	r3, r1, r3
 8007be4:	19db      	adds	r3, r3, r7
 8007be6:	221b      	movs	r2, #27
 8007be8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007bea:	2318      	movs	r3, #24
 8007bec:	18fa      	adds	r2, r7, r3
 8007bee:	2318      	movs	r3, #24
 8007bf0:	18cb      	adds	r3, r1, r3
 8007bf2:	19db      	adds	r3, r3, r7
 8007bf4:	0011      	movs	r1, r2
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	f000 fcb0 	bl	800855c <astronode_transport_send_receive>
 8007bfc:	0003      	movs	r3, r0
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d16f      	bne.n	8007ce2 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8007c02:	4b3a      	ldr	r3, [pc, #232]	; (8007cec <astronode_send_mpn_rr+0x144>)
 8007c04:	0032      	movs	r2, r6
 8007c06:	189b      	adds	r3, r3, r2
 8007c08:	2118      	movs	r1, #24
 8007c0a:	468c      	mov	ip, r1
 8007c0c:	44bc      	add	ip, r7
 8007c0e:	4463      	add	r3, ip
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	2b9b      	cmp	r3, #155	; 0x9b
 8007c14:	d161      	bne.n	8007cda <astronode_send_mpn_rr+0x132>
        {
 8007c16:	466b      	mov	r3, sp
 8007c18:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8007c1a:	4b34      	ldr	r3, [pc, #208]	; (8007cec <astronode_send_mpn_rr+0x144>)
 8007c1c:	189b      	adds	r3, r3, r2
 8007c1e:	2218      	movs	r2, #24
 8007c20:	4694      	mov	ip, r2
 8007c22:	44bc      	add	ip, r7
 8007c24:	4463      	add	r3, ip
 8007c26:	22c4      	movs	r2, #196	; 0xc4
 8007c28:	5a9b      	ldrh	r3, [r3, r2]
 8007c2a:	001a      	movs	r2, r3
 8007c2c:	3a01      	subs	r2, #1
 8007c2e:	21ca      	movs	r1, #202	; 0xca
 8007c30:	0049      	lsls	r1, r1, #1
 8007c32:	2018      	movs	r0, #24
 8007c34:	1809      	adds	r1, r1, r0
 8007c36:	19c9      	adds	r1, r1, r7
 8007c38:	600a      	str	r2, [r1, #0]
 8007c3a:	001c      	movs	r4, r3
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	0015      	movs	r5, r2
 8007c40:	0020      	movs	r0, r4
 8007c42:	0029      	movs	r1, r5
 8007c44:	0004      	movs	r4, r0
 8007c46:	0f62      	lsrs	r2, r4, #29
 8007c48:	000c      	movs	r4, r1
 8007c4a:	00e4      	lsls	r4, r4, #3
 8007c4c:	617c      	str	r4, [r7, #20]
 8007c4e:	697c      	ldr	r4, [r7, #20]
 8007c50:	4314      	orrs	r4, r2
 8007c52:	617c      	str	r4, [r7, #20]
 8007c54:	0001      	movs	r1, r0
 8007c56:	00c9      	lsls	r1, r1, #3
 8007c58:	6139      	str	r1, [r7, #16]
 8007c5a:	603b      	str	r3, [r7, #0]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	607a      	str	r2, [r7, #4]
 8007c60:	6838      	ldr	r0, [r7, #0]
 8007c62:	6879      	ldr	r1, [r7, #4]
 8007c64:	0004      	movs	r4, r0
 8007c66:	0f62      	lsrs	r2, r4, #29
 8007c68:	000c      	movs	r4, r1
 8007c6a:	00e4      	lsls	r4, r4, #3
 8007c6c:	60fc      	str	r4, [r7, #12]
 8007c6e:	68fc      	ldr	r4, [r7, #12]
 8007c70:	4314      	orrs	r4, r2
 8007c72:	60fc      	str	r4, [r7, #12]
 8007c74:	0001      	movs	r1, r0
 8007c76:	00ca      	lsls	r2, r1, #3
 8007c78:	60ba      	str	r2, [r7, #8]
 8007c7a:	3307      	adds	r3, #7
 8007c7c:	08db      	lsrs	r3, r3, #3
 8007c7e:	00db      	lsls	r3, r3, #3
 8007c80:	4669      	mov	r1, sp
 8007c82:	1acb      	subs	r3, r1, r3
 8007c84:	469d      	mov	sp, r3
 8007c86:	466b      	mov	r3, sp
 8007c88:	3300      	adds	r3, #0
 8007c8a:	24c8      	movs	r4, #200	; 0xc8
 8007c8c:	0064      	lsls	r4, r4, #1
 8007c8e:	2218      	movs	r2, #24
 8007c90:	18a2      	adds	r2, r4, r2
 8007c92:	19d1      	adds	r1, r2, r7
 8007c94:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007c96:	4b16      	ldr	r3, [pc, #88]	; (8007cf0 <astronode_send_mpn_rr+0x148>)
 8007c98:	0018      	movs	r0, r3
 8007c9a:	f7fb f9a3 	bl	8002fe4 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8007c9e:	4b13      	ldr	r3, [pc, #76]	; (8007cec <astronode_send_mpn_rr+0x144>)
 8007ca0:	22cc      	movs	r2, #204	; 0xcc
 8007ca2:	0052      	lsls	r2, r2, #1
 8007ca4:	189b      	adds	r3, r3, r2
 8007ca6:	2218      	movs	r2, #24
 8007ca8:	4694      	mov	ip, r2
 8007caa:	44bc      	add	ip, r7
 8007cac:	4463      	add	r3, ip
 8007cae:	22c4      	movs	r2, #196	; 0xc4
 8007cb0:	5a9b      	ldrh	r3, [r3, r2]
 8007cb2:	0019      	movs	r1, r3
 8007cb4:	2318      	movs	r3, #24
 8007cb6:	18fb      	adds	r3, r7, r3
 8007cb8:	3301      	adds	r3, #1
 8007cba:	4a0e      	ldr	r2, [pc, #56]	; (8007cf4 <astronode_send_mpn_rr+0x14c>)
 8007cbc:	2018      	movs	r0, #24
 8007cbe:	1820      	adds	r0, r4, r0
 8007cc0:	19c0      	adds	r0, r0, r7
 8007cc2:	6800      	ldr	r0, [r0, #0]
 8007cc4:	f001 fa7e 	bl	80091c4 <snprintf>
            send_debug_logs(product_number);
 8007cc8:	2318      	movs	r3, #24
 8007cca:	18e3      	adds	r3, r4, r3
 8007ccc:	19db      	adds	r3, r3, r7
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	f7fb f987 	bl	8002fe4 <send_debug_logs>
 8007cd6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007cd8:	e003      	b.n	8007ce2 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007cda:	4b07      	ldr	r3, [pc, #28]	; (8007cf8 <astronode_send_mpn_rr+0x150>)
 8007cdc:	0018      	movs	r0, r3
 8007cde:	f7fb f981 	bl	8002fe4 <send_debug_logs>
}
 8007ce2:	46c0      	nop			; (mov r8, r8)
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	b06d      	add	sp, #436	; 0x1b4
 8007ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cea:	46c0      	nop			; (mov r8, r8)
 8007cec:	fffffe68 	.word	0xfffffe68
 8007cf0:	0800e998 	.word	0x0800e998
 8007cf4:	0800e4d0 	.word	0x0800e4d0
 8007cf8:	0800e50c 	.word	0x0800e50c

08007cfc <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8007cfc:	b5b0      	push	{r4, r5, r7, lr}
 8007cfe:	b0e4      	sub	sp, #400	; 0x190
 8007d00:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007d02:	24c8      	movs	r4, #200	; 0xc8
 8007d04:	193b      	adds	r3, r7, r4
 8007d06:	0018      	movs	r0, r3
 8007d08:	23c6      	movs	r3, #198	; 0xc6
 8007d0a:	001a      	movs	r2, r3
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	f001 faf9 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007d12:	4b16      	ldr	r3, [pc, #88]	; (8007d6c <astronode_send_cmd_cr+0x70>)
 8007d14:	25c8      	movs	r5, #200	; 0xc8
 8007d16:	006d      	lsls	r5, r5, #1
 8007d18:	195b      	adds	r3, r3, r5
 8007d1a:	19db      	adds	r3, r3, r7
 8007d1c:	0018      	movs	r0, r3
 8007d1e:	23c6      	movs	r3, #198	; 0xc6
 8007d20:	001a      	movs	r2, r3
 8007d22:	2100      	movs	r1, #0
 8007d24:	f001 faee 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8007d28:	193b      	adds	r3, r7, r4
 8007d2a:	2248      	movs	r2, #72	; 0x48
 8007d2c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007d2e:	003a      	movs	r2, r7
 8007d30:	193b      	adds	r3, r7, r4
 8007d32:	0011      	movs	r1, r2
 8007d34:	0018      	movs	r0, r3
 8007d36:	f000 fc11 	bl	800855c <astronode_transport_send_receive>
 8007d3a:	0003      	movs	r3, r0
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d111      	bne.n	8007d64 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8007d40:	4b0a      	ldr	r3, [pc, #40]	; (8007d6c <astronode_send_cmd_cr+0x70>)
 8007d42:	195b      	adds	r3, r3, r5
 8007d44:	19db      	adds	r3, r3, r7
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	2bc8      	cmp	r3, #200	; 0xc8
 8007d4a:	d107      	bne.n	8007d5c <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8007d4c:	4b08      	ldr	r3, [pc, #32]	; (8007d70 <astronode_send_cmd_cr+0x74>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8007d52:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <astronode_send_cmd_cr+0x78>)
 8007d54:	0018      	movs	r0, r3
 8007d56:	f7fb f945 	bl	8002fe4 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8007d5a:	e003      	b.n	8007d64 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8007d5c:	4b06      	ldr	r3, [pc, #24]	; (8007d78 <astronode_send_cmd_cr+0x7c>)
 8007d5e:	0018      	movs	r0, r3
 8007d60:	f7fb f940 	bl	8002fe4 <send_debug_logs>
}
 8007d64:	46c0      	nop			; (mov r8, r8)
 8007d66:	46bd      	mov	sp, r7
 8007d68:	b064      	add	sp, #400	; 0x190
 8007d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8007d6c:	fffffe70 	.word	0xfffffe70
 8007d70:	20000aea 	.word	0x20000aea
 8007d74:	0800ede8 	.word	0x0800ede8
 8007d78:	0800ee0c 	.word	0x0800ee0c

08007d7c <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8007d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d7e:	4cac      	ldr	r4, [pc, #688]	; (8008030 <astronode_send_cmd_rr+0x2b4>)
 8007d80:	44a5      	add	sp, r4
 8007d82:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007d84:	218c      	movs	r1, #140	; 0x8c
 8007d86:	0049      	lsls	r1, r1, #1
 8007d88:	2318      	movs	r3, #24
 8007d8a:	18cb      	adds	r3, r1, r3
 8007d8c:	19db      	adds	r3, r3, r7
 8007d8e:	0018      	movs	r0, r3
 8007d90:	23c6      	movs	r3, #198	; 0xc6
 8007d92:	001a      	movs	r2, r3
 8007d94:	2100      	movs	r1, #0
 8007d96:	f001 fab5 	bl	8009304 <memset>
    astronode_app_msg_t answer = {0};
 8007d9a:	4ba6      	ldr	r3, [pc, #664]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007d9c:	26f8      	movs	r6, #248	; 0xf8
 8007d9e:	0076      	lsls	r6, r6, #1
 8007da0:	199b      	adds	r3, r3, r6
 8007da2:	2218      	movs	r2, #24
 8007da4:	4694      	mov	ip, r2
 8007da6:	44bc      	add	ip, r7
 8007da8:	4463      	add	r3, ip
 8007daa:	0018      	movs	r0, r3
 8007dac:	23c6      	movs	r3, #198	; 0xc6
 8007dae:	001a      	movs	r2, r3
 8007db0:	2100      	movs	r1, #0
 8007db2:	f001 faa7 	bl	8009304 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8007db6:	218c      	movs	r1, #140	; 0x8c
 8007db8:	0049      	lsls	r1, r1, #1
 8007dba:	2318      	movs	r3, #24
 8007dbc:	18cb      	adds	r3, r1, r3
 8007dbe:	19db      	adds	r3, r3, r7
 8007dc0:	2247      	movs	r2, #71	; 0x47
 8007dc2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007dc4:	2350      	movs	r3, #80	; 0x50
 8007dc6:	2218      	movs	r2, #24
 8007dc8:	189b      	adds	r3, r3, r2
 8007dca:	19da      	adds	r2, r3, r7
 8007dcc:	2318      	movs	r3, #24
 8007dce:	18cb      	adds	r3, r1, r3
 8007dd0:	19db      	adds	r3, r3, r7
 8007dd2:	0011      	movs	r1, r2
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	f000 fbc1 	bl	800855c <astronode_transport_send_receive>
 8007dda:	0003      	movs	r3, r0
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d000      	beq.n	8007de2 <astronode_send_cmd_rr+0x66>
 8007de0:	e121      	b.n	8008026 <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8007de2:	4b94      	ldr	r3, [pc, #592]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007de4:	199b      	adds	r3, r3, r6
 8007de6:	2218      	movs	r2, #24
 8007de8:	4694      	mov	ip, r2
 8007dea:	44bc      	add	ip, r7
 8007dec:	4463      	add	r3, ip
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	2bc7      	cmp	r3, #199	; 0xc7
 8007df2:	d000      	beq.n	8007df6 <astronode_send_cmd_rr+0x7a>
 8007df4:	e113      	b.n	800801e <astronode_send_cmd_rr+0x2a2>
        {
 8007df6:	466b      	mov	r3, sp
 8007df8:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8007dfa:	4b8f      	ldr	r3, [pc, #572]	; (8008038 <astronode_send_cmd_rr+0x2bc>)
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f7fb f8f1 	bl	8002fe4 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8007e02:	4b8c      	ldr	r3, [pc, #560]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e04:	21f8      	movs	r1, #248	; 0xf8
 8007e06:	0049      	lsls	r1, r1, #1
 8007e08:	185b      	adds	r3, r3, r1
 8007e0a:	2218      	movs	r2, #24
 8007e0c:	4694      	mov	ip, r2
 8007e0e:	44bc      	add	ip, r7
 8007e10:	4463      	add	r3, ip
 8007e12:	785b      	ldrb	r3, [r3, #1]
 8007e14:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8007e16:	4b87      	ldr	r3, [pc, #540]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e18:	185b      	adds	r3, r3, r1
 8007e1a:	2018      	movs	r0, #24
 8007e1c:	4684      	mov	ip, r0
 8007e1e:	44bc      	add	ip, r7
 8007e20:	4463      	add	r3, ip
 8007e22:	789b      	ldrb	r3, [r3, #2]
 8007e24:	021b      	lsls	r3, r3, #8
 8007e26:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8007e28:	4b82      	ldr	r3, [pc, #520]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e2a:	185b      	adds	r3, r3, r1
 8007e2c:	2018      	movs	r0, #24
 8007e2e:	4684      	mov	ip, r0
 8007e30:	44bc      	add	ip, r7
 8007e32:	4463      	add	r3, ip
 8007e34:	78db      	ldrb	r3, [r3, #3]
 8007e36:	041b      	lsls	r3, r3, #16
 8007e38:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8007e3a:	4b7e      	ldr	r3, [pc, #504]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e3c:	185b      	adds	r3, r3, r1
 8007e3e:	2118      	movs	r1, #24
 8007e40:	468c      	mov	ip, r1
 8007e42:	44bc      	add	ip, r7
 8007e44:	4463      	add	r3, ip
 8007e46:	791b      	ldrb	r3, [r3, #4]
 8007e48:	061b      	lsls	r3, r3, #24
 8007e4a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007e4c:	22f4      	movs	r2, #244	; 0xf4
 8007e4e:	0052      	lsls	r2, r2, #1
 8007e50:	2118      	movs	r1, #24
 8007e52:	1851      	adds	r1, r2, r1
 8007e54:	19c8      	adds	r0, r1, r7
 8007e56:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8007e58:	2318      	movs	r3, #24
 8007e5a:	18d3      	adds	r3, r2, r3
 8007e5c:	19db      	adds	r3, r3, r7
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	4976      	ldr	r1, [pc, #472]	; (800803c <astronode_send_cmd_rr+0x2c0>)
 8007e62:	2318      	movs	r3, #24
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	0018      	movs	r0, r3
 8007e68:	f001 f9e0 	bl	800922c <sprintf>
            send_debug_logs(str);
 8007e6c:	2318      	movs	r3, #24
 8007e6e:	18fb      	adds	r3, r7, r3
 8007e70:	0018      	movs	r0, r3
 8007e72:	f7fb f8b7 	bl	8002fe4 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8007e76:	4b6f      	ldr	r3, [pc, #444]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e78:	21f8      	movs	r1, #248	; 0xf8
 8007e7a:	0049      	lsls	r1, r1, #1
 8007e7c:	185b      	adds	r3, r3, r1
 8007e7e:	2218      	movs	r2, #24
 8007e80:	4694      	mov	ip, r2
 8007e82:	44bc      	add	ip, r7
 8007e84:	4463      	add	r3, ip
 8007e86:	22c4      	movs	r2, #196	; 0xc4
 8007e88:	5a9b      	ldrh	r3, [r3, r2]
 8007e8a:	2b2c      	cmp	r3, #44	; 0x2c
 8007e8c:	d00e      	beq.n	8007eac <astronode_send_cmd_rr+0x130>
 8007e8e:	4b69      	ldr	r3, [pc, #420]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007e90:	185b      	adds	r3, r3, r1
 8007e92:	2218      	movs	r2, #24
 8007e94:	4694      	mov	ip, r2
 8007e96:	44bc      	add	ip, r7
 8007e98:	4463      	add	r3, ip
 8007e9a:	22c4      	movs	r2, #196	; 0xc4
 8007e9c:	5a9b      	ldrh	r3, [r3, r2]
 8007e9e:	2b0c      	cmp	r3, #12
 8007ea0:	d004      	beq.n	8007eac <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8007ea2:	4b67      	ldr	r3, [pc, #412]	; (8008040 <astronode_send_cmd_rr+0x2c4>)
 8007ea4:	0018      	movs	r0, r3
 8007ea6:	f7fb f89d 	bl	8002fe4 <send_debug_logs>
                return;
 8007eaa:	e0b6      	b.n	800801a <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8007eac:	4b61      	ldr	r3, [pc, #388]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007eae:	22f8      	movs	r2, #248	; 0xf8
 8007eb0:	0052      	lsls	r2, r2, #1
 8007eb2:	189b      	adds	r3, r3, r2
 8007eb4:	2218      	movs	r2, #24
 8007eb6:	4694      	mov	ip, r2
 8007eb8:	44bc      	add	ip, r7
 8007eba:	4463      	add	r3, ip
 8007ebc:	22c4      	movs	r2, #196	; 0xc4
 8007ebe:	5a9b      	ldrh	r3, [r3, r2]
 8007ec0:	001a      	movs	r2, r3
 8007ec2:	3a01      	subs	r2, #1
 8007ec4:	21f2      	movs	r1, #242	; 0xf2
 8007ec6:	0049      	lsls	r1, r1, #1
 8007ec8:	2018      	movs	r0, #24
 8007eca:	1809      	adds	r1, r1, r0
 8007ecc:	19c9      	adds	r1, r1, r7
 8007ece:	600a      	str	r2, [r1, #0]
 8007ed0:	001c      	movs	r4, r3
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	0015      	movs	r5, r2
 8007ed6:	0020      	movs	r0, r4
 8007ed8:	0029      	movs	r1, r5
 8007eda:	0004      	movs	r4, r0
 8007edc:	0f62      	lsrs	r2, r4, #29
 8007ede:	000c      	movs	r4, r1
 8007ee0:	00e4      	lsls	r4, r4, #3
 8007ee2:	617c      	str	r4, [r7, #20]
 8007ee4:	697c      	ldr	r4, [r7, #20]
 8007ee6:	4314      	orrs	r4, r2
 8007ee8:	617c      	str	r4, [r7, #20]
 8007eea:	0001      	movs	r1, r0
 8007eec:	00c9      	lsls	r1, r1, #3
 8007eee:	6139      	str	r1, [r7, #16]
 8007ef0:	603b      	str	r3, [r7, #0]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	607a      	str	r2, [r7, #4]
 8007ef6:	6838      	ldr	r0, [r7, #0]
 8007ef8:	6879      	ldr	r1, [r7, #4]
 8007efa:	0004      	movs	r4, r0
 8007efc:	0f62      	lsrs	r2, r4, #29
 8007efe:	000c      	movs	r4, r1
 8007f00:	00e4      	lsls	r4, r4, #3
 8007f02:	60fc      	str	r4, [r7, #12]
 8007f04:	68fc      	ldr	r4, [r7, #12]
 8007f06:	4314      	orrs	r4, r2
 8007f08:	60fc      	str	r4, [r7, #12]
 8007f0a:	0001      	movs	r1, r0
 8007f0c:	00ca      	lsls	r2, r1, #3
 8007f0e:	60ba      	str	r2, [r7, #8]
 8007f10:	3307      	adds	r3, #7
 8007f12:	08db      	lsrs	r3, r3, #3
 8007f14:	00db      	lsls	r3, r3, #3
 8007f16:	4669      	mov	r1, sp
 8007f18:	1acb      	subs	r3, r1, r3
 8007f1a:	469d      	mov	sp, r3
 8007f1c:	466b      	mov	r3, sp
 8007f1e:	3300      	adds	r3, #0
 8007f20:	20f0      	movs	r0, #240	; 0xf0
 8007f22:	0040      	lsls	r0, r0, #1
 8007f24:	2218      	movs	r2, #24
 8007f26:	1882      	adds	r2, r0, r2
 8007f28:	19d1      	adds	r1, r2, r7
 8007f2a:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8007f2c:	4b41      	ldr	r3, [pc, #260]	; (8008034 <astronode_send_cmd_rr+0x2b8>)
 8007f2e:	22f8      	movs	r2, #248	; 0xf8
 8007f30:	0052      	lsls	r2, r2, #1
 8007f32:	189b      	adds	r3, r3, r2
 8007f34:	2218      	movs	r2, #24
 8007f36:	4694      	mov	ip, r2
 8007f38:	44bc      	add	ip, r7
 8007f3a:	4463      	add	r3, ip
 8007f3c:	22c4      	movs	r2, #196	; 0xc4
 8007f3e:	5a9b      	ldrh	r3, [r3, r2]
 8007f40:	3b03      	subs	r3, #3
 8007f42:	0019      	movs	r1, r3
 8007f44:	2350      	movs	r3, #80	; 0x50
 8007f46:	2218      	movs	r2, #24
 8007f48:	189b      	adds	r3, r3, r2
 8007f4a:	19db      	adds	r3, r3, r7
 8007f4c:	3305      	adds	r3, #5
 8007f4e:	4a3d      	ldr	r2, [pc, #244]	; (8008044 <astronode_send_cmd_rr+0x2c8>)
 8007f50:	2418      	movs	r4, #24
 8007f52:	1900      	adds	r0, r0, r4
 8007f54:	19c0      	adds	r0, r0, r7
 8007f56:	6800      	ldr	r0, [r0, #0]
 8007f58:	f001 f934 	bl	80091c4 <snprintf>
 8007f5c:	0002      	movs	r2, r0
 8007f5e:	23ef      	movs	r3, #239	; 0xef
 8007f60:	005b      	lsls	r3, r3, #1
 8007f62:	2118      	movs	r1, #24
 8007f64:	185b      	adds	r3, r3, r1
 8007f66:	19db      	adds	r3, r3, r7
 8007f68:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8007f6a:	23f0      	movs	r3, #240	; 0xf0
 8007f6c:	33ff      	adds	r3, #255	; 0xff
 8007f6e:	2218      	movs	r2, #24
 8007f70:	189b      	adds	r3, r3, r2
 8007f72:	19db      	adds	r3, r3, r7
 8007f74:	2200      	movs	r2, #0
 8007f76:	701a      	strb	r2, [r3, #0]
 8007f78:	e024      	b.n	8007fc4 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8007f7a:	23f0      	movs	r3, #240	; 0xf0
 8007f7c:	33ff      	adds	r3, #255	; 0xff
 8007f7e:	2218      	movs	r2, #24
 8007f80:	189b      	adds	r3, r3, r2
 8007f82:	19db      	adds	r3, r3, r7
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	22f0      	movs	r2, #240	; 0xf0
 8007f88:	0052      	lsls	r2, r2, #1
 8007f8a:	2118      	movs	r1, #24
 8007f8c:	1852      	adds	r2, r2, r1
 8007f8e:	19d2      	adds	r2, r2, r7
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	5cd3      	ldrb	r3, [r2, r3]
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	4b2c      	ldr	r3, [pc, #176]	; (8008048 <astronode_send_cmd_rr+0x2cc>)
 8007f98:	18d3      	adds	r3, r2, r3
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	001a      	movs	r2, r3
 8007f9e:	2397      	movs	r3, #151	; 0x97
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	d104      	bne.n	8007fae <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 8007fa4:	4b29      	ldr	r3, [pc, #164]	; (800804c <astronode_send_cmd_rr+0x2d0>)
 8007fa6:	0018      	movs	r0, r3
 8007fa8:	f7fb f81c 	bl	8002fe4 <send_debug_logs>
                    return;
 8007fac:	e035      	b.n	800801a <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 8007fae:	21f0      	movs	r1, #240	; 0xf0
 8007fb0:	31ff      	adds	r1, #255	; 0xff
 8007fb2:	2318      	movs	r3, #24
 8007fb4:	18cb      	adds	r3, r1, r3
 8007fb6:	19db      	adds	r3, r3, r7
 8007fb8:	781a      	ldrb	r2, [r3, #0]
 8007fba:	2318      	movs	r3, #24
 8007fbc:	18cb      	adds	r3, r1, r3
 8007fbe:	19db      	adds	r3, r3, r7
 8007fc0:	3201      	adds	r2, #1
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	23f0      	movs	r3, #240	; 0xf0
 8007fc6:	33ff      	adds	r3, #255	; 0xff
 8007fc8:	2218      	movs	r2, #24
 8007fca:	189b      	adds	r3, r3, r2
 8007fcc:	19db      	adds	r3, r3, r7
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	22ef      	movs	r2, #239	; 0xef
 8007fd4:	0052      	lsls	r2, r2, #1
 8007fd6:	2118      	movs	r1, #24
 8007fd8:	1852      	adds	r2, r2, r1
 8007fda:	19d2      	adds	r2, r2, r7
 8007fdc:	8812      	ldrh	r2, [r2, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d8cb      	bhi.n	8007f7a <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8007fe2:	4b1b      	ldr	r3, [pc, #108]	; (8008050 <astronode_send_cmd_rr+0x2d4>)
 8007fe4:	0018      	movs	r0, r3
 8007fe6:	f7fa fffd 	bl	8002fe4 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8007fea:	2350      	movs	r3, #80	; 0x50
 8007fec:	2218      	movs	r2, #24
 8007fee:	189b      	adds	r3, r3, r2
 8007ff0:	19db      	adds	r3, r3, r7
 8007ff2:	1d5a      	adds	r2, r3, #5
 8007ff4:	4917      	ldr	r1, [pc, #92]	; (8008054 <astronode_send_cmd_rr+0x2d8>)
 8007ff6:	24f0      	movs	r4, #240	; 0xf0
 8007ff8:	0064      	lsls	r4, r4, #1
 8007ffa:	2318      	movs	r3, #24
 8007ffc:	18e3      	adds	r3, r4, r3
 8007ffe:	19db      	adds	r3, r3, r7
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	0018      	movs	r0, r3
 8008004:	f001 f912 	bl	800922c <sprintf>
            send_debug_logs(command_content);
 8008008:	2318      	movs	r3, #24
 800800a:	18e3      	adds	r3, r4, r3
 800800c:	19db      	adds	r3, r3, r7
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	0018      	movs	r0, r3
 8008012:	f7fa ffe7 	bl	8002fe4 <send_debug_logs>
 8008016:	46b5      	mov	sp, r6
 8008018:	e005      	b.n	8008026 <astronode_send_cmd_rr+0x2aa>
                return;
 800801a:	46b5      	mov	sp, r6
 800801c:	e003      	b.n	8008026 <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 800801e:	4b0e      	ldr	r3, [pc, #56]	; (8008058 <astronode_send_cmd_rr+0x2dc>)
 8008020:	0018      	movs	r0, r3
 8008022:	f7fa ffdf 	bl	8002fe4 <send_debug_logs>
        }
    }
}
 8008026:	46bd      	mov	sp, r7
 8008028:	2383      	movs	r3, #131	; 0x83
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	449d      	add	sp, r3
 800802e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008030:	fffffdf4 	.word	0xfffffdf4
 8008034:	fffffe60 	.word	0xfffffe60
 8008038:	0800ee24 	.word	0x0800ee24
 800803c:	0800ee40 	.word	0x0800ee40
 8008040:	0800ee90 	.word	0x0800ee90
 8008044:	0800e4d0 	.word	0x0800e4d0
 8008048:	0800f98c 	.word	0x0800f98c
 800804c:	0800eea4 	.word	0x0800eea4
 8008050:	0800eed0 	.word	0x0800eed0
 8008054:	0800eee8 	.word	0x0800eee8
 8008058:	0800eeec 	.word	0x0800eeec

0800805c <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 800805c:	b580      	push	{r7, lr}
 800805e:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008060:	4b02      	ldr	r3, [pc, #8]	; (800806c <is_sak_available+0x10>)
 8008062:	781b      	ldrb	r3, [r3, #0]
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	46c0      	nop			; (mov r8, r8)
 800806c:	20000ae8 	.word	0x20000ae8

08008070 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008074:	4b02      	ldr	r3, [pc, #8]	; (8008080 <is_astronode_reset+0x10>)
 8008076:	781b      	ldrb	r3, [r3, #0]
}
 8008078:	0018      	movs	r0, r3
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	20000ae9 	.word	0x20000ae9

08008084 <is_command_available>:

bool is_command_available()
{
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008088:	4b02      	ldr	r3, [pc, #8]	; (8008094 <is_command_available+0x10>)
 800808a:	781b      	ldrb	r3, [r3, #0]
}
 800808c:	0018      	movs	r0, r3
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	46c0      	nop			; (mov r8, r8)
 8008094:	20000aea 	.word	0x20000aea

08008098 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	0002      	movs	r2, r0
 80080a0:	6039      	str	r1, [r7, #0]
 80080a2:	1dfb      	adds	r3, r7, #7
 80080a4:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80080a6:	1dfb      	adds	r3, r7, #7
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b2f      	cmp	r3, #47	; 0x2f
 80080ac:	d90b      	bls.n	80080c6 <ascii_to_value+0x2e>
 80080ae:	1dfb      	adds	r3, r7, #7
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	2b39      	cmp	r3, #57	; 0x39
 80080b4:	d807      	bhi.n	80080c6 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80080b6:	1dfb      	adds	r3, r7, #7
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	3b30      	subs	r3, #48	; 0x30
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	701a      	strb	r2, [r3, #0]
        return true;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e010      	b.n	80080e8 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80080c6:	1dfb      	adds	r3, r7, #7
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	2b40      	cmp	r3, #64	; 0x40
 80080cc:	d90b      	bls.n	80080e6 <ascii_to_value+0x4e>
 80080ce:	1dfb      	adds	r3, r7, #7
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	2b46      	cmp	r3, #70	; 0x46
 80080d4:	d807      	bhi.n	80080e6 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80080d6:	1dfb      	adds	r3, r7, #7
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	3b37      	subs	r3, #55	; 0x37
 80080dc:	b2da      	uxtb	r2, r3
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	701a      	strb	r2, [r3, #0]
        return true;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e000      	b.n	80080e8 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80080e6:	2300      	movs	r3, #0
    }
}
 80080e8:	0018      	movs	r0, r3
 80080ea:	46bd      	mov	sp, r7
 80080ec:	b002      	add	sp, #8
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 80080f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 80080fa:	250e      	movs	r5, #14
 80080fc:	197b      	adds	r3, r7, r5
 80080fe:	2200      	movs	r2, #0
 8008100:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008102:	197b      	adds	r3, r7, r5
 8008104:	881b      	ldrh	r3, [r3, #0]
 8008106:	197a      	adds	r2, r7, r5
 8008108:	1c59      	adds	r1, r3, #1
 800810a:	8011      	strh	r1, [r2, #0]
 800810c:	001a      	movs	r2, r3
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	189b      	adds	r3, r3, r2
 8008112:	2202      	movs	r2, #2
 8008114:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	260a      	movs	r6, #10
 800811a:	19bc      	adds	r4, r7, r6
 800811c:	4a44      	ldr	r2, [pc, #272]	; (8008230 <astronode_create_request_transport+0x140>)
 800811e:	2101      	movs	r1, #1
 8008120:	0018      	movs	r0, r3
 8008122:	f000 fa7d 	bl	8008620 <calculate_crc>
 8008126:	0003      	movs	r3, r0
 8008128:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	1c58      	adds	r0, r3, #1
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	22c4      	movs	r2, #196	; 0xc4
 8008132:	5a99      	ldrh	r1, [r3, r2]
 8008134:	19bc      	adds	r4, r7, r6
 8008136:	19bb      	adds	r3, r7, r6
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	001a      	movs	r2, r3
 800813c:	f000 fa70 	bl	8008620 <calculate_crc>
 8008140:	0003      	movs	r3, r0
 8008142:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008144:	19bb      	adds	r3, r7, r6
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	021b      	lsls	r3, r3, #8
 800814a:	b21a      	sxth	r2, r3
 800814c:	0031      	movs	r1, r6
 800814e:	19bb      	adds	r3, r7, r6
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	0a1b      	lsrs	r3, r3, #8
 8008154:	b29b      	uxth	r3, r3
 8008156:	b21b      	sxth	r3, r3
 8008158:	4313      	orrs	r3, r2
 800815a:	b21a      	sxth	r2, r3
 800815c:	187b      	adds	r3, r7, r1
 800815e:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	7818      	ldrb	r0, [r3, #0]
 8008164:	197b      	adds	r3, r7, r5
 8008166:	881b      	ldrh	r3, [r3, #0]
 8008168:	683a      	ldr	r2, [r7, #0]
 800816a:	18d3      	adds	r3, r2, r3
 800816c:	0019      	movs	r1, r3
 800816e:	f000 fbeb 	bl	8008948 <uint8_to_ascii_buffer>
    index += 2;
 8008172:	197b      	adds	r3, r7, r5
 8008174:	197a      	adds	r2, r7, r5
 8008176:	8812      	ldrh	r2, [r2, #0]
 8008178:	3202      	adds	r2, #2
 800817a:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800817c:	230c      	movs	r3, #12
 800817e:	18fb      	adds	r3, r7, r3
 8008180:	2200      	movs	r2, #0
 8008182:	801a      	strh	r2, [r3, #0]
 8008184:	e017      	b.n	80081b6 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008186:	240c      	movs	r4, #12
 8008188:	193b      	adds	r3, r7, r4
 800818a:	881b      	ldrh	r3, [r3, #0]
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	18d3      	adds	r3, r2, r3
 8008190:	7858      	ldrb	r0, [r3, #1]
 8008192:	250e      	movs	r5, #14
 8008194:	197b      	adds	r3, r7, r5
 8008196:	881b      	ldrh	r3, [r3, #0]
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	18d3      	adds	r3, r2, r3
 800819c:	0019      	movs	r1, r3
 800819e:	f000 fbd3 	bl	8008948 <uint8_to_ascii_buffer>
        index += 2;
 80081a2:	197b      	adds	r3, r7, r5
 80081a4:	197a      	adds	r2, r7, r5
 80081a6:	8812      	ldrh	r2, [r2, #0]
 80081a8:	3202      	adds	r2, #2
 80081aa:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80081ac:	193b      	adds	r3, r7, r4
 80081ae:	881a      	ldrh	r2, [r3, #0]
 80081b0:	193b      	adds	r3, r7, r4
 80081b2:	3201      	adds	r2, #1
 80081b4:	801a      	strh	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	22c4      	movs	r2, #196	; 0xc4
 80081ba:	5a9b      	ldrh	r3, [r3, r2]
 80081bc:	220c      	movs	r2, #12
 80081be:	18ba      	adds	r2, r7, r2
 80081c0:	8812      	ldrh	r2, [r2, #0]
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d3df      	bcc.n	8008186 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 80081c6:	250a      	movs	r5, #10
 80081c8:	197b      	adds	r3, r7, r5
 80081ca:	881b      	ldrh	r3, [r3, #0]
 80081cc:	0a1b      	lsrs	r3, r3, #8
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	b2d8      	uxtb	r0, r3
 80081d2:	240e      	movs	r4, #14
 80081d4:	193b      	adds	r3, r7, r4
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	683a      	ldr	r2, [r7, #0]
 80081da:	18d3      	adds	r3, r2, r3
 80081dc:	0019      	movs	r1, r3
 80081de:	f000 fbb3 	bl	8008948 <uint8_to_ascii_buffer>
    index += 2;
 80081e2:	0021      	movs	r1, r4
 80081e4:	187b      	adds	r3, r7, r1
 80081e6:	187a      	adds	r2, r7, r1
 80081e8:	8812      	ldrh	r2, [r2, #0]
 80081ea:	3202      	adds	r2, #2
 80081ec:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 80081ee:	197b      	adds	r3, r7, r5
 80081f0:	881b      	ldrh	r3, [r3, #0]
 80081f2:	b2d8      	uxtb	r0, r3
 80081f4:	000c      	movs	r4, r1
 80081f6:	187b      	adds	r3, r7, r1
 80081f8:	881b      	ldrh	r3, [r3, #0]
 80081fa:	683a      	ldr	r2, [r7, #0]
 80081fc:	18d3      	adds	r3, r2, r3
 80081fe:	0019      	movs	r1, r3
 8008200:	f000 fba2 	bl	8008948 <uint8_to_ascii_buffer>
    index += 2;
 8008204:	0020      	movs	r0, r4
 8008206:	183b      	adds	r3, r7, r0
 8008208:	183a      	adds	r2, r7, r0
 800820a:	8812      	ldrh	r2, [r2, #0]
 800820c:	3202      	adds	r2, #2
 800820e:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008210:	183b      	adds	r3, r7, r0
 8008212:	881b      	ldrh	r3, [r3, #0]
 8008214:	183a      	adds	r2, r7, r0
 8008216:	1c59      	adds	r1, r3, #1
 8008218:	8011      	strh	r1, [r2, #0]
 800821a:	001a      	movs	r2, r3
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	189b      	adds	r3, r3, r2
 8008220:	2203      	movs	r2, #3
 8008222:	701a      	strb	r2, [r3, #0]

    return index;
 8008224:	183b      	adds	r3, r7, r0
 8008226:	881b      	ldrh	r3, [r3, #0]
}
 8008228:	0018      	movs	r0, r3
 800822a:	46bd      	mov	sp, r7
 800822c:	b005      	add	sp, #20
 800822e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008230:	0000ffff 	.word	0x0000ffff

08008234 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008236:	b089      	sub	sp, #36	; 0x24
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	607a      	str	r2, [r7, #4]
 800823e:	230a      	movs	r3, #10
 8008240:	18fb      	adds	r3, r7, r3
 8008242:	1c0a      	adds	r2, r1, #0
 8008244:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	2b02      	cmp	r3, #2
 800824c:	d005      	beq.n	800825a <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800824e:	4bbd      	ldr	r3, [pc, #756]	; (8008544 <astronode_decode_answer_transport+0x310>)
 8008250:	0018      	movs	r0, r3
 8008252:	f7fa fec7 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 8008256:	2300      	movs	r3, #0
 8008258:	e170      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800825a:	210a      	movs	r1, #10
 800825c:	187b      	adds	r3, r7, r1
 800825e:	881b      	ldrh	r3, [r3, #0]
 8008260:	2201      	movs	r2, #1
 8008262:	4013      	ands	r3, r2
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d103      	bne.n	8008272 <astronode_decode_answer_transport+0x3e>
 800826a:	187b      	adds	r3, r7, r1
 800826c:	881b      	ldrh	r3, [r3, #0]
 800826e:	2b07      	cmp	r3, #7
 8008270:	d805      	bhi.n	800827e <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008272:	4bb5      	ldr	r3, [pc, #724]	; (8008548 <astronode_decode_answer_transport+0x314>)
 8008274:	0018      	movs	r0, r3
 8008276:	f7fa feb5 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 800827a:	2300      	movs	r3, #0
 800827c:	e15e      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800827e:	230a      	movs	r3, #10
 8008280:	18fb      	adds	r3, r7, r3
 8008282:	881b      	ldrh	r3, [r3, #0]
 8008284:	3b08      	subs	r3, #8
 8008286:	2b00      	cmp	r3, #0
 8008288:	da00      	bge.n	800828c <astronode_decode_answer_transport+0x58>
 800828a:	3301      	adds	r3, #1
 800828c:	105b      	asrs	r3, r3, #1
 800828e:	b299      	uxth	r1, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	22c4      	movs	r2, #196	; 0xc4
 8008294:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008296:	230a      	movs	r3, #10
 8008298:	18fb      	adds	r3, r7, r3
 800829a:	881b      	ldrh	r3, [r3, #0]
 800829c:	3b01      	subs	r3, #1
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	18d3      	adds	r3, r2, r3
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	2b03      	cmp	r3, #3
 80082a6:	d005      	beq.n	80082b4 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80082a8:	4ba8      	ldr	r3, [pc, #672]	; (800854c <astronode_decode_answer_transport+0x318>)
 80082aa:	0018      	movs	r0, r3
 80082ac:	f7fa fe9a 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 80082b0:	2300      	movs	r3, #0
 80082b2:	e143      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80082b4:	2117      	movs	r1, #23
 80082b6:	187b      	adds	r3, r7, r1
 80082b8:	2200      	movs	r2, #0
 80082ba:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80082bc:	2416      	movs	r4, #22
 80082be:	193b      	adds	r3, r7, r4
 80082c0:	2200      	movs	r2, #0
 80082c2:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	3301      	adds	r3, #1
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	187a      	adds	r2, r7, r1
 80082cc:	0011      	movs	r1, r2
 80082ce:	0018      	movs	r0, r3
 80082d0:	f7ff fee2 	bl	8008098 <ascii_to_value>
 80082d4:	0003      	movs	r3, r0
 80082d6:	001a      	movs	r2, r3
 80082d8:	2301      	movs	r3, #1
 80082da:	4053      	eors	r3, r2
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d10e      	bne.n	8008300 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	3302      	adds	r3, #2
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	193a      	adds	r2, r7, r4
 80082ea:	0011      	movs	r1, r2
 80082ec:	0018      	movs	r0, r3
 80082ee:	f7ff fed3 	bl	8008098 <ascii_to_value>
 80082f2:	0003      	movs	r3, r0
 80082f4:	001a      	movs	r2, r3
 80082f6:	2301      	movs	r3, #1
 80082f8:	4053      	eors	r3, r2
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d005      	beq.n	800830c <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008300:	4b93      	ldr	r3, [pc, #588]	; (8008550 <astronode_decode_answer_transport+0x31c>)
 8008302:	0018      	movs	r0, r3
 8008304:	f7fa fe6e 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 8008308:	2300      	movs	r3, #0
 800830a:	e117      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800830c:	2317      	movs	r3, #23
 800830e:	18fb      	adds	r3, r7, r3
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	011b      	lsls	r3, r3, #4
 8008314:	b2da      	uxtb	r2, r3
 8008316:	2316      	movs	r3, #22
 8008318:	18fb      	adds	r3, r7, r3
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	18d3      	adds	r3, r2, r3
 800831e:	b2da      	uxtb	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008324:	231e      	movs	r3, #30
 8008326:	18fb      	adds	r3, r7, r3
 8008328:	2203      	movs	r2, #3
 800832a:	801a      	strh	r2, [r3, #0]
 800832c:	231c      	movs	r3, #28
 800832e:	18fb      	adds	r3, r7, r3
 8008330:	2200      	movs	r2, #0
 8008332:	801a      	strh	r2, [r3, #0]
 8008334:	e045      	b.n	80083c2 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008336:	241e      	movs	r4, #30
 8008338:	193b      	adds	r3, r7, r4
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	18d3      	adds	r3, r2, r3
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	2217      	movs	r2, #23
 8008344:	18ba      	adds	r2, r7, r2
 8008346:	0011      	movs	r1, r2
 8008348:	0018      	movs	r0, r3
 800834a:	f7ff fea5 	bl	8008098 <ascii_to_value>
 800834e:	0003      	movs	r3, r0
 8008350:	001a      	movs	r2, r3
 8008352:	2301      	movs	r3, #1
 8008354:	4053      	eors	r3, r2
 8008356:	b2db      	uxtb	r3, r3
 8008358:	2b00      	cmp	r3, #0
 800835a:	d112      	bne.n	8008382 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 800835c:	193b      	adds	r3, r7, r4
 800835e:	881b      	ldrh	r3, [r3, #0]
 8008360:	3301      	adds	r3, #1
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	18d3      	adds	r3, r2, r3
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	2216      	movs	r2, #22
 800836a:	18ba      	adds	r2, r7, r2
 800836c:	0011      	movs	r1, r2
 800836e:	0018      	movs	r0, r3
 8008370:	f7ff fe92 	bl	8008098 <ascii_to_value>
 8008374:	0003      	movs	r3, r0
 8008376:	001a      	movs	r2, r3
 8008378:	2301      	movs	r3, #1
 800837a:	4053      	eors	r3, r2
 800837c:	b2db      	uxtb	r3, r3
 800837e:	2b00      	cmp	r3, #0
 8008380:	d005      	beq.n	800838e <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008382:	4b73      	ldr	r3, [pc, #460]	; (8008550 <astronode_decode_answer_transport+0x31c>)
 8008384:	0018      	movs	r0, r3
 8008386:	f7fa fe2d 	bl	8002fe4 <send_debug_logs>
            return RS_FAILURE;
 800838a:	2300      	movs	r3, #0
 800838c:	e0d6      	b.n	800853c <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 800838e:	2317      	movs	r3, #23
 8008390:	18fb      	adds	r3, r7, r3
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	011b      	lsls	r3, r3, #4
 8008396:	b2d9      	uxtb	r1, r3
 8008398:	2316      	movs	r3, #22
 800839a:	18fb      	adds	r3, r7, r3
 800839c:	781a      	ldrb	r2, [r3, #0]
 800839e:	201c      	movs	r0, #28
 80083a0:	183b      	adds	r3, r7, r0
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	1838      	adds	r0, r7, r0
 80083a6:	1c5c      	adds	r4, r3, #1
 80083a8:	8004      	strh	r4, [r0, #0]
 80083aa:	0018      	movs	r0, r3
 80083ac:	188b      	adds	r3, r1, r2
 80083ae:	b2da      	uxtb	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	181b      	adds	r3, r3, r0
 80083b4:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80083b6:	221e      	movs	r2, #30
 80083b8:	18bb      	adds	r3, r7, r2
 80083ba:	18ba      	adds	r2, r7, r2
 80083bc:	8812      	ldrh	r2, [r2, #0]
 80083be:	3202      	adds	r2, #2
 80083c0:	801a      	strh	r2, [r3, #0]
 80083c2:	231e      	movs	r3, #30
 80083c4:	18fb      	adds	r3, r7, r3
 80083c6:	881a      	ldrh	r2, [r3, #0]
 80083c8:	260a      	movs	r6, #10
 80083ca:	19bb      	adds	r3, r7, r6
 80083cc:	881b      	ldrh	r3, [r3, #0]
 80083ce:	3b05      	subs	r3, #5
 80083d0:	429a      	cmp	r2, r3
 80083d2:	dbb0      	blt.n	8008336 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	251a      	movs	r5, #26
 80083d8:	197c      	adds	r4, r7, r5
 80083da:	4a5e      	ldr	r2, [pc, #376]	; (8008554 <astronode_decode_answer_transport+0x320>)
 80083dc:	2101      	movs	r1, #1
 80083de:	0018      	movs	r0, r3
 80083e0:	f000 f91e 	bl	8008620 <calculate_crc>
 80083e4:	0003      	movs	r3, r0
 80083e6:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	1c58      	adds	r0, r3, #1
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	22c4      	movs	r2, #196	; 0xc4
 80083f0:	5a99      	ldrh	r1, [r3, r2]
 80083f2:	197c      	adds	r4, r7, r5
 80083f4:	197b      	adds	r3, r7, r5
 80083f6:	881b      	ldrh	r3, [r3, #0]
 80083f8:	001a      	movs	r2, r3
 80083fa:	f000 f911 	bl	8008620 <calculate_crc>
 80083fe:	0003      	movs	r3, r0
 8008400:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008402:	197b      	adds	r3, r7, r5
 8008404:	881b      	ldrh	r3, [r3, #0]
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	b21a      	sxth	r2, r3
 800840a:	0029      	movs	r1, r5
 800840c:	197b      	adds	r3, r7, r5
 800840e:	881b      	ldrh	r3, [r3, #0]
 8008410:	0a1b      	lsrs	r3, r3, #8
 8008412:	b29b      	uxth	r3, r3
 8008414:	b21b      	sxth	r3, r3
 8008416:	4313      	orrs	r3, r2
 8008418:	b21a      	sxth	r2, r3
 800841a:	187b      	adds	r3, r7, r1
 800841c:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800841e:	19bb      	adds	r3, r7, r6
 8008420:	881b      	ldrh	r3, [r3, #0]
 8008422:	3b05      	subs	r3, #5
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	18d3      	adds	r3, r2, r3
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	2217      	movs	r2, #23
 800842c:	18ba      	adds	r2, r7, r2
 800842e:	0011      	movs	r1, r2
 8008430:	0018      	movs	r0, r3
 8008432:	f7ff fe31 	bl	8008098 <ascii_to_value>
 8008436:	0003      	movs	r3, r0
 8008438:	001a      	movs	r2, r3
 800843a:	2301      	movs	r3, #1
 800843c:	4053      	eors	r3, r2
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b00      	cmp	r3, #0
 8008442:	d112      	bne.n	800846a <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008444:	19bb      	adds	r3, r7, r6
 8008446:	881b      	ldrh	r3, [r3, #0]
 8008448:	3b04      	subs	r3, #4
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	18d3      	adds	r3, r2, r3
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	2216      	movs	r2, #22
 8008452:	18ba      	adds	r2, r7, r2
 8008454:	0011      	movs	r1, r2
 8008456:	0018      	movs	r0, r3
 8008458:	f7ff fe1e 	bl	8008098 <ascii_to_value>
 800845c:	0003      	movs	r3, r0
 800845e:	001a      	movs	r2, r3
 8008460:	2301      	movs	r3, #1
 8008462:	4053      	eors	r3, r2
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b00      	cmp	r3, #0
 8008468:	d005      	beq.n	8008476 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800846a:	4b39      	ldr	r3, [pc, #228]	; (8008550 <astronode_decode_answer_transport+0x31c>)
 800846c:	0018      	movs	r0, r3
 800846e:	f7fa fdb9 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 8008472:	2300      	movs	r3, #0
 8008474:	e062      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008476:	2017      	movs	r0, #23
 8008478:	183b      	adds	r3, r7, r0
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	b29b      	uxth	r3, r3
 800847e:	031b      	lsls	r3, r3, #12
 8008480:	b299      	uxth	r1, r3
 8008482:	2416      	movs	r4, #22
 8008484:	193b      	adds	r3, r7, r4
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	b29b      	uxth	r3, r3
 800848a:	021b      	lsls	r3, r3, #8
 800848c:	b29a      	uxth	r2, r3
 800848e:	2318      	movs	r3, #24
 8008490:	18fb      	adds	r3, r7, r3
 8008492:	188a      	adds	r2, r1, r2
 8008494:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008496:	250a      	movs	r5, #10
 8008498:	197b      	adds	r3, r7, r5
 800849a:	881b      	ldrh	r3, [r3, #0]
 800849c:	3b03      	subs	r3, #3
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	18d3      	adds	r3, r2, r3
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	183a      	adds	r2, r7, r0
 80084a6:	0011      	movs	r1, r2
 80084a8:	0018      	movs	r0, r3
 80084aa:	f7ff fdf5 	bl	8008098 <ascii_to_value>
 80084ae:	0003      	movs	r3, r0
 80084b0:	001a      	movs	r2, r3
 80084b2:	2301      	movs	r3, #1
 80084b4:	4053      	eors	r3, r2
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d111      	bne.n	80084e0 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80084bc:	197b      	adds	r3, r7, r5
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	3b02      	subs	r3, #2
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	18d3      	adds	r3, r2, r3
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	193a      	adds	r2, r7, r4
 80084ca:	0011      	movs	r1, r2
 80084cc:	0018      	movs	r0, r3
 80084ce:	f7ff fde3 	bl	8008098 <ascii_to_value>
 80084d2:	0003      	movs	r3, r0
 80084d4:	001a      	movs	r2, r3
 80084d6:	2301      	movs	r3, #1
 80084d8:	4053      	eors	r3, r2
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d005      	beq.n	80084ec <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80084e0:	4b1b      	ldr	r3, [pc, #108]	; (8008550 <astronode_decode_answer_transport+0x31c>)
 80084e2:	0018      	movs	r0, r3
 80084e4:	f7fa fd7e 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 80084e8:	2300      	movs	r3, #0
 80084ea:	e027      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 80084ec:	2317      	movs	r3, #23
 80084ee:	18fb      	adds	r3, r7, r3
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	011b      	lsls	r3, r3, #4
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	2316      	movs	r3, #22
 80084fa:	18fb      	adds	r3, r7, r3
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	b29b      	uxth	r3, r3
 8008500:	18d3      	adds	r3, r2, r3
 8008502:	b299      	uxth	r1, r3
 8008504:	2018      	movs	r0, #24
 8008506:	183b      	adds	r3, r7, r0
 8008508:	183a      	adds	r2, r7, r0
 800850a:	8812      	ldrh	r2, [r2, #0]
 800850c:	188a      	adds	r2, r1, r2
 800850e:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008510:	183a      	adds	r2, r7, r0
 8008512:	231a      	movs	r3, #26
 8008514:	18fb      	adds	r3, r7, r3
 8008516:	8812      	ldrh	r2, [r2, #0]
 8008518:	881b      	ldrh	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d005      	beq.n	800852a <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800851e:	4b0e      	ldr	r3, [pc, #56]	; (8008558 <astronode_decode_answer_transport+0x324>)
 8008520:	0018      	movs	r0, r3
 8008522:	f7fa fd5f 	bl	8002fe4 <send_debug_logs>
        return RS_FAILURE;
 8008526:	2300      	movs	r3, #0
 8008528:	e008      	b.n	800853c <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	2bff      	cmp	r3, #255	; 0xff
 8008530:	d103      	bne.n	800853a <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	0018      	movs	r0, r3
 8008536:	f000 f8c3 	bl	80086c0 <check_for_error>
    }

    return RS_SUCCESS;
 800853a:	2301      	movs	r3, #1
}
 800853c:	0018      	movs	r0, r3
 800853e:	46bd      	mov	sp, r7
 8008540:	b009      	add	sp, #36	; 0x24
 8008542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008544:	0800ef7c 	.word	0x0800ef7c
 8008548:	0800efcc 	.word	0x0800efcc
 800854c:	0800f01c 	.word	0x0800f01c
 8008550:	0800f06c 	.word	0x0800f06c
 8008554:	0000ffff 	.word	0x0000ffff
 8008558:	0800f0b8 	.word	0x0800f0b8

0800855c <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 800855c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855e:	4c2b      	ldr	r4, [pc, #172]	; (800860c <astronode_transport_send_receive+0xb0>)
 8008560:	44a5      	add	sp, r4
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
 8008566:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008568:	4b29      	ldr	r3, [pc, #164]	; (8008610 <astronode_transport_send_receive+0xb4>)
 800856a:	25ca      	movs	r5, #202	; 0xca
 800856c:	00ad      	lsls	r5, r5, #2
 800856e:	195b      	adds	r3, r3, r5
 8008570:	19db      	adds	r3, r3, r7
 8008572:	2200      	movs	r2, #0
 8008574:	601a      	str	r2, [r3, #0]
 8008576:	3304      	adds	r3, #4
 8008578:	22c4      	movs	r2, #196	; 0xc4
 800857a:	0052      	lsls	r2, r2, #1
 800857c:	2100      	movs	r1, #0
 800857e:	0018      	movs	r0, r3
 8008580:	f000 fec0 	bl	8009304 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008584:	4b23      	ldr	r3, [pc, #140]	; (8008614 <astronode_transport_send_receive+0xb8>)
 8008586:	195b      	adds	r3, r3, r5
 8008588:	19db      	adds	r3, r3, r7
 800858a:	2200      	movs	r2, #0
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	3304      	adds	r3, #4
 8008590:	22c4      	movs	r2, #196	; 0xc4
 8008592:	0052      	lsls	r2, r2, #1
 8008594:	2100      	movs	r1, #0
 8008596:	0018      	movs	r0, r3
 8008598:	f000 feb4 	bl	8009304 <memset>
    uint16_t answer_length =  0;
 800859c:	4b1e      	ldr	r3, [pc, #120]	; (8008618 <astronode_transport_send_receive+0xbc>)
 800859e:	195b      	adds	r3, r3, r5
 80085a0:	19db      	adds	r3, r3, r7
 80085a2:	2200      	movs	r2, #0
 80085a4:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80085a6:	4e1d      	ldr	r6, [pc, #116]	; (800861c <astronode_transport_send_receive+0xc0>)
 80085a8:	19bc      	adds	r4, r7, r6
 80085aa:	23cc      	movs	r3, #204	; 0xcc
 80085ac:	005b      	lsls	r3, r3, #1
 80085ae:	18fa      	adds	r2, r7, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	0011      	movs	r1, r2
 80085b4:	0018      	movs	r0, r3
 80085b6:	f7ff fd9b 	bl	80080f0 <astronode_create_request_transport>
 80085ba:	0003      	movs	r3, r0
 80085bc:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80085be:	19bb      	adds	r3, r7, r6
 80085c0:	881a      	ldrh	r2, [r3, #0]
 80085c2:	23cc      	movs	r3, #204	; 0xcc
 80085c4:	005b      	lsls	r3, r3, #1
 80085c6:	18fb      	adds	r3, r7, r3
 80085c8:	0011      	movs	r1, r2
 80085ca:	0018      	movs	r0, r3
 80085cc:	f7fa fd54 	bl	8003078 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80085d0:	230a      	movs	r3, #10
 80085d2:	18fa      	adds	r2, r7, r3
 80085d4:	240c      	movs	r4, #12
 80085d6:	193b      	adds	r3, r7, r4
 80085d8:	0011      	movs	r1, r2
 80085da:	0018      	movs	r0, r3
 80085dc:	f000 f92c 	bl	8008838 <receive_astronode_answer>
 80085e0:	0003      	movs	r3, r0
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d10a      	bne.n	80085fc <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 80085e6:	4b0c      	ldr	r3, [pc, #48]	; (8008618 <astronode_transport_send_receive+0xbc>)
 80085e8:	195b      	adds	r3, r3, r5
 80085ea:	19db      	adds	r3, r3, r7
 80085ec:	8819      	ldrh	r1, [r3, #0]
 80085ee:	683a      	ldr	r2, [r7, #0]
 80085f0:	193b      	adds	r3, r7, r4
 80085f2:	0018      	movs	r0, r3
 80085f4:	f7ff fe1e 	bl	8008234 <astronode_decode_answer_transport>
 80085f8:	0003      	movs	r3, r0
 80085fa:	e000      	b.n	80085fe <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 80085fc:	2300      	movs	r3, #0
    }
}
 80085fe:	0018      	movs	r0, r3
 8008600:	46bd      	mov	sp, r7
 8008602:	23cb      	movs	r3, #203	; 0xcb
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	449d      	add	sp, r3
 8008608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800860a:	46c0      	nop			; (mov r8, r8)
 800860c:	fffffcd4 	.word	0xfffffcd4
 8008610:	fffffe70 	.word	0xfffffe70
 8008614:	fffffce4 	.word	0xfffffce4
 8008618:	fffffce2 	.word	0xfffffce2
 800861c:	00000326 	.word	0x00000326

08008620 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008620:	b590      	push	{r4, r7, lr}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	0008      	movs	r0, r1
 800862a:	0011      	movs	r1, r2
 800862c:	1cbb      	adds	r3, r7, #2
 800862e:	1c02      	adds	r2, r0, #0
 8008630:	801a      	strh	r2, [r3, #0]
 8008632:	003b      	movs	r3, r7
 8008634:	1c0a      	adds	r2, r1, #0
 8008636:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008638:	230e      	movs	r3, #14
 800863a:	18fb      	adds	r3, r7, r3
 800863c:	003a      	movs	r2, r7
 800863e:	8812      	ldrh	r2, [r2, #0]
 8008640:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008642:	e02e      	b.n	80086a2 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008644:	240e      	movs	r4, #14
 8008646:	193b      	adds	r3, r7, r4
 8008648:	881b      	ldrh	r3, [r3, #0]
 800864a:	0a1b      	lsrs	r3, r3, #8
 800864c:	b299      	uxth	r1, r3
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	1c5a      	adds	r2, r3, #1
 8008652:	607a      	str	r2, [r7, #4]
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	b29a      	uxth	r2, r3
 8008658:	200c      	movs	r0, #12
 800865a:	183b      	adds	r3, r7, r0
 800865c:	404a      	eors	r2, r1
 800865e:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8008660:	183b      	adds	r3, r7, r0
 8008662:	881b      	ldrh	r3, [r3, #0]
 8008664:	091b      	lsrs	r3, r3, #4
 8008666:	b299      	uxth	r1, r3
 8008668:	183b      	adds	r3, r7, r0
 800866a:	183a      	adds	r2, r7, r0
 800866c:	8812      	ldrh	r2, [r2, #0]
 800866e:	404a      	eors	r2, r1
 8008670:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8008672:	0021      	movs	r1, r4
 8008674:	187b      	adds	r3, r7, r1
 8008676:	881b      	ldrh	r3, [r3, #0]
 8008678:	021b      	lsls	r3, r3, #8
 800867a:	b21a      	sxth	r2, r3
 800867c:	183b      	adds	r3, r7, r0
 800867e:	881b      	ldrh	r3, [r3, #0]
 8008680:	031b      	lsls	r3, r3, #12
 8008682:	b21b      	sxth	r3, r3
 8008684:	4053      	eors	r3, r2
 8008686:	b21a      	sxth	r2, r3
 8008688:	183b      	adds	r3, r7, r0
 800868a:	881b      	ldrh	r3, [r3, #0]
 800868c:	015b      	lsls	r3, r3, #5
 800868e:	b21b      	sxth	r3, r3
 8008690:	4053      	eors	r3, r2
 8008692:	b21a      	sxth	r2, r3
 8008694:	183b      	adds	r3, r7, r0
 8008696:	2000      	movs	r0, #0
 8008698:	5e1b      	ldrsh	r3, [r3, r0]
 800869a:	4053      	eors	r3, r2
 800869c:	b21a      	sxth	r2, r3
 800869e:	187b      	adds	r3, r7, r1
 80086a0:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80086a2:	1cbb      	adds	r3, r7, #2
 80086a4:	881b      	ldrh	r3, [r3, #0]
 80086a6:	1cba      	adds	r2, r7, #2
 80086a8:	1e59      	subs	r1, r3, #1
 80086aa:	8011      	strh	r1, [r2, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1c9      	bne.n	8008644 <calculate_crc+0x24>
    }
    return crc;
 80086b0:	230e      	movs	r3, #14
 80086b2:	18fb      	adds	r3, r7, r3
 80086b4:	881b      	ldrh	r3, [r3, #0]
}
 80086b6:	0018      	movs	r0, r3
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b005      	add	sp, #20
 80086bc:	bd90      	pop	{r4, r7, pc}
	...

080086c0 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	785b      	ldrb	r3, [r3, #1]
 80086cc:	b299      	uxth	r1, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	789b      	ldrb	r3, [r3, #2]
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	021b      	lsls	r3, r3, #8
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	200e      	movs	r0, #14
 80086da:	183b      	adds	r3, r7, r0
 80086dc:	188a      	adds	r2, r1, r2
 80086de:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 80086e0:	183b      	adds	r3, r7, r0
 80086e2:	881b      	ldrh	r3, [r3, #0]
 80086e4:	4a40      	ldr	r2, [pc, #256]	; (80087e8 <check_for_error+0x128>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d100      	bne.n	80086ec <check_for_error+0x2c>
 80086ea:	e06f      	b.n	80087cc <check_for_error+0x10c>
 80086ec:	4a3e      	ldr	r2, [pc, #248]	; (80087e8 <check_for_error+0x128>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	dd00      	ble.n	80086f4 <check_for_error+0x34>
 80086f2:	e070      	b.n	80087d6 <check_for_error+0x116>
 80086f4:	4a3d      	ldr	r2, [pc, #244]	; (80087ec <check_for_error+0x12c>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d100      	bne.n	80086fc <check_for_error+0x3c>
 80086fa:	e062      	b.n	80087c2 <check_for_error+0x102>
 80086fc:	4a3b      	ldr	r2, [pc, #236]	; (80087ec <check_for_error+0x12c>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	dd00      	ble.n	8008704 <check_for_error+0x44>
 8008702:	e068      	b.n	80087d6 <check_for_error+0x116>
 8008704:	4a3a      	ldr	r2, [pc, #232]	; (80087f0 <check_for_error+0x130>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d056      	beq.n	80087b8 <check_for_error+0xf8>
 800870a:	4a39      	ldr	r2, [pc, #228]	; (80087f0 <check_for_error+0x130>)
 800870c:	4293      	cmp	r3, r2
 800870e:	dd00      	ble.n	8008712 <check_for_error+0x52>
 8008710:	e061      	b.n	80087d6 <check_for_error+0x116>
 8008712:	4a38      	ldr	r2, [pc, #224]	; (80087f4 <check_for_error+0x134>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d04a      	beq.n	80087ae <check_for_error+0xee>
 8008718:	4a36      	ldr	r2, [pc, #216]	; (80087f4 <check_for_error+0x134>)
 800871a:	4293      	cmp	r3, r2
 800871c:	dc5b      	bgt.n	80087d6 <check_for_error+0x116>
 800871e:	4a36      	ldr	r2, [pc, #216]	; (80087f8 <check_for_error+0x138>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d03f      	beq.n	80087a4 <check_for_error+0xe4>
 8008724:	4a34      	ldr	r2, [pc, #208]	; (80087f8 <check_for_error+0x138>)
 8008726:	4293      	cmp	r3, r2
 8008728:	dc55      	bgt.n	80087d6 <check_for_error+0x116>
 800872a:	4a34      	ldr	r2, [pc, #208]	; (80087fc <check_for_error+0x13c>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d034      	beq.n	800879a <check_for_error+0xda>
 8008730:	4a32      	ldr	r2, [pc, #200]	; (80087fc <check_for_error+0x13c>)
 8008732:	4293      	cmp	r3, r2
 8008734:	dc4f      	bgt.n	80087d6 <check_for_error+0x116>
 8008736:	4a32      	ldr	r2, [pc, #200]	; (8008800 <check_for_error+0x140>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d029      	beq.n	8008790 <check_for_error+0xd0>
 800873c:	4a30      	ldr	r2, [pc, #192]	; (8008800 <check_for_error+0x140>)
 800873e:	4293      	cmp	r3, r2
 8008740:	dc49      	bgt.n	80087d6 <check_for_error+0x116>
 8008742:	4a30      	ldr	r2, [pc, #192]	; (8008804 <check_for_error+0x144>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d01e      	beq.n	8008786 <check_for_error+0xc6>
 8008748:	4a2e      	ldr	r2, [pc, #184]	; (8008804 <check_for_error+0x144>)
 800874a:	4293      	cmp	r3, r2
 800874c:	dc43      	bgt.n	80087d6 <check_for_error+0x116>
 800874e:	2222      	movs	r2, #34	; 0x22
 8008750:	32ff      	adds	r2, #255	; 0xff
 8008752:	4293      	cmp	r3, r2
 8008754:	d012      	beq.n	800877c <check_for_error+0xbc>
 8008756:	2291      	movs	r2, #145	; 0x91
 8008758:	0052      	lsls	r2, r2, #1
 800875a:	4293      	cmp	r3, r2
 800875c:	da3b      	bge.n	80087d6 <check_for_error+0x116>
 800875e:	2b01      	cmp	r3, #1
 8008760:	d002      	beq.n	8008768 <check_for_error+0xa8>
 8008762:	2b11      	cmp	r3, #17
 8008764:	d005      	beq.n	8008772 <check_for_error+0xb2>
 8008766:	e036      	b.n	80087d6 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8008768:	4b27      	ldr	r3, [pc, #156]	; (8008808 <check_for_error+0x148>)
 800876a:	0018      	movs	r0, r3
 800876c:	f7fa fc3a 	bl	8002fe4 <send_debug_logs>
            break;
 8008770:	e036      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8008772:	4b26      	ldr	r3, [pc, #152]	; (800880c <check_for_error+0x14c>)
 8008774:	0018      	movs	r0, r3
 8008776:	f7fa fc35 	bl	8002fe4 <send_debug_logs>
            break;
 800877a:	e031      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 800877c:	4b24      	ldr	r3, [pc, #144]	; (8008810 <check_for_error+0x150>)
 800877e:	0018      	movs	r0, r3
 8008780:	f7fa fc30 	bl	8002fe4 <send_debug_logs>
            break;
 8008784:	e02c      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8008786:	4b23      	ldr	r3, [pc, #140]	; (8008814 <check_for_error+0x154>)
 8008788:	0018      	movs	r0, r3
 800878a:	f7fa fc2b 	bl	8002fe4 <send_debug_logs>
            break;
 800878e:	e027      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8008790:	4b21      	ldr	r3, [pc, #132]	; (8008818 <check_for_error+0x158>)
 8008792:	0018      	movs	r0, r3
 8008794:	f7fa fc26 	bl	8002fe4 <send_debug_logs>
            break;
 8008798:	e022      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 800879a:	4b20      	ldr	r3, [pc, #128]	; (800881c <check_for_error+0x15c>)
 800879c:	0018      	movs	r0, r3
 800879e:	f7fa fc21 	bl	8002fe4 <send_debug_logs>
            break;
 80087a2:	e01d      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80087a4:	4b1e      	ldr	r3, [pc, #120]	; (8008820 <check_for_error+0x160>)
 80087a6:	0018      	movs	r0, r3
 80087a8:	f7fa fc1c 	bl	8002fe4 <send_debug_logs>
            break;
 80087ac:	e018      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80087ae:	4b1d      	ldr	r3, [pc, #116]	; (8008824 <check_for_error+0x164>)
 80087b0:	0018      	movs	r0, r3
 80087b2:	f7fa fc17 	bl	8002fe4 <send_debug_logs>
            break;
 80087b6:	e013      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80087b8:	4b1b      	ldr	r3, [pc, #108]	; (8008828 <check_for_error+0x168>)
 80087ba:	0018      	movs	r0, r3
 80087bc:	f7fa fc12 	bl	8002fe4 <send_debug_logs>
            break;
 80087c0:	e00e      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80087c2:	4b1a      	ldr	r3, [pc, #104]	; (800882c <check_for_error+0x16c>)
 80087c4:	0018      	movs	r0, r3
 80087c6:	f7fa fc0d 	bl	8002fe4 <send_debug_logs>
            break;
 80087ca:	e009      	b.n	80087e0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80087cc:	4b18      	ldr	r3, [pc, #96]	; (8008830 <check_for_error+0x170>)
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7fa fc08 	bl	8002fe4 <send_debug_logs>
            break;
 80087d4:	e004      	b.n	80087e0 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80087d6:	4b17      	ldr	r3, [pc, #92]	; (8008834 <check_for_error+0x174>)
 80087d8:	0018      	movs	r0, r3
 80087da:	f7fa fc03 	bl	8002fe4 <send_debug_logs>
            break;
 80087de:	46c0      	nop			; (mov r8, r8)
    }
}
 80087e0:	46c0      	nop			; (mov r8, r8)
 80087e2:	46bd      	mov	sp, r7
 80087e4:	b004      	add	sp, #16
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	00004601 	.word	0x00004601
 80087ec:	00004501 	.word	0x00004501
 80087f0:	00003501 	.word	0x00003501
 80087f4:	00002601 	.word	0x00002601
 80087f8:	00002511 	.word	0x00002511
 80087fc:	00002501 	.word	0x00002501
 8008800:	00000611 	.word	0x00000611
 8008804:	00000601 	.word	0x00000601
 8008808:	0800f0fc 	.word	0x0800f0fc
 800880c:	0800f148 	.word	0x0800f148
 8008810:	0800f1ac 	.word	0x0800f1ac
 8008814:	0800f1e4 	.word	0x0800f1e4
 8008818:	0800f288 	.word	0x0800f288
 800881c:	0800f2f0 	.word	0x0800f2f0
 8008820:	0800f350 	.word	0x0800f350
 8008824:	0800f3dc 	.word	0x0800f3dc
 8008828:	0800f43c 	.word	0x0800f43c
 800882c:	0800f4e8 	.word	0x0800f4e8
 8008830:	0800f534 	.word	0x0800f534
 8008834:	0800f57c 	.word	0x0800f57c

08008838 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8008838:	b5b0      	push	{r4, r5, r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8008842:	230f      	movs	r3, #15
 8008844:	18fb      	adds	r3, r7, r3
 8008846:	2200      	movs	r2, #0
 8008848:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800884a:	2316      	movs	r3, #22
 800884c:	18fb      	adds	r3, r7, r3
 800884e:	2200      	movs	r2, #0
 8008850:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8008852:	f7fa fc55 	bl	8003100 <get_systick>
 8008856:	0003      	movs	r3, r0
 8008858:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800885a:	2315      	movs	r3, #21
 800885c:	18fb      	adds	r3, r7, r3
 800885e:	2200      	movs	r2, #0
 8008860:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8008862:	e054      	b.n	800890e <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8008864:	4a34      	ldr	r2, [pc, #208]	; (8008938 <receive_astronode_answer+0x100>)
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	0011      	movs	r1, r2
 800886a:	0018      	movs	r0, r3
 800886c:	f7fa fc50 	bl	8003110 <is_systick_timeout_over>
 8008870:	1e03      	subs	r3, r0, #0
 8008872:	d005      	beq.n	8008880 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8008874:	4b31      	ldr	r3, [pc, #196]	; (800893c <receive_astronode_answer+0x104>)
 8008876:	0018      	movs	r0, r3
 8008878:	f7fa fbb4 	bl	8002fe4 <send_debug_logs>
            return RS_FAILURE;
 800887c:	2300      	movs	r3, #0
 800887e:	e057      	b.n	8008930 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8008880:	250f      	movs	r5, #15
 8008882:	197b      	adds	r3, r7, r5
 8008884:	0018      	movs	r0, r3
 8008886:	f7fa fc15 	bl	80030b4 <is_astronode_character_received>
 800888a:	0003      	movs	r3, r0
 800888c:	0019      	movs	r1, r3
 800888e:	2016      	movs	r0, #22
 8008890:	183b      	adds	r3, r7, r0
 8008892:	183a      	adds	r2, r7, r0
 8008894:	8812      	ldrh	r2, [r2, #0]
 8008896:	801a      	strh	r2, [r3, #0]
 8008898:	2415      	movs	r4, #21
 800889a:	193b      	adds	r3, r7, r4
 800889c:	193a      	adds	r2, r7, r4
 800889e:	7812      	ldrb	r2, [r2, #0]
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	2900      	cmp	r1, #0
 80088a4:	d033      	beq.n	800890e <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80088a6:	197b      	adds	r3, r7, r5
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	2b02      	cmp	r3, #2
 80088ac:	d105      	bne.n	80088ba <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80088ae:	193b      	adds	r3, r7, r4
 80088b0:	2200      	movs	r2, #0
 80088b2:	701a      	strb	r2, [r3, #0]
                length = 0;
 80088b4:	183b      	adds	r3, r7, r0
 80088b6:	2200      	movs	r2, #0
 80088b8:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80088ba:	2116      	movs	r1, #22
 80088bc:	187b      	adds	r3, r7, r1
 80088be:	881b      	ldrh	r3, [r3, #0]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	18d3      	adds	r3, r2, r3
 80088c4:	220f      	movs	r2, #15
 80088c6:	18ba      	adds	r2, r7, r2
 80088c8:	7812      	ldrb	r2, [r2, #0]
 80088ca:	701a      	strb	r2, [r3, #0]
            length++;
 80088cc:	187b      	adds	r3, r7, r1
 80088ce:	881a      	ldrh	r2, [r3, #0]
 80088d0:	187b      	adds	r3, r7, r1
 80088d2:	3201      	adds	r2, #1
 80088d4:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80088d6:	187b      	adds	r3, r7, r1
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	2bb2      	cmp	r3, #178	; 0xb2
 80088dc:	d905      	bls.n	80088ea <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80088de:	4b18      	ldr	r3, [pc, #96]	; (8008940 <receive_astronode_answer+0x108>)
 80088e0:	0018      	movs	r0, r3
 80088e2:	f7fa fb7f 	bl	8002fe4 <send_debug_logs>
                return RS_FAILURE;
 80088e6:	2300      	movs	r3, #0
 80088e8:	e022      	b.n	8008930 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 80088ea:	230f      	movs	r3, #15
 80088ec:	18fb      	adds	r3, r7, r3
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	2b03      	cmp	r3, #3
 80088f2:	d10c      	bne.n	800890e <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 80088f4:	2216      	movs	r2, #22
 80088f6:	18bb      	adds	r3, r7, r2
 80088f8:	881b      	ldrh	r3, [r3, #0]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d907      	bls.n	800890e <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	18ba      	adds	r2, r7, r2
 8008902:	8812      	ldrh	r2, [r2, #0]
 8008904:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8008906:	2315      	movs	r3, #21
 8008908:	18fb      	adds	r3, r7, r3
 800890a:	2201      	movs	r2, #1
 800890c:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800890e:	2315      	movs	r3, #21
 8008910:	18fb      	adds	r3, r7, r3
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	2201      	movs	r2, #1
 8008916:	4053      	eors	r3, r2
 8008918:	b2db      	uxtb	r3, r3
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1a2      	bne.n	8008864 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 800891e:	4b09      	ldr	r3, [pc, #36]	; (8008944 <receive_astronode_answer+0x10c>)
 8008920:	0018      	movs	r0, r3
 8008922:	f7fa fb5f 	bl	8002fe4 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	0018      	movs	r0, r3
 800892a:	f7fa fb5b 	bl	8002fe4 <send_debug_logs>

    return RS_SUCCESS;
 800892e:	2301      	movs	r3, #1
}
 8008930:	0018      	movs	r0, r3
 8008932:	46bd      	mov	sp, r7
 8008934:	b006      	add	sp, #24
 8008936:	bdb0      	pop	{r4, r5, r7, pc}
 8008938:	000005dc 	.word	0x000005dc
 800893c:	0800f5a0 	.word	0x0800f5a0
 8008940:	0800f5c4 	.word	0x0800f5c4
 8008944:	0800f610 	.word	0x0800f610

08008948 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	0002      	movs	r2, r0
 8008950:	6039      	str	r1, [r7, #0]
 8008952:	1dfb      	adds	r3, r7, #7
 8008954:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8008956:	1dfb      	adds	r3, r7, #7
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	091b      	lsrs	r3, r3, #4
 800895c:	b2db      	uxtb	r3, r3
 800895e:	001a      	movs	r2, r3
 8008960:	4b08      	ldr	r3, [pc, #32]	; (8008984 <uint8_to_ascii_buffer+0x3c>)
 8008962:	5c9a      	ldrb	r2, [r3, r2]
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8008968:	1dfb      	adds	r3, r7, #7
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	220f      	movs	r2, #15
 800896e:	401a      	ands	r2, r3
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	3301      	adds	r3, #1
 8008974:	4903      	ldr	r1, [pc, #12]	; (8008984 <uint8_to_ascii_buffer+0x3c>)
 8008976:	5c8a      	ldrb	r2, [r1, r2]
 8008978:	701a      	strb	r2, [r3, #0]
}
 800897a:	46c0      	nop			; (mov r8, r8)
 800897c:	46bd      	mov	sp, r7
 800897e:	b002      	add	sp, #8
 8008980:	bd80      	pop	{r7, pc}
 8008982:	46c0      	nop			; (mov r8, r8)
 8008984:	0800f958 	.word	0x0800f958

08008988 <my_astro_add_payload_2_queue>:
 */
#include "my_astronode.h"


bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	0002      	movs	r2, r0
 8008990:	6039      	str	r1, [r7, #0]
 8008992:	1dbb      	adds	r3, r7, #6
 8008994:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	0018      	movs	r0, r3
 800899a:	f7f7 fbb3 	bl	8000104 <strlen>
 800899e:	0003      	movs	r3, r0
 80089a0:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2ba0      	cmp	r3, #160	; 0xa0
 80089a6:	d80b      	bhi.n	80089c0 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	b29a      	uxth	r2, r3
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	1dbb      	adds	r3, r7, #6
 80089b0:	881b      	ldrh	r3, [r3, #0]
 80089b2:	0018      	movs	r0, r3
 80089b4:	f7fe fede 	bl	8007774 <astronode_send_pld_er>
 80089b8:	1e03      	subs	r3, r0, #0
 80089ba:	d005      	beq.n	80089c8 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 80089bc:	2301      	movs	r3, #1
 80089be:	e004      	b.n	80089ca <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 80089c0:	4b04      	ldr	r3, [pc, #16]	; (80089d4 <my_astro_add_payload_2_queue+0x4c>)
 80089c2:	0018      	movs	r0, r3
 80089c4:	f7fa fb0e 	bl	8002fe4 <send_debug_logs>
	}
	return false ;
 80089c8:	2300      	movs	r3, #0
}
 80089ca:	0018      	movs	r0, r3
 80089cc:	46bd      	mov	sp, r7
 80089ce:	b004      	add	sp, #16
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	46c0      	nop			; (mov r8, r8)
 80089d4:	0800f63c 	.word	0x0800f63c

080089d8 <my_astro_read_evt_reg>:
bool my_astro_read_evt_reg ( void )
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,evt pin is high." ) ;
 80089dc:	4b15      	ldr	r3, [pc, #84]	; (8008a34 <my_astro_read_evt_reg+0x5c>)
 80089de:	0018      	movs	r0, r3
 80089e0:	f7fa fb00 	bl	8002fe4 <send_debug_logs>
	astronode_send_evt_rr () ;
 80089e4:	f7fe fd86 	bl	80074f4 <astronode_send_evt_rr>
	if (is_sak_available () )
 80089e8:	f7ff fb38 	bl	800805c <is_sak_available>
 80089ec:	1e03      	subs	r3, r0, #0
 80089ee:	d007      	beq.n	8008a00 <my_astro_read_evt_reg+0x28>
	{
	  astronode_send_sak_rr () ;
 80089f0:	f7ff f844 	bl	8007a7c <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 80089f4:	f7ff f898 	bl	8007b28 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,message has been acknowledged." ) ;
 80089f8:	4b0f      	ldr	r3, [pc, #60]	; (8008a38 <my_astro_read_evt_reg+0x60>)
 80089fa:	0018      	movs	r0, r3
 80089fc:	f7fa faf2 	bl	8002fe4 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8008a00:	f7ff fb36 	bl	8008070 <is_astronode_reset>
 8008a04:	1e03      	subs	r3, r0, #0
 8008a06:	d005      	beq.n	8008a14 <my_astro_read_evt_reg+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,terminal has been reset." ) ;
 8008a08:	4b0c      	ldr	r3, [pc, #48]	; (8008a3c <my_astro_read_evt_reg+0x64>)
 8008a0a:	0018      	movs	r0, r3
 8008a0c:	f7fa faea 	bl	8002fe4 <send_debug_logs>
	  astronode_send_res_cr () ;
 8008a10:	f7fe ff90 	bl	8007934 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8008a14:	f7ff fb36 	bl	8008084 <is_command_available>
 8008a18:	1e03      	subs	r3, r0, #0
 8008a1a:	d007      	beq.n	8008a2c <my_astro_read_evt_reg+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,unicast command is available" ) ;
 8008a1c:	4b08      	ldr	r3, [pc, #32]	; (8008a40 <my_astro_read_evt_reg+0x68>)
 8008a1e:	0018      	movs	r0, r3
 8008a20:	f7fa fae0 	bl	8002fe4 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 8008a24:	f7ff f9aa 	bl	8007d7c <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 8008a28:	f7ff f968 	bl	8007cfc <astronode_send_cmd_cr>
	}
	return true ;
 8008a2c:	2301      	movs	r3, #1
}
 8008a2e:	0018      	movs	r0, r3
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	0800f6a4 	.word	0x0800f6a4
 8008a38:	0800f6dc 	.word	0x0800f6dc
 8008a3c:	0800f720 	.word	0x0800f720
 8008a40:	0800f760 	.word	0x0800f760

08008a44 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b082      	sub	sp, #8
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8008a4e:	683a      	ldr	r2, [r7, #0]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	0011      	movs	r1, r2
 8008a54:	0018      	movs	r0, r3
 8008a56:	f7fe fdcd 	bl	80075f4 <astronode_send_geo_wr>
}
 8008a5a:	46c0      	nop			; (mov r8, r8)
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	b002      	add	sp, #8
 8008a60:	bd80      	pop	{r7, pc}
	...

08008a64 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8008a6e:	6879      	ldr	r1, [r7, #4]
 8008a70:	4b07      	ldr	r3, [pc, #28]	; (8008a90 <my_rtc_get_dt+0x2c>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	0018      	movs	r0, r3
 8008a76:	f7fc fcdd 	bl	8005434 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	4b04      	ldr	r3, [pc, #16]	; (8008a90 <my_rtc_get_dt+0x2c>)
 8008a7e:	2200      	movs	r2, #0
 8008a80:	0018      	movs	r0, r3
 8008a82:	f7fc fbe9 	bl	8005258 <HAL_RTC_GetTime>
}
 8008a86:	46c0      	nop			; (mov r8, r8)
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	b002      	add	sp, #8
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	46c0      	nop			; (mov r8, r8)
 8008a90:	200006ec 	.word	0x200006ec

08008a94 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8008a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a96:	b08d      	sub	sp, #52	; 0x34
 8008a98:	af04      	add	r7, sp, #16
 8008a9a:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8008a9c:	2508      	movs	r5, #8
 8008a9e:	1979      	adds	r1, r7, r5
 8008aa0:	4b1b      	ldr	r3, [pc, #108]	; (8008b10 <my_rtc_get_dt_s+0x7c>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	0018      	movs	r0, r3
 8008aa6:	f7fc fbd7 	bl	8005258 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8008aaa:	241c      	movs	r4, #28
 8008aac:	1939      	adds	r1, r7, r4
 8008aae:	4b18      	ldr	r3, [pc, #96]	; (8008b10 <my_rtc_get_dt_s+0x7c>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	f7fc fcbe 	bl	8005434 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8008ab8:	0021      	movs	r1, r4
 8008aba:	187b      	adds	r3, r7, r1
 8008abc:	78db      	ldrb	r3, [r3, #3]
 8008abe:	22fa      	movs	r2, #250	; 0xfa
 8008ac0:	00d2      	lsls	r2, r2, #3
 8008ac2:	189a      	adds	r2, r3, r2
 8008ac4:	187b      	adds	r3, r7, r1
 8008ac6:	785b      	ldrb	r3, [r3, #1]
 8008ac8:	469c      	mov	ip, r3
 8008aca:	187b      	adds	r3, r7, r1
 8008acc:	789b      	ldrb	r3, [r3, #2]
 8008ace:	001c      	movs	r4, r3
 8008ad0:	0028      	movs	r0, r5
 8008ad2:	183b      	adds	r3, r7, r0
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	001d      	movs	r5, r3
 8008ad8:	183b      	adds	r3, r7, r0
 8008ada:	785b      	ldrb	r3, [r3, #1]
 8008adc:	001e      	movs	r6, r3
 8008ade:	183b      	adds	r3, r7, r0
 8008ae0:	789b      	ldrb	r3, [r3, #2]
 8008ae2:	490c      	ldr	r1, [pc, #48]	; (8008b14 <my_rtc_get_dt_s+0x80>)
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	9303      	str	r3, [sp, #12]
 8008ae8:	9602      	str	r6, [sp, #8]
 8008aea:	9501      	str	r5, [sp, #4]
 8008aec:	9400      	str	r4, [sp, #0]
 8008aee:	4663      	mov	r3, ip
 8008af0:	f000 fb9c 	bl	800922c <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8008af4:	211c      	movs	r1, #28
 8008af6:	187b      	adds	r3, r7, r1
 8008af8:	78db      	ldrb	r3, [r3, #3]
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	22fa      	movs	r2, #250	; 0xfa
 8008afe:	00d2      	lsls	r2, r2, #3
 8008b00:	4694      	mov	ip, r2
 8008b02:	4463      	add	r3, ip
 8008b04:	b29b      	uxth	r3, r3
}
 8008b06:	0018      	movs	r0, r3
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	b009      	add	sp, #36	; 0x24
 8008b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b0e:	46c0      	nop			; (mov r8, r8)
 8008b10:	200006ec 	.word	0x200006ec
 8008b14:	0800f7a4 	.word	0x0800f7a4

08008b18 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8008b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b1a:	b0ab      	sub	sp, #172	; 0xac
 8008b1c:	af02      	add	r7, sp, #8
 8008b1e:	6078      	str	r0, [r7, #4]
	const char* cf = "my_rtc.c,my_rtc_set_alarm," ;
 8008b20:	4b49      	ldr	r3, [pc, #292]	; (8008c48 <my_rtc_set_alarm+0x130>)
 8008b22:	229c      	movs	r2, #156	; 0x9c
 8008b24:	18b9      	adds	r1, r7, r2
 8008b26:	600b      	str	r3, [r1, #0]
	const char* cdt = "dt," ;
 8008b28:	4b48      	ldr	r3, [pc, #288]	; (8008c4c <my_rtc_set_alarm+0x134>)
 8008b2a:	2498      	movs	r4, #152	; 0x98
 8008b2c:	1939      	adds	r1, r7, r4
 8008b2e:	600b      	str	r3, [r1, #0]
	const char* cal = "al," ;
 8008b30:	4b47      	ldr	r3, [pc, #284]	; (8008c50 <my_rtc_set_alarm+0x138>)
 8008b32:	2194      	movs	r1, #148	; 0x94
 8008b34:	1878      	adds	r0, r7, r1
 8008b36:	6003      	str	r3, [r0, #0]
	char  rtc_dt_s[20] ;
	char  m[52] ;

	tim_seconds = 0 ;
 8008b38:	4b46      	ldr	r3, [pc, #280]	; (8008c54 <my_rtc_set_alarm+0x13c>)
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	801a      	strh	r2, [r3, #0]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8008b3e:	2530      	movs	r5, #48	; 0x30
 8008b40:	197a      	adds	r2, r7, r5
 8008b42:	2644      	movs	r6, #68	; 0x44
 8008b44:	19bb      	adds	r3, r7, r6
 8008b46:	0011      	movs	r1, r2
 8008b48:	0018      	movs	r0, r3
 8008b4a:	f7ff ff8b 	bl	8008a64 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii bdzie bd funkcji, ktra zacznie ustawia alarm na warto poprzedniego alarmu i wszystko si zawiesi
 8008b4e:	237c      	movs	r3, #124	; 0x7c
 8008b50:	18fb      	adds	r3, r7, r3
 8008b52:	0018      	movs	r0, r3
 8008b54:	f7ff ff9e 	bl	8008a94 <my_rtc_get_dt_s>
	sprintf ( m , "%s%s%s" , cf , cdt , rtc_dt_s ) ;
 8008b58:	1938      	adds	r0, r7, r4
 8008b5a:	6804      	ldr	r4, [r0, #0]
 8008b5c:	229c      	movs	r2, #156	; 0x9c
 8008b5e:	18b8      	adds	r0, r7, r2
 8008b60:	6802      	ldr	r2, [r0, #0]
 8008b62:	493d      	ldr	r1, [pc, #244]	; (8008c58 <my_rtc_set_alarm+0x140>)
 8008b64:	2048      	movs	r0, #72	; 0x48
 8008b66:	1838      	adds	r0, r7, r0
 8008b68:	237c      	movs	r3, #124	; 0x7c
 8008b6a:	18fb      	adds	r3, r7, r3
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	0023      	movs	r3, r4
 8008b70:	f000 fb5c 	bl	800922c <sprintf>
	send_debug_logs ( m ) ;
 8008b74:	2048      	movs	r0, #72	; 0x48
 8008b76:	183b      	adds	r3, r7, r0
 8008b78:	0018      	movs	r0, r3
 8008b7a:	f7fa fa33 	bl	8002fe4 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8008b7e:	197a      	adds	r2, r7, r5
 8008b80:	19bb      	adds	r3, r7, r6
 8008b82:	0011      	movs	r1, r2
 8008b84:	0018      	movs	r0, r3
 8008b86:	f000 f86b 	bl	8008c60 <my_conv_rtc2timestamp>
 8008b8a:	0002      	movs	r2, r0
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	189b      	adds	r3, r3, r2
 8008b90:	2490      	movs	r4, #144	; 0x90
 8008b92:	1938      	adds	r0, r7, r4
 8008b94:	6003      	str	r3, [r0, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8008b96:	197a      	adds	r2, r7, r5
 8008b98:	19b9      	adds	r1, r7, r6
 8008b9a:	193c      	adds	r4, r7, r4
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	0018      	movs	r0, r3
 8008ba0:	f000 f8d2 	bl	8008d48 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8008ba4:	002c      	movs	r4, r5
 8008ba6:	193b      	adds	r3, r7, r4
 8008ba8:	781a      	ldrb	r2, [r3, #0]
 8008baa:	2108      	movs	r1, #8
 8008bac:	187b      	adds	r3, r7, r1
 8008bae:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8008bb0:	193b      	adds	r3, r7, r4
 8008bb2:	785a      	ldrb	r2, [r3, #1]
 8008bb4:	187b      	adds	r3, r7, r1
 8008bb6:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8008bb8:	193b      	adds	r3, r7, r4
 8008bba:	789a      	ldrb	r2, [r3, #2]
 8008bbc:	187b      	adds	r3, r7, r1
 8008bbe:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8008bc0:	0008      	movs	r0, r1
 8008bc2:	183b      	adds	r3, r7, r0
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8008bc8:	183b      	adds	r3, r7, r0
 8008bca:	2200      	movs	r2, #0
 8008bcc:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8008bce:	183b      	adds	r3, r7, r0
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8008bd4:	183b      	adds	r3, r7, r0
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8008bda:	183b      	adds	r3, r7, r0
 8008bdc:	2200      	movs	r2, #0
 8008bde:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8008be0:	183b      	adds	r3, r7, r0
 8008be2:	2200      	movs	r2, #0
 8008be4:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8008be6:	19bb      	adds	r3, r7, r6
 8008be8:	7899      	ldrb	r1, [r3, #2]
 8008bea:	183b      	adds	r3, r7, r0
 8008bec:	2220      	movs	r2, #32
 8008bee:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8008bf0:	183b      	adds	r3, r7, r0
 8008bf2:	2280      	movs	r2, #128	; 0x80
 8008bf4:	0052      	lsls	r2, r2, #1
 8008bf6:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8008bf8:	1839      	adds	r1, r7, r0
 8008bfa:	4b18      	ldr	r3, [pc, #96]	; (8008c5c <my_rtc_set_alarm+0x144>)
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	0018      	movs	r0, r3
 8008c00:	f7fc fc66 	bl	80054d0 <HAL_RTC_SetAlarm_IT>
 8008c04:	1e03      	subs	r3, r0, #0
 8008c06:	d11a      	bne.n	8008c3e <my_rtc_set_alarm+0x126>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8008c08:	257c      	movs	r5, #124	; 0x7c
 8008c0a:	197a      	adds	r2, r7, r5
 8008c0c:	1939      	adds	r1, r7, r4
 8008c0e:	19bb      	adds	r3, r7, r6
 8008c10:	0018      	movs	r0, r3
 8008c12:	f000 f95b 	bl	8008ecc <my_conv_dt_2_dts>
		sprintf ( m , "%s%s%s" , cf , cal , rtc_dt_s ) ;
 8008c16:	2194      	movs	r1, #148	; 0x94
 8008c18:	187b      	adds	r3, r7, r1
 8008c1a:	681c      	ldr	r4, [r3, #0]
 8008c1c:	229c      	movs	r2, #156	; 0x9c
 8008c1e:	18bb      	adds	r3, r7, r2
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	490d      	ldr	r1, [pc, #52]	; (8008c58 <my_rtc_set_alarm+0x140>)
 8008c24:	2648      	movs	r6, #72	; 0x48
 8008c26:	19b8      	adds	r0, r7, r6
 8008c28:	197b      	adds	r3, r7, r5
 8008c2a:	9300      	str	r3, [sp, #0]
 8008c2c:	0023      	movs	r3, r4
 8008c2e:	f000 fafd 	bl	800922c <sprintf>
		send_debug_logs ( m ) ;
 8008c32:	19bb      	adds	r3, r7, r6
 8008c34:	0018      	movs	r0, r3
 8008c36:	f7fa f9d5 	bl	8002fe4 <send_debug_logs>
		return true ;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e000      	b.n	8008c40 <my_rtc_set_alarm+0x128>
	}
	return false ;
 8008c3e:	2300      	movs	r3, #0
}
 8008c40:	0018      	movs	r0, r3
 8008c42:	46bd      	mov	sp, r7
 8008c44:	b029      	add	sp, #164	; 0xa4
 8008c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c48:	0800f7c4 	.word	0x0800f7c4
 8008c4c:	0800f7e0 	.word	0x0800f7e0
 8008c50:	0800f7e4 	.word	0x0800f7e4
 8008c54:	20000934 	.word	0x20000934
 8008c58:	0800f7e8 	.word	0x0800f7e8
 8008c5c:	200006ec 	.word	0x200006ec

08008c60 <my_conv_rtc2timestamp>:
	return i ;
}

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	78db      	ldrb	r3, [r3, #3]
 8008c6e:	22fa      	movs	r2, #250	; 0xfa
 8008c70:	00d2      	lsls	r2, r2, #3
 8008c72:	4694      	mov	ip, r2
 8008c74:	4463      	add	r3, ip
 8008c76:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	0013      	movs	r3, r2
 8008c7c:	00db      	lsls	r3, r3, #3
 8008c7e:	189b      	adds	r3, r3, r2
 8008c80:	00db      	lsls	r3, r3, #3
 8008c82:	189b      	adds	r3, r3, r2
 8008c84:	009a      	lsls	r2, r3, #2
 8008c86:	189a      	adds	r2, r3, r2
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	492c      	ldr	r1, [pc, #176]	; (8008d3c <my_conv_rtc2timestamp+0xdc>)
 8008c8c:	468c      	mov	ip, r1
 8008c8e:	4463      	add	r3, ip
 8008c90:	089b      	lsrs	r3, r3, #2
 8008c92:	18d3      	adds	r3, r2, r3
 8008c94:	4a2a      	ldr	r2, [pc, #168]	; (8008d40 <my_conv_rtc2timestamp+0xe0>)
 8008c96:	4694      	mov	ip, r2
 8008c98:	4463      	add	r3, ip
 8008c9a:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	613b      	str	r3, [r7, #16]
 8008ca0:	e00a      	b.n	8008cb8 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8008ca2:	4a28      	ldr	r2, [pc, #160]	; (8008d44 <my_conv_rtc2timestamp+0xe4>)
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	18d3      	adds	r3, r2, r3
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	001a      	movs	r2, r3
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	189b      	adds	r3, r3, r2
 8008cb0:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	613b      	str	r3, [r7, #16]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	785b      	ldrb	r3, [r3, #1]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	693a      	ldr	r2, [r7, #16]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	dbee      	blt.n	8008ca2 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	785b      	ldrb	r3, [r3, #1]
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d908      	bls.n	8008cde <my_conv_rtc2timestamp+0x7e>
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	0018      	movs	r0, r3
 8008cd0:	f000 f8de 	bl	8008e90 <my_conv_is_leap_year>
 8008cd4:	1e03      	subs	r3, r0, #0
 8008cd6:	d002      	beq.n	8008cde <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	789b      	ldrb	r3, [r3, #2]
 8008ce2:	001a      	movs	r2, r3
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	18d3      	adds	r3, r2, r3
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8008cec:	697a      	ldr	r2, [r7, #20]
 8008cee:	0013      	movs	r3, r2
 8008cf0:	005b      	lsls	r3, r3, #1
 8008cf2:	189b      	adds	r3, r3, r2
 8008cf4:	011a      	lsls	r2, r3, #4
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	0113      	lsls	r3, r2, #4
 8008cfa:	1a9b      	subs	r3, r3, r2
 8008cfc:	01db      	lsls	r3, r3, #7
 8008cfe:	0019      	movs	r1, r3
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	001a      	movs	r2, r3
 8008d06:	0013      	movs	r3, r2
 8008d08:	011b      	lsls	r3, r3, #4
 8008d0a:	1a9b      	subs	r3, r3, r2
 8008d0c:	011a      	lsls	r2, r3, #4
 8008d0e:	1ad2      	subs	r2, r2, r3
 8008d10:	0113      	lsls	r3, r2, #4
 8008d12:	001a      	movs	r2, r3
 8008d14:	0013      	movs	r3, r2
 8008d16:	18ca      	adds	r2, r1, r3
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	785b      	ldrb	r3, [r3, #1]
 8008d1c:	0019      	movs	r1, r3
 8008d1e:	000b      	movs	r3, r1
 8008d20:	011b      	lsls	r3, r3, #4
 8008d22:	1a5b      	subs	r3, r3, r1
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	18d3      	adds	r3, r2, r3
 8008d28:	683a      	ldr	r2, [r7, #0]
 8008d2a:	7892      	ldrb	r2, [r2, #2]
 8008d2c:	189b      	adds	r3, r3, r2
 8008d2e:	60bb      	str	r3, [r7, #8]

    return ts ;
 8008d30:	68bb      	ldr	r3, [r7, #8]
}
 8008d32:	0018      	movs	r0, r3
 8008d34:	46bd      	mov	sp, r7
 8008d36:	b006      	add	sp, #24
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	46c0      	nop			; (mov r8, r8)
 8008d3c:	fffff84f 	.word	0xfffff84f
 8008d40:	fff50736 	.word	0xfff50736
 8008d44:	0800f968 	.word	0x0800f968

08008d48 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008d48:	b590      	push	{r4, r7, lr}
 8008d4a:	b08b      	sub	sp, #44	; 0x2c
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	213c      	movs	r1, #60	; 0x3c
 8008d58:	0018      	movs	r0, r3
 8008d5a:	f7f7 fa75 	bl	8000248 <__aeabi_uidivmod>
 8008d5e:	000b      	movs	r3, r1
 8008d60:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	213c      	movs	r1, #60	; 0x3c
 8008d66:	0018      	movs	r0, r3
 8008d68:	f7f7 f9e8 	bl	800013c <__udivsi3>
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	213c      	movs	r1, #60	; 0x3c
 8008d70:	0018      	movs	r0, r3
 8008d72:	f7f7 fa69 	bl	8000248 <__aeabi_uidivmod>
 8008d76:	000b      	movs	r3, r1
 8008d78:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	22e1      	movs	r2, #225	; 0xe1
 8008d7e:	0111      	lsls	r1, r2, #4
 8008d80:	0018      	movs	r0, r3
 8008d82:	f7f7 f9db 	bl	800013c <__udivsi3>
 8008d86:	0003      	movs	r3, r0
 8008d88:	2118      	movs	r1, #24
 8008d8a:	0018      	movs	r0, r3
 8008d8c:	f7f7 fa5c 	bl	8000248 <__aeabi_uidivmod>
 8008d90:	000b      	movs	r3, r1
 8008d92:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	493b      	ldr	r1, [pc, #236]	; (8008e84 <my_conv_timestamp2rtc+0x13c>)
 8008d98:	0018      	movs	r0, r3
 8008d9a:	f7f7 f9cf 	bl	800013c <__udivsi3>
 8008d9e:	0003      	movs	r3, r0
 8008da0:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8008da2:	4b39      	ldr	r3, [pc, #228]	; (8008e88 <my_conv_timestamp2rtc+0x140>)
 8008da4:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008da6:	e00d      	b.n	8008dc4 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	0018      	movs	r0, r3
 8008dac:	f000 f870 	bl	8008e90 <my_conv_is_leap_year>
 8008db0:	0003      	movs	r3, r0
 8008db2:	336e      	adds	r3, #110	; 0x6e
 8008db4:	33ff      	adds	r3, #255	; 0xff
 8008db6:	001a      	movs	r2, r3
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	1a9b      	subs	r3, r3, r2
 8008dbc:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8008dbe:	6a3b      	ldr	r3, [r7, #32]
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008dc4:	6a3b      	ldr	r3, [r7, #32]
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	f000 f862 	bl	8008e90 <my_conv_is_leap_year>
 8008dcc:	0003      	movs	r3, r0
 8008dce:	336e      	adds	r3, #110	; 0x6e
 8008dd0:	33ff      	adds	r3, #255	; 0xff
 8008dd2:	001a      	movs	r2, r3
 8008dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d2e6      	bcs.n	8008da8 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008dde:	e018      	b.n	8008e12 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8008de0:	4b2a      	ldr	r3, [pc, #168]	; (8008e8c <my_conv_timestamp2rtc+0x144>)
 8008de2:	69fa      	ldr	r2, [r7, #28]
 8008de4:	0052      	lsls	r2, r2, #1
 8008de6:	5ad3      	ldrh	r3, [r2, r3]
 8008de8:	001c      	movs	r4, r3
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d107      	bne.n	8008e00 <my_conv_timestamp2rtc+0xb8>
 8008df0:	6a3b      	ldr	r3, [r7, #32]
 8008df2:	0018      	movs	r0, r3
 8008df4:	f000 f84c 	bl	8008e90 <my_conv_is_leap_year>
 8008df8:	1e03      	subs	r3, r0, #0
 8008dfa:	d001      	beq.n	8008e00 <my_conv_timestamp2rtc+0xb8>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e000      	b.n	8008e02 <my_conv_timestamp2rtc+0xba>
 8008e00:	2300      	movs	r3, #0
 8008e02:	191b      	adds	r3, r3, r4
 8008e04:	001a      	movs	r2, r3
 8008e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e08:	1a9b      	subs	r3, r3, r2
 8008e0a:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008e12:	4b1e      	ldr	r3, [pc, #120]	; (8008e8c <my_conv_timestamp2rtc+0x144>)
 8008e14:	69fa      	ldr	r2, [r7, #28]
 8008e16:	0052      	lsls	r2, r2, #1
 8008e18:	5ad3      	ldrh	r3, [r2, r3]
 8008e1a:	001c      	movs	r4, r3
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d107      	bne.n	8008e32 <my_conv_timestamp2rtc+0xea>
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	0018      	movs	r0, r3
 8008e26:	f000 f833 	bl	8008e90 <my_conv_is_leap_year>
 8008e2a:	1e03      	subs	r3, r0, #0
 8008e2c:	d001      	beq.n	8008e32 <my_conv_timestamp2rtc+0xea>
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e000      	b.n	8008e34 <my_conv_timestamp2rtc+0xec>
 8008e32:	2300      	movs	r3, #0
 8008e34:	191b      	adds	r3, r3, r4
 8008e36:	001a      	movs	r2, r3
 8008e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d2d0      	bcs.n	8008de0 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8008e3e:	6a3b      	ldr	r3, [r7, #32]
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	3330      	adds	r3, #48	; 0x30
 8008e44:	b2da      	uxtb	r2, r3
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	3301      	adds	r3, #1
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8008e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	b2da      	uxtb	r2, r3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	b2da      	uxtb	r2, r3
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	709a      	strb	r2, [r3, #2]
}
 8008e7a:	46c0      	nop			; (mov r8, r8)
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	b00b      	add	sp, #44	; 0x2c
 8008e80:	bd90      	pop	{r4, r7, pc}
 8008e82:	46c0      	nop			; (mov r8, r8)
 8008e84:	00015180 	.word	0x00015180
 8008e88:	000007b2 	.word	0x000007b2
 8008e8c:	0800f974 	.word	0x0800f974

08008e90 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2203      	movs	r2, #3
 8008e9c:	4013      	ands	r3, r2
 8008e9e:	d106      	bne.n	8008eae <my_conv_is_leap_year+0x1e>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2164      	movs	r1, #100	; 0x64
 8008ea4:	0018      	movs	r0, r3
 8008ea6:	f7f7 fab9 	bl	800041c <__aeabi_idivmod>
 8008eaa:	1e0b      	subs	r3, r1, #0
 8008eac:	d107      	bne.n	8008ebe <my_conv_is_leap_year+0x2e>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	22c8      	movs	r2, #200	; 0xc8
 8008eb2:	0051      	lsls	r1, r2, #1
 8008eb4:	0018      	movs	r0, r3
 8008eb6:	f7f7 fab1 	bl	800041c <__aeabi_idivmod>
 8008eba:	1e0b      	subs	r3, r1, #0
 8008ebc:	d101      	bne.n	8008ec2 <my_conv_is_leap_year+0x32>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e000      	b.n	8008ec4 <my_conv_is_leap_year+0x34>
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	0018      	movs	r0, r3
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	b002      	add	sp, #8
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8008ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ece:	b089      	sub	sp, #36	; 0x24
 8008ed0:	af04      	add	r7, sp, #16
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	60b9      	str	r1, [r7, #8]
 8008ed6:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	78db      	ldrb	r3, [r3, #3]
 8008edc:	22fa      	movs	r2, #250	; 0xfa
 8008ede:	00d2      	lsls	r2, r2, #3
 8008ee0:	189a      	adds	r2, r3, r2
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	785b      	ldrb	r3, [r3, #1]
 8008ee6:	469c      	mov	ip, r3
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	789b      	ldrb	r3, [r3, #2]
 8008eec:	001c      	movs	r4, r3
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	001d      	movs	r5, r3
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	785b      	ldrb	r3, [r3, #1]
 8008ef8:	001e      	movs	r6, r3
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	789b      	ldrb	r3, [r3, #2]
 8008efe:	4906      	ldr	r1, [pc, #24]	; (8008f18 <my_conv_dt_2_dts+0x4c>)
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	9303      	str	r3, [sp, #12]
 8008f04:	9602      	str	r6, [sp, #8]
 8008f06:	9501      	str	r5, [sp, #4]
 8008f08:	9400      	str	r4, [sp, #0]
 8008f0a:	4663      	mov	r3, ip
 8008f0c:	f000 f98e 	bl	800922c <sprintf>
}
 8008f10:	46c0      	nop			; (mov r8, r8)
 8008f12:	46bd      	mov	sp, r7
 8008f14:	b005      	add	sp, #20
 8008f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f18:	0800f7f0 	.word	0x0800f7f0

08008f1c <my_rand_get_coordinates>:

#include "stm32g0xx_hal.h"
#include <stdlib.h>

void my_rand_get_coordinates ( int32_t* last_latitude_astro_geo_wr , int32_t* last_longitude_astro_geo_wr , int32_t* latitude_astro_geo_wr , int32_t* longitude_astro_geo_wr )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b088      	sub	sp, #32
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
 8008f28:	603b      	str	r3, [r7, #0]

    // Wartoci wsprzdnych przemnoone przez 10000000
    int32_t last_lat = *last_latitude_astro_geo_wr;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	61fb      	str	r3, [r7, #28]
    int32_t last_lon = *last_longitude_astro_geo_wr;
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	61bb      	str	r3, [r7, #24]

    // Losowa odlego w zakresie 0-100 km (jako rnica wsprzdnych)
    int32_t delta_lat = rand() % 100000 - 50000;  // zakres: -50000 do 49999
 8008f36:	f000 f867 	bl	8009008 <rand>
 8008f3a:	0003      	movs	r3, r0
 8008f3c:	492a      	ldr	r1, [pc, #168]	; (8008fe8 <my_rand_get_coordinates+0xcc>)
 8008f3e:	0018      	movs	r0, r3
 8008f40:	f7f7 fa6c 	bl	800041c <__aeabi_idivmod>
 8008f44:	000b      	movs	r3, r1
 8008f46:	4a29      	ldr	r2, [pc, #164]	; (8008fec <my_rand_get_coordinates+0xd0>)
 8008f48:	4694      	mov	ip, r2
 8008f4a:	4463      	add	r3, ip
 8008f4c:	617b      	str	r3, [r7, #20]
    int32_t delta_lon = rand() % 100000 - 50000;  // zakres: -50000 do 49999
 8008f4e:	f000 f85b 	bl	8009008 <rand>
 8008f52:	0003      	movs	r3, r0
 8008f54:	4924      	ldr	r1, [pc, #144]	; (8008fe8 <my_rand_get_coordinates+0xcc>)
 8008f56:	0018      	movs	r0, r3
 8008f58:	f7f7 fa60 	bl	800041c <__aeabi_idivmod>
 8008f5c:	000b      	movs	r3, r1
 8008f5e:	4a23      	ldr	r2, [pc, #140]	; (8008fec <my_rand_get_coordinates+0xd0>)
 8008f60:	4694      	mov	ip, r2
 8008f62:	4463      	add	r3, ip
 8008f64:	613b      	str	r3, [r7, #16]

    // Nowe wsprzdne
    *latitude_astro_geo_wr = last_lat + delta_lat;
 8008f66:	69fa      	ldr	r2, [r7, #28]
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	18d2      	adds	r2, r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	601a      	str	r2, [r3, #0]
    *longitude_astro_geo_wr = last_lon + delta_lon;
 8008f70:	69ba      	ldr	r2, [r7, #24]
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	18d2      	adds	r2, r2, r3
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	601a      	str	r2, [r3, #0]

    // Sprawd, czy wsprzdne s w zakresie poprawnym dla pkul
    if ( *latitude_astro_geo_wr > 900000000 || *latitude_astro_geo_wr < -900000000 )
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a1c      	ldr	r2, [pc, #112]	; (8008ff0 <my_rand_get_coordinates+0xd4>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	dc04      	bgt.n	8008f8e <my_rand_get_coordinates+0x72>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a1a      	ldr	r2, [pc, #104]	; (8008ff4 <my_rand_get_coordinates+0xd8>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	da04      	bge.n	8008f98 <my_rand_get_coordinates+0x7c>
    {
        // Poza zakresem dla pkuli pnocnej i poudniowej, wic odwr znak
        *latitude_astro_geo_wr = -*latitude_astro_geo_wr;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	425a      	negs	r2, r3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	601a      	str	r2, [r3, #0]
    }

    // Zakres dla wsprzdnych geograficznych to -1800000000 do 1800000000
    // Zakres dla wsprzdnych geograficznych w kodzie zakodowanym * 10000000
    if ( *longitude_astro_geo_wr > 1800000000 )
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a16      	ldr	r2, [pc, #88]	; (8008ff8 <my_rand_get_coordinates+0xdc>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	dd08      	ble.n	8008fb4 <my_rand_get_coordinates+0x98>
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr - 3600000000 ;
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a15      	ldr	r2, [pc, #84]	; (8008ffc <my_rand_get_coordinates+0xe0>)
 8008fa8:	4694      	mov	ip, r2
 8008faa:	4463      	add	r3, ip
 8008fac:	001a      	movs	r2, r3
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	e00c      	b.n	8008fce <my_rand_get_coordinates+0xb2>
    }
    else if ( *longitude_astro_geo_wr < -1800000000 )
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a11      	ldr	r2, [pc, #68]	; (8009000 <my_rand_get_coordinates+0xe4>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	da07      	bge.n	8008fce <my_rand_get_coordinates+0xb2>
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr + 3600000000 ;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a10      	ldr	r2, [pc, #64]	; (8009004 <my_rand_get_coordinates+0xe8>)
 8008fc4:	4694      	mov	ip, r2
 8008fc6:	4463      	add	r3, ip
 8008fc8:	001a      	movs	r2, r3
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	601a      	str	r2, [r3, #0]
    }
    *last_latitude_astro_geo_wr = *latitude_astro_geo_wr ; *last_longitude_astro_geo_wr = *longitude_astro_geo_wr ;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	601a      	str	r2, [r3, #0]
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	601a      	str	r2, [r3, #0]
}
 8008fde:	46c0      	nop			; (mov r8, r8)
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	b008      	add	sp, #32
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	46c0      	nop			; (mov r8, r8)
 8008fe8:	000186a0 	.word	0x000186a0
 8008fec:	ffff3cb0 	.word	0xffff3cb0
 8008ff0:	35a4e900 	.word	0x35a4e900
 8008ff4:	ca5b1700 	.word	0xca5b1700
 8008ff8:	6b49d200 	.word	0x6b49d200
 8008ffc:	296c5c00 	.word	0x296c5c00
 8009000:	94b62e00 	.word	0x94b62e00
 8009004:	d693a400 	.word	0xd693a400

08009008 <rand>:
 8009008:	4b09      	ldr	r3, [pc, #36]	; (8009030 <rand+0x28>)
 800900a:	b510      	push	{r4, lr}
 800900c:	681c      	ldr	r4, [r3, #0]
 800900e:	4a09      	ldr	r2, [pc, #36]	; (8009034 <rand+0x2c>)
 8009010:	3498      	adds	r4, #152	; 0x98
 8009012:	6820      	ldr	r0, [r4, #0]
 8009014:	6861      	ldr	r1, [r4, #4]
 8009016:	4b08      	ldr	r3, [pc, #32]	; (8009038 <rand+0x30>)
 8009018:	f7f7 fa64 	bl	80004e4 <__aeabi_lmul>
 800901c:	2201      	movs	r2, #1
 800901e:	2300      	movs	r3, #0
 8009020:	1880      	adds	r0, r0, r2
 8009022:	4159      	adcs	r1, r3
 8009024:	6020      	str	r0, [r4, #0]
 8009026:	6061      	str	r1, [r4, #4]
 8009028:	0048      	lsls	r0, r1, #1
 800902a:	0840      	lsrs	r0, r0, #1
 800902c:	bd10      	pop	{r4, pc}
 800902e:	46c0      	nop			; (mov r8, r8)
 8009030:	200002b8 	.word	0x200002b8
 8009034:	4c957f2d 	.word	0x4c957f2d
 8009038:	5851f42d 	.word	0x5851f42d

0800903c <std>:
 800903c:	2300      	movs	r3, #0
 800903e:	b510      	push	{r4, lr}
 8009040:	0004      	movs	r4, r0
 8009042:	6003      	str	r3, [r0, #0]
 8009044:	6043      	str	r3, [r0, #4]
 8009046:	6083      	str	r3, [r0, #8]
 8009048:	8181      	strh	r1, [r0, #12]
 800904a:	6643      	str	r3, [r0, #100]	; 0x64
 800904c:	81c2      	strh	r2, [r0, #14]
 800904e:	6103      	str	r3, [r0, #16]
 8009050:	6143      	str	r3, [r0, #20]
 8009052:	6183      	str	r3, [r0, #24]
 8009054:	0019      	movs	r1, r3
 8009056:	2208      	movs	r2, #8
 8009058:	305c      	adds	r0, #92	; 0x5c
 800905a:	f000 f953 	bl	8009304 <memset>
 800905e:	4b0b      	ldr	r3, [pc, #44]	; (800908c <std+0x50>)
 8009060:	61e4      	str	r4, [r4, #28]
 8009062:	6223      	str	r3, [r4, #32]
 8009064:	4b0a      	ldr	r3, [pc, #40]	; (8009090 <std+0x54>)
 8009066:	6263      	str	r3, [r4, #36]	; 0x24
 8009068:	4b0a      	ldr	r3, [pc, #40]	; (8009094 <std+0x58>)
 800906a:	62a3      	str	r3, [r4, #40]	; 0x28
 800906c:	4b0a      	ldr	r3, [pc, #40]	; (8009098 <std+0x5c>)
 800906e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009070:	4b0a      	ldr	r3, [pc, #40]	; (800909c <std+0x60>)
 8009072:	429c      	cmp	r4, r3
 8009074:	d005      	beq.n	8009082 <std+0x46>
 8009076:	4b0a      	ldr	r3, [pc, #40]	; (80090a0 <std+0x64>)
 8009078:	429c      	cmp	r4, r3
 800907a:	d002      	beq.n	8009082 <std+0x46>
 800907c:	4b09      	ldr	r3, [pc, #36]	; (80090a4 <std+0x68>)
 800907e:	429c      	cmp	r4, r3
 8009080:	d103      	bne.n	800908a <std+0x4e>
 8009082:	0020      	movs	r0, r4
 8009084:	3058      	adds	r0, #88	; 0x58
 8009086:	f000 f9c5 	bl	8009414 <__retarget_lock_init_recursive>
 800908a:	bd10      	pop	{r4, pc}
 800908c:	0800926d 	.word	0x0800926d
 8009090:	08009295 	.word	0x08009295
 8009094:	080092cd 	.word	0x080092cd
 8009098:	080092f9 	.word	0x080092f9
 800909c:	20000aec 	.word	0x20000aec
 80090a0:	20000b54 	.word	0x20000b54
 80090a4:	20000bbc 	.word	0x20000bbc

080090a8 <stdio_exit_handler>:
 80090a8:	b510      	push	{r4, lr}
 80090aa:	4a03      	ldr	r2, [pc, #12]	; (80090b8 <stdio_exit_handler+0x10>)
 80090ac:	4903      	ldr	r1, [pc, #12]	; (80090bc <stdio_exit_handler+0x14>)
 80090ae:	4804      	ldr	r0, [pc, #16]	; (80090c0 <stdio_exit_handler+0x18>)
 80090b0:	f000 f86c 	bl	800918c <_fwalk_sglue>
 80090b4:	bd10      	pop	{r4, pc}
 80090b6:	46c0      	nop			; (mov r8, r8)
 80090b8:	20000020 	.word	0x20000020
 80090bc:	0800b605 	.word	0x0800b605
 80090c0:	20000198 	.word	0x20000198

080090c4 <cleanup_stdio>:
 80090c4:	6841      	ldr	r1, [r0, #4]
 80090c6:	4b0b      	ldr	r3, [pc, #44]	; (80090f4 <cleanup_stdio+0x30>)
 80090c8:	b510      	push	{r4, lr}
 80090ca:	0004      	movs	r4, r0
 80090cc:	4299      	cmp	r1, r3
 80090ce:	d001      	beq.n	80090d4 <cleanup_stdio+0x10>
 80090d0:	f002 fa98 	bl	800b604 <_fclose_r>
 80090d4:	68a1      	ldr	r1, [r4, #8]
 80090d6:	4b08      	ldr	r3, [pc, #32]	; (80090f8 <cleanup_stdio+0x34>)
 80090d8:	4299      	cmp	r1, r3
 80090da:	d002      	beq.n	80090e2 <cleanup_stdio+0x1e>
 80090dc:	0020      	movs	r0, r4
 80090de:	f002 fa91 	bl	800b604 <_fclose_r>
 80090e2:	68e1      	ldr	r1, [r4, #12]
 80090e4:	4b05      	ldr	r3, [pc, #20]	; (80090fc <cleanup_stdio+0x38>)
 80090e6:	4299      	cmp	r1, r3
 80090e8:	d002      	beq.n	80090f0 <cleanup_stdio+0x2c>
 80090ea:	0020      	movs	r0, r4
 80090ec:	f002 fa8a 	bl	800b604 <_fclose_r>
 80090f0:	bd10      	pop	{r4, pc}
 80090f2:	46c0      	nop			; (mov r8, r8)
 80090f4:	20000aec 	.word	0x20000aec
 80090f8:	20000b54 	.word	0x20000b54
 80090fc:	20000bbc 	.word	0x20000bbc

08009100 <global_stdio_init.part.0>:
 8009100:	b510      	push	{r4, lr}
 8009102:	4b09      	ldr	r3, [pc, #36]	; (8009128 <global_stdio_init.part.0+0x28>)
 8009104:	4a09      	ldr	r2, [pc, #36]	; (800912c <global_stdio_init.part.0+0x2c>)
 8009106:	2104      	movs	r1, #4
 8009108:	601a      	str	r2, [r3, #0]
 800910a:	4809      	ldr	r0, [pc, #36]	; (8009130 <global_stdio_init.part.0+0x30>)
 800910c:	2200      	movs	r2, #0
 800910e:	f7ff ff95 	bl	800903c <std>
 8009112:	2201      	movs	r2, #1
 8009114:	2109      	movs	r1, #9
 8009116:	4807      	ldr	r0, [pc, #28]	; (8009134 <global_stdio_init.part.0+0x34>)
 8009118:	f7ff ff90 	bl	800903c <std>
 800911c:	2202      	movs	r2, #2
 800911e:	2112      	movs	r1, #18
 8009120:	4805      	ldr	r0, [pc, #20]	; (8009138 <global_stdio_init.part.0+0x38>)
 8009122:	f7ff ff8b 	bl	800903c <std>
 8009126:	bd10      	pop	{r4, pc}
 8009128:	20000c24 	.word	0x20000c24
 800912c:	080090a9 	.word	0x080090a9
 8009130:	20000aec 	.word	0x20000aec
 8009134:	20000b54 	.word	0x20000b54
 8009138:	20000bbc 	.word	0x20000bbc

0800913c <__sfp_lock_acquire>:
 800913c:	b510      	push	{r4, lr}
 800913e:	4802      	ldr	r0, [pc, #8]	; (8009148 <__sfp_lock_acquire+0xc>)
 8009140:	f000 f96a 	bl	8009418 <__retarget_lock_acquire_recursive>
 8009144:	bd10      	pop	{r4, pc}
 8009146:	46c0      	nop			; (mov r8, r8)
 8009148:	20000c2e 	.word	0x20000c2e

0800914c <__sfp_lock_release>:
 800914c:	b510      	push	{r4, lr}
 800914e:	4802      	ldr	r0, [pc, #8]	; (8009158 <__sfp_lock_release+0xc>)
 8009150:	f000 f963 	bl	800941a <__retarget_lock_release_recursive>
 8009154:	bd10      	pop	{r4, pc}
 8009156:	46c0      	nop			; (mov r8, r8)
 8009158:	20000c2e 	.word	0x20000c2e

0800915c <__sinit>:
 800915c:	b510      	push	{r4, lr}
 800915e:	0004      	movs	r4, r0
 8009160:	f7ff ffec 	bl	800913c <__sfp_lock_acquire>
 8009164:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009166:	2b00      	cmp	r3, #0
 8009168:	d002      	beq.n	8009170 <__sinit+0x14>
 800916a:	f7ff ffef 	bl	800914c <__sfp_lock_release>
 800916e:	bd10      	pop	{r4, pc}
 8009170:	4b04      	ldr	r3, [pc, #16]	; (8009184 <__sinit+0x28>)
 8009172:	6363      	str	r3, [r4, #52]	; 0x34
 8009174:	4b04      	ldr	r3, [pc, #16]	; (8009188 <__sinit+0x2c>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1f6      	bne.n	800916a <__sinit+0xe>
 800917c:	f7ff ffc0 	bl	8009100 <global_stdio_init.part.0>
 8009180:	e7f3      	b.n	800916a <__sinit+0xe>
 8009182:	46c0      	nop			; (mov r8, r8)
 8009184:	080090c5 	.word	0x080090c5
 8009188:	20000c24 	.word	0x20000c24

0800918c <_fwalk_sglue>:
 800918c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800918e:	0014      	movs	r4, r2
 8009190:	2600      	movs	r6, #0
 8009192:	9000      	str	r0, [sp, #0]
 8009194:	9101      	str	r1, [sp, #4]
 8009196:	68a5      	ldr	r5, [r4, #8]
 8009198:	6867      	ldr	r7, [r4, #4]
 800919a:	3f01      	subs	r7, #1
 800919c:	d504      	bpl.n	80091a8 <_fwalk_sglue+0x1c>
 800919e:	6824      	ldr	r4, [r4, #0]
 80091a0:	2c00      	cmp	r4, #0
 80091a2:	d1f8      	bne.n	8009196 <_fwalk_sglue+0xa>
 80091a4:	0030      	movs	r0, r6
 80091a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091a8:	89ab      	ldrh	r3, [r5, #12]
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d908      	bls.n	80091c0 <_fwalk_sglue+0x34>
 80091ae:	220e      	movs	r2, #14
 80091b0:	5eab      	ldrsh	r3, [r5, r2]
 80091b2:	3301      	adds	r3, #1
 80091b4:	d004      	beq.n	80091c0 <_fwalk_sglue+0x34>
 80091b6:	0029      	movs	r1, r5
 80091b8:	9800      	ldr	r0, [sp, #0]
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	4798      	blx	r3
 80091be:	4306      	orrs	r6, r0
 80091c0:	3568      	adds	r5, #104	; 0x68
 80091c2:	e7ea      	b.n	800919a <_fwalk_sglue+0xe>

080091c4 <snprintf>:
 80091c4:	b40c      	push	{r2, r3}
 80091c6:	b530      	push	{r4, r5, lr}
 80091c8:	4b17      	ldr	r3, [pc, #92]	; (8009228 <snprintf+0x64>)
 80091ca:	000c      	movs	r4, r1
 80091cc:	681d      	ldr	r5, [r3, #0]
 80091ce:	b09d      	sub	sp, #116	; 0x74
 80091d0:	2900      	cmp	r1, #0
 80091d2:	da08      	bge.n	80091e6 <snprintf+0x22>
 80091d4:	238b      	movs	r3, #139	; 0x8b
 80091d6:	2001      	movs	r0, #1
 80091d8:	602b      	str	r3, [r5, #0]
 80091da:	4240      	negs	r0, r0
 80091dc:	b01d      	add	sp, #116	; 0x74
 80091de:	bc30      	pop	{r4, r5}
 80091e0:	bc08      	pop	{r3}
 80091e2:	b002      	add	sp, #8
 80091e4:	4718      	bx	r3
 80091e6:	2382      	movs	r3, #130	; 0x82
 80091e8:	466a      	mov	r2, sp
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	8293      	strh	r3, [r2, #20]
 80091ee:	2300      	movs	r3, #0
 80091f0:	9002      	str	r0, [sp, #8]
 80091f2:	9006      	str	r0, [sp, #24]
 80091f4:	4299      	cmp	r1, r3
 80091f6:	d000      	beq.n	80091fa <snprintf+0x36>
 80091f8:	1e4b      	subs	r3, r1, #1
 80091fa:	9304      	str	r3, [sp, #16]
 80091fc:	9307      	str	r3, [sp, #28]
 80091fe:	2301      	movs	r3, #1
 8009200:	466a      	mov	r2, sp
 8009202:	425b      	negs	r3, r3
 8009204:	82d3      	strh	r3, [r2, #22]
 8009206:	0028      	movs	r0, r5
 8009208:	ab21      	add	r3, sp, #132	; 0x84
 800920a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800920c:	a902      	add	r1, sp, #8
 800920e:	9301      	str	r3, [sp, #4]
 8009210:	f000 ffb6 	bl	800a180 <_svfprintf_r>
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	da01      	bge.n	800921c <snprintf+0x58>
 8009218:	238b      	movs	r3, #139	; 0x8b
 800921a:	602b      	str	r3, [r5, #0]
 800921c:	2c00      	cmp	r4, #0
 800921e:	d0dd      	beq.n	80091dc <snprintf+0x18>
 8009220:	2200      	movs	r2, #0
 8009222:	9b02      	ldr	r3, [sp, #8]
 8009224:	701a      	strb	r2, [r3, #0]
 8009226:	e7d9      	b.n	80091dc <snprintf+0x18>
 8009228:	200002b8 	.word	0x200002b8

0800922c <sprintf>:
 800922c:	b40e      	push	{r1, r2, r3}
 800922e:	b500      	push	{lr}
 8009230:	490b      	ldr	r1, [pc, #44]	; (8009260 <sprintf+0x34>)
 8009232:	b09c      	sub	sp, #112	; 0x70
 8009234:	ab1d      	add	r3, sp, #116	; 0x74
 8009236:	9002      	str	r0, [sp, #8]
 8009238:	9006      	str	r0, [sp, #24]
 800923a:	9107      	str	r1, [sp, #28]
 800923c:	9104      	str	r1, [sp, #16]
 800923e:	4809      	ldr	r0, [pc, #36]	; (8009264 <sprintf+0x38>)
 8009240:	4909      	ldr	r1, [pc, #36]	; (8009268 <sprintf+0x3c>)
 8009242:	cb04      	ldmia	r3!, {r2}
 8009244:	9105      	str	r1, [sp, #20]
 8009246:	6800      	ldr	r0, [r0, #0]
 8009248:	a902      	add	r1, sp, #8
 800924a:	9301      	str	r3, [sp, #4]
 800924c:	f000 ff98 	bl	800a180 <_svfprintf_r>
 8009250:	2200      	movs	r2, #0
 8009252:	9b02      	ldr	r3, [sp, #8]
 8009254:	701a      	strb	r2, [r3, #0]
 8009256:	b01c      	add	sp, #112	; 0x70
 8009258:	bc08      	pop	{r3}
 800925a:	b003      	add	sp, #12
 800925c:	4718      	bx	r3
 800925e:	46c0      	nop			; (mov r8, r8)
 8009260:	7fffffff 	.word	0x7fffffff
 8009264:	200002b8 	.word	0x200002b8
 8009268:	ffff0208 	.word	0xffff0208

0800926c <__sread>:
 800926c:	b570      	push	{r4, r5, r6, lr}
 800926e:	000c      	movs	r4, r1
 8009270:	250e      	movs	r5, #14
 8009272:	5f49      	ldrsh	r1, [r1, r5]
 8009274:	f000 f87c 	bl	8009370 <_read_r>
 8009278:	2800      	cmp	r0, #0
 800927a:	db03      	blt.n	8009284 <__sread+0x18>
 800927c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800927e:	181b      	adds	r3, r3, r0
 8009280:	6523      	str	r3, [r4, #80]	; 0x50
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	89a3      	ldrh	r3, [r4, #12]
 8009286:	4a02      	ldr	r2, [pc, #8]	; (8009290 <__sread+0x24>)
 8009288:	4013      	ands	r3, r2
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	e7f9      	b.n	8009282 <__sread+0x16>
 800928e:	46c0      	nop			; (mov r8, r8)
 8009290:	ffffefff 	.word	0xffffefff

08009294 <__swrite>:
 8009294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009296:	001f      	movs	r7, r3
 8009298:	898b      	ldrh	r3, [r1, #12]
 800929a:	0005      	movs	r5, r0
 800929c:	000c      	movs	r4, r1
 800929e:	0016      	movs	r6, r2
 80092a0:	05db      	lsls	r3, r3, #23
 80092a2:	d505      	bpl.n	80092b0 <__swrite+0x1c>
 80092a4:	230e      	movs	r3, #14
 80092a6:	5ec9      	ldrsh	r1, [r1, r3]
 80092a8:	2200      	movs	r2, #0
 80092aa:	2302      	movs	r3, #2
 80092ac:	f000 f84c 	bl	8009348 <_lseek_r>
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	4a05      	ldr	r2, [pc, #20]	; (80092c8 <__swrite+0x34>)
 80092b4:	0028      	movs	r0, r5
 80092b6:	4013      	ands	r3, r2
 80092b8:	81a3      	strh	r3, [r4, #12]
 80092ba:	0032      	movs	r2, r6
 80092bc:	230e      	movs	r3, #14
 80092be:	5ee1      	ldrsh	r1, [r4, r3]
 80092c0:	003b      	movs	r3, r7
 80092c2:	f000 f869 	bl	8009398 <_write_r>
 80092c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092c8:	ffffefff 	.word	0xffffefff

080092cc <__sseek>:
 80092cc:	b570      	push	{r4, r5, r6, lr}
 80092ce:	000c      	movs	r4, r1
 80092d0:	250e      	movs	r5, #14
 80092d2:	5f49      	ldrsh	r1, [r1, r5]
 80092d4:	f000 f838 	bl	8009348 <_lseek_r>
 80092d8:	89a3      	ldrh	r3, [r4, #12]
 80092da:	1c42      	adds	r2, r0, #1
 80092dc:	d103      	bne.n	80092e6 <__sseek+0x1a>
 80092de:	4a05      	ldr	r2, [pc, #20]	; (80092f4 <__sseek+0x28>)
 80092e0:	4013      	ands	r3, r2
 80092e2:	81a3      	strh	r3, [r4, #12]
 80092e4:	bd70      	pop	{r4, r5, r6, pc}
 80092e6:	2280      	movs	r2, #128	; 0x80
 80092e8:	0152      	lsls	r2, r2, #5
 80092ea:	4313      	orrs	r3, r2
 80092ec:	81a3      	strh	r3, [r4, #12]
 80092ee:	6520      	str	r0, [r4, #80]	; 0x50
 80092f0:	e7f8      	b.n	80092e4 <__sseek+0x18>
 80092f2:	46c0      	nop			; (mov r8, r8)
 80092f4:	ffffefff 	.word	0xffffefff

080092f8 <__sclose>:
 80092f8:	b510      	push	{r4, lr}
 80092fa:	230e      	movs	r3, #14
 80092fc:	5ec9      	ldrsh	r1, [r1, r3]
 80092fe:	f000 f811 	bl	8009324 <_close_r>
 8009302:	bd10      	pop	{r4, pc}

08009304 <memset>:
 8009304:	0003      	movs	r3, r0
 8009306:	1882      	adds	r2, r0, r2
 8009308:	4293      	cmp	r3, r2
 800930a:	d100      	bne.n	800930e <memset+0xa>
 800930c:	4770      	bx	lr
 800930e:	7019      	strb	r1, [r3, #0]
 8009310:	3301      	adds	r3, #1
 8009312:	e7f9      	b.n	8009308 <memset+0x4>

08009314 <__locale_mb_cur_max>:
 8009314:	2294      	movs	r2, #148	; 0x94
 8009316:	4b02      	ldr	r3, [pc, #8]	; (8009320 <__locale_mb_cur_max+0xc>)
 8009318:	0052      	lsls	r2, r2, #1
 800931a:	5c98      	ldrb	r0, [r3, r2]
 800931c:	4770      	bx	lr
 800931e:	46c0      	nop			; (mov r8, r8)
 8009320:	2000002c 	.word	0x2000002c

08009324 <_close_r>:
 8009324:	2300      	movs	r3, #0
 8009326:	b570      	push	{r4, r5, r6, lr}
 8009328:	4d06      	ldr	r5, [pc, #24]	; (8009344 <_close_r+0x20>)
 800932a:	0004      	movs	r4, r0
 800932c:	0008      	movs	r0, r1
 800932e:	602b      	str	r3, [r5, #0]
 8009330:	f7fa fa33 	bl	800379a <_close>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	d103      	bne.n	8009340 <_close_r+0x1c>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d000      	beq.n	8009340 <_close_r+0x1c>
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	bd70      	pop	{r4, r5, r6, pc}
 8009342:	46c0      	nop			; (mov r8, r8)
 8009344:	20000c28 	.word	0x20000c28

08009348 <_lseek_r>:
 8009348:	b570      	push	{r4, r5, r6, lr}
 800934a:	0004      	movs	r4, r0
 800934c:	0008      	movs	r0, r1
 800934e:	0011      	movs	r1, r2
 8009350:	001a      	movs	r2, r3
 8009352:	2300      	movs	r3, #0
 8009354:	4d05      	ldr	r5, [pc, #20]	; (800936c <_lseek_r+0x24>)
 8009356:	602b      	str	r3, [r5, #0]
 8009358:	f7fa fa40 	bl	80037dc <_lseek>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d103      	bne.n	8009368 <_lseek_r+0x20>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d000      	beq.n	8009368 <_lseek_r+0x20>
 8009366:	6023      	str	r3, [r4, #0]
 8009368:	bd70      	pop	{r4, r5, r6, pc}
 800936a:	46c0      	nop			; (mov r8, r8)
 800936c:	20000c28 	.word	0x20000c28

08009370 <_read_r>:
 8009370:	b570      	push	{r4, r5, r6, lr}
 8009372:	0004      	movs	r4, r0
 8009374:	0008      	movs	r0, r1
 8009376:	0011      	movs	r1, r2
 8009378:	001a      	movs	r2, r3
 800937a:	2300      	movs	r3, #0
 800937c:	4d05      	ldr	r5, [pc, #20]	; (8009394 <_read_r+0x24>)
 800937e:	602b      	str	r3, [r5, #0]
 8009380:	f7fa f9d2 	bl	8003728 <_read>
 8009384:	1c43      	adds	r3, r0, #1
 8009386:	d103      	bne.n	8009390 <_read_r+0x20>
 8009388:	682b      	ldr	r3, [r5, #0]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d000      	beq.n	8009390 <_read_r+0x20>
 800938e:	6023      	str	r3, [r4, #0]
 8009390:	bd70      	pop	{r4, r5, r6, pc}
 8009392:	46c0      	nop			; (mov r8, r8)
 8009394:	20000c28 	.word	0x20000c28

08009398 <_write_r>:
 8009398:	b570      	push	{r4, r5, r6, lr}
 800939a:	0004      	movs	r4, r0
 800939c:	0008      	movs	r0, r1
 800939e:	0011      	movs	r1, r2
 80093a0:	001a      	movs	r2, r3
 80093a2:	2300      	movs	r3, #0
 80093a4:	4d05      	ldr	r5, [pc, #20]	; (80093bc <_write_r+0x24>)
 80093a6:	602b      	str	r3, [r5, #0]
 80093a8:	f7fa f9db 	bl	8003762 <_write>
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	d103      	bne.n	80093b8 <_write_r+0x20>
 80093b0:	682b      	ldr	r3, [r5, #0]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d000      	beq.n	80093b8 <_write_r+0x20>
 80093b6:	6023      	str	r3, [r4, #0]
 80093b8:	bd70      	pop	{r4, r5, r6, pc}
 80093ba:	46c0      	nop			; (mov r8, r8)
 80093bc:	20000c28 	.word	0x20000c28

080093c0 <__errno>:
 80093c0:	4b01      	ldr	r3, [pc, #4]	; (80093c8 <__errno+0x8>)
 80093c2:	6818      	ldr	r0, [r3, #0]
 80093c4:	4770      	bx	lr
 80093c6:	46c0      	nop			; (mov r8, r8)
 80093c8:	200002b8 	.word	0x200002b8

080093cc <__libc_init_array>:
 80093cc:	b570      	push	{r4, r5, r6, lr}
 80093ce:	2600      	movs	r6, #0
 80093d0:	4c0c      	ldr	r4, [pc, #48]	; (8009404 <__libc_init_array+0x38>)
 80093d2:	4d0d      	ldr	r5, [pc, #52]	; (8009408 <__libc_init_array+0x3c>)
 80093d4:	1b64      	subs	r4, r4, r5
 80093d6:	10a4      	asrs	r4, r4, #2
 80093d8:	42a6      	cmp	r6, r4
 80093da:	d109      	bne.n	80093f0 <__libc_init_array+0x24>
 80093dc:	2600      	movs	r6, #0
 80093de:	f004 fced 	bl	800ddbc <_init>
 80093e2:	4c0a      	ldr	r4, [pc, #40]	; (800940c <__libc_init_array+0x40>)
 80093e4:	4d0a      	ldr	r5, [pc, #40]	; (8009410 <__libc_init_array+0x44>)
 80093e6:	1b64      	subs	r4, r4, r5
 80093e8:	10a4      	asrs	r4, r4, #2
 80093ea:	42a6      	cmp	r6, r4
 80093ec:	d105      	bne.n	80093fa <__libc_init_array+0x2e>
 80093ee:	bd70      	pop	{r4, r5, r6, pc}
 80093f0:	00b3      	lsls	r3, r6, #2
 80093f2:	58eb      	ldr	r3, [r5, r3]
 80093f4:	4798      	blx	r3
 80093f6:	3601      	adds	r6, #1
 80093f8:	e7ee      	b.n	80093d8 <__libc_init_array+0xc>
 80093fa:	00b3      	lsls	r3, r6, #2
 80093fc:	58eb      	ldr	r3, [r5, r3]
 80093fe:	4798      	blx	r3
 8009400:	3601      	adds	r6, #1
 8009402:	e7f2      	b.n	80093ea <__libc_init_array+0x1e>
 8009404:	0800fd24 	.word	0x0800fd24
 8009408:	0800fd24 	.word	0x0800fd24
 800940c:	0800fd2c 	.word	0x0800fd2c
 8009410:	0800fd24 	.word	0x0800fd24

08009414 <__retarget_lock_init_recursive>:
 8009414:	4770      	bx	lr

08009416 <__retarget_lock_close_recursive>:
 8009416:	4770      	bx	lr

08009418 <__retarget_lock_acquire_recursive>:
 8009418:	4770      	bx	lr

0800941a <__retarget_lock_release_recursive>:
 800941a:	4770      	bx	lr

0800941c <memcpy>:
 800941c:	2300      	movs	r3, #0
 800941e:	b510      	push	{r4, lr}
 8009420:	429a      	cmp	r2, r3
 8009422:	d100      	bne.n	8009426 <memcpy+0xa>
 8009424:	bd10      	pop	{r4, pc}
 8009426:	5ccc      	ldrb	r4, [r1, r3]
 8009428:	54c4      	strb	r4, [r0, r3]
 800942a:	3301      	adds	r3, #1
 800942c:	e7f8      	b.n	8009420 <memcpy+0x4>
	...

08009430 <register_fini>:
 8009430:	4b03      	ldr	r3, [pc, #12]	; (8009440 <register_fini+0x10>)
 8009432:	b510      	push	{r4, lr}
 8009434:	2b00      	cmp	r3, #0
 8009436:	d002      	beq.n	800943e <register_fini+0xe>
 8009438:	4802      	ldr	r0, [pc, #8]	; (8009444 <register_fini+0x14>)
 800943a:	f000 f805 	bl	8009448 <atexit>
 800943e:	bd10      	pop	{r4, pc}
 8009440:	00000000 	.word	0x00000000
 8009444:	0800b891 	.word	0x0800b891

08009448 <atexit>:
 8009448:	2300      	movs	r3, #0
 800944a:	b510      	push	{r4, lr}
 800944c:	0001      	movs	r1, r0
 800944e:	001a      	movs	r2, r3
 8009450:	0018      	movs	r0, r3
 8009452:	f002 fa79 	bl	800b948 <__register_exitproc>
 8009456:	bd10      	pop	{r4, pc}

08009458 <_malloc_trim_r>:
 8009458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800945a:	0004      	movs	r4, r0
 800945c:	2008      	movs	r0, #8
 800945e:	000d      	movs	r5, r1
 8009460:	f002 fa2a 	bl	800b8b8 <sysconf>
 8009464:	0006      	movs	r6, r0
 8009466:	0020      	movs	r0, r4
 8009468:	f000 fb22 	bl	8009ab0 <__malloc_lock>
 800946c:	2203      	movs	r2, #3
 800946e:	4f21      	ldr	r7, [pc, #132]	; (80094f4 <_malloc_trim_r+0x9c>)
 8009470:	0031      	movs	r1, r6
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	4393      	bics	r3, r2
 8009478:	1b58      	subs	r0, r3, r5
 800947a:	3811      	subs	r0, #17
 800947c:	1980      	adds	r0, r0, r6
 800947e:	9301      	str	r3, [sp, #4]
 8009480:	f7f6 fe5c 	bl	800013c <__udivsi3>
 8009484:	1e45      	subs	r5, r0, #1
 8009486:	4375      	muls	r5, r6
 8009488:	42ae      	cmp	r6, r5
 800948a:	dd04      	ble.n	8009496 <_malloc_trim_r+0x3e>
 800948c:	0020      	movs	r0, r4
 800948e:	f000 fb17 	bl	8009ac0 <__malloc_unlock>
 8009492:	2000      	movs	r0, #0
 8009494:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009496:	2100      	movs	r1, #0
 8009498:	0020      	movs	r0, r4
 800949a:	f002 f9e7 	bl	800b86c <_sbrk_r>
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	9a01      	ldr	r2, [sp, #4]
 80094a2:	189b      	adds	r3, r3, r2
 80094a4:	4298      	cmp	r0, r3
 80094a6:	d1f1      	bne.n	800948c <_malloc_trim_r+0x34>
 80094a8:	0020      	movs	r0, r4
 80094aa:	4269      	negs	r1, r5
 80094ac:	f002 f9de 	bl	800b86c <_sbrk_r>
 80094b0:	3001      	adds	r0, #1
 80094b2:	d110      	bne.n	80094d6 <_malloc_trim_r+0x7e>
 80094b4:	2100      	movs	r1, #0
 80094b6:	0020      	movs	r0, r4
 80094b8:	f002 f9d8 	bl	800b86c <_sbrk_r>
 80094bc:	68ba      	ldr	r2, [r7, #8]
 80094be:	1a81      	subs	r1, r0, r2
 80094c0:	290f      	cmp	r1, #15
 80094c2:	dde3      	ble.n	800948c <_malloc_trim_r+0x34>
 80094c4:	4d0c      	ldr	r5, [pc, #48]	; (80094f8 <_malloc_trim_r+0xa0>)
 80094c6:	4b0d      	ldr	r3, [pc, #52]	; (80094fc <_malloc_trim_r+0xa4>)
 80094c8:	682d      	ldr	r5, [r5, #0]
 80094ca:	1b40      	subs	r0, r0, r5
 80094cc:	6018      	str	r0, [r3, #0]
 80094ce:	2301      	movs	r3, #1
 80094d0:	430b      	orrs	r3, r1
 80094d2:	6053      	str	r3, [r2, #4]
 80094d4:	e7da      	b.n	800948c <_malloc_trim_r+0x34>
 80094d6:	2601      	movs	r6, #1
 80094d8:	9b01      	ldr	r3, [sp, #4]
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	1b5b      	subs	r3, r3, r5
 80094de:	4333      	orrs	r3, r6
 80094e0:	6053      	str	r3, [r2, #4]
 80094e2:	4a06      	ldr	r2, [pc, #24]	; (80094fc <_malloc_trim_r+0xa4>)
 80094e4:	0020      	movs	r0, r4
 80094e6:	6813      	ldr	r3, [r2, #0]
 80094e8:	1b5b      	subs	r3, r3, r5
 80094ea:	6013      	str	r3, [r2, #0]
 80094ec:	f000 fae8 	bl	8009ac0 <__malloc_unlock>
 80094f0:	0030      	movs	r0, r6
 80094f2:	e7cf      	b.n	8009494 <_malloc_trim_r+0x3c>
 80094f4:	200002c0 	.word	0x200002c0
 80094f8:	200006c8 	.word	0x200006c8
 80094fc:	20000c34 	.word	0x20000c34

08009500 <_free_r>:
 8009500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009502:	1e0d      	subs	r5, r1, #0
 8009504:	9001      	str	r0, [sp, #4]
 8009506:	d02d      	beq.n	8009564 <_free_r+0x64>
 8009508:	f000 fad2 	bl	8009ab0 <__malloc_lock>
 800950c:	2301      	movs	r3, #1
 800950e:	0029      	movs	r1, r5
 8009510:	469c      	mov	ip, r3
 8009512:	3908      	subs	r1, #8
 8009514:	684f      	ldr	r7, [r1, #4]
 8009516:	4662      	mov	r2, ip
 8009518:	003b      	movs	r3, r7
 800951a:	4664      	mov	r4, ip
 800951c:	4393      	bics	r3, r2
 800951e:	18c8      	adds	r0, r1, r3
 8009520:	6845      	ldr	r5, [r0, #4]
 8009522:	3202      	adds	r2, #2
 8009524:	4395      	bics	r5, r2
 8009526:	4a4a      	ldr	r2, [pc, #296]	; (8009650 <_free_r+0x150>)
 8009528:	4027      	ands	r7, r4
 800952a:	6896      	ldr	r6, [r2, #8]
 800952c:	4286      	cmp	r6, r0
 800952e:	d11a      	bne.n	8009566 <_free_r+0x66>
 8009530:	195b      	adds	r3, r3, r5
 8009532:	2f00      	cmp	r7, #0
 8009534:	d106      	bne.n	8009544 <_free_r+0x44>
 8009536:	6808      	ldr	r0, [r1, #0]
 8009538:	1a09      	subs	r1, r1, r0
 800953a:	688d      	ldr	r5, [r1, #8]
 800953c:	181b      	adds	r3, r3, r0
 800953e:	68c8      	ldr	r0, [r1, #12]
 8009540:	60e8      	str	r0, [r5, #12]
 8009542:	6085      	str	r5, [r0, #8]
 8009544:	2001      	movs	r0, #1
 8009546:	4318      	orrs	r0, r3
 8009548:	6048      	str	r0, [r1, #4]
 800954a:	6091      	str	r1, [r2, #8]
 800954c:	4a41      	ldr	r2, [pc, #260]	; (8009654 <_free_r+0x154>)
 800954e:	6812      	ldr	r2, [r2, #0]
 8009550:	429a      	cmp	r2, r3
 8009552:	d804      	bhi.n	800955e <_free_r+0x5e>
 8009554:	4b40      	ldr	r3, [pc, #256]	; (8009658 <_free_r+0x158>)
 8009556:	9801      	ldr	r0, [sp, #4]
 8009558:	6819      	ldr	r1, [r3, #0]
 800955a:	f7ff ff7d 	bl	8009458 <_malloc_trim_r>
 800955e:	9801      	ldr	r0, [sp, #4]
 8009560:	f000 faae 	bl	8009ac0 <__malloc_unlock>
 8009564:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009566:	2600      	movs	r6, #0
 8009568:	6045      	str	r5, [r0, #4]
 800956a:	42b7      	cmp	r7, r6
 800956c:	d109      	bne.n	8009582 <_free_r+0x82>
 800956e:	680f      	ldr	r7, [r1, #0]
 8009570:	4c3a      	ldr	r4, [pc, #232]	; (800965c <_free_r+0x15c>)
 8009572:	1bc9      	subs	r1, r1, r7
 8009574:	19db      	adds	r3, r3, r7
 8009576:	688f      	ldr	r7, [r1, #8]
 8009578:	42a7      	cmp	r7, r4
 800957a:	d02c      	beq.n	80095d6 <_free_r+0xd6>
 800957c:	68cc      	ldr	r4, [r1, #12]
 800957e:	60fc      	str	r4, [r7, #12]
 8009580:	60a7      	str	r7, [r4, #8]
 8009582:	1947      	adds	r7, r0, r5
 8009584:	687c      	ldr	r4, [r7, #4]
 8009586:	2701      	movs	r7, #1
 8009588:	423c      	tst	r4, r7
 800958a:	d10b      	bne.n	80095a4 <_free_r+0xa4>
 800958c:	195b      	adds	r3, r3, r5
 800958e:	6885      	ldr	r5, [r0, #8]
 8009590:	2e00      	cmp	r6, #0
 8009592:	d122      	bne.n	80095da <_free_r+0xda>
 8009594:	4c31      	ldr	r4, [pc, #196]	; (800965c <_free_r+0x15c>)
 8009596:	42a5      	cmp	r5, r4
 8009598:	d11f      	bne.n	80095da <_free_r+0xda>
 800959a:	003e      	movs	r6, r7
 800959c:	6151      	str	r1, [r2, #20]
 800959e:	6111      	str	r1, [r2, #16]
 80095a0:	60cd      	str	r5, [r1, #12]
 80095a2:	608d      	str	r5, [r1, #8]
 80095a4:	2501      	movs	r5, #1
 80095a6:	0028      	movs	r0, r5
 80095a8:	4318      	orrs	r0, r3
 80095aa:	6048      	str	r0, [r1, #4]
 80095ac:	50cb      	str	r3, [r1, r3]
 80095ae:	2e00      	cmp	r6, #0
 80095b0:	d1d5      	bne.n	800955e <_free_r+0x5e>
 80095b2:	2080      	movs	r0, #128	; 0x80
 80095b4:	0080      	lsls	r0, r0, #2
 80095b6:	4283      	cmp	r3, r0
 80095b8:	d213      	bcs.n	80095e2 <_free_r+0xe2>
 80095ba:	08d8      	lsrs	r0, r3, #3
 80095bc:	095b      	lsrs	r3, r3, #5
 80095be:	409d      	lsls	r5, r3
 80095c0:	6853      	ldr	r3, [r2, #4]
 80095c2:	431d      	orrs	r5, r3
 80095c4:	00c3      	lsls	r3, r0, #3
 80095c6:	189b      	adds	r3, r3, r2
 80095c8:	6055      	str	r5, [r2, #4]
 80095ca:	689a      	ldr	r2, [r3, #8]
 80095cc:	60cb      	str	r3, [r1, #12]
 80095ce:	608a      	str	r2, [r1, #8]
 80095d0:	6099      	str	r1, [r3, #8]
 80095d2:	60d1      	str	r1, [r2, #12]
 80095d4:	e7c3      	b.n	800955e <_free_r+0x5e>
 80095d6:	4666      	mov	r6, ip
 80095d8:	e7d3      	b.n	8009582 <_free_r+0x82>
 80095da:	68c0      	ldr	r0, [r0, #12]
 80095dc:	60e8      	str	r0, [r5, #12]
 80095de:	6085      	str	r5, [r0, #8]
 80095e0:	e7e0      	b.n	80095a4 <_free_r+0xa4>
 80095e2:	0a5d      	lsrs	r5, r3, #9
 80095e4:	2d04      	cmp	r5, #4
 80095e6:	d812      	bhi.n	800960e <_free_r+0x10e>
 80095e8:	0998      	lsrs	r0, r3, #6
 80095ea:	3038      	adds	r0, #56	; 0x38
 80095ec:	00c6      	lsls	r6, r0, #3
 80095ee:	18b6      	adds	r6, r6, r2
 80095f0:	68b5      	ldr	r5, [r6, #8]
 80095f2:	2703      	movs	r7, #3
 80095f4:	42ae      	cmp	r6, r5
 80095f6:	d125      	bne.n	8009644 <_free_r+0x144>
 80095f8:	2301      	movs	r3, #1
 80095fa:	1080      	asrs	r0, r0, #2
 80095fc:	4083      	lsls	r3, r0
 80095fe:	6850      	ldr	r0, [r2, #4]
 8009600:	4303      	orrs	r3, r0
 8009602:	6053      	str	r3, [r2, #4]
 8009604:	60ce      	str	r6, [r1, #12]
 8009606:	608d      	str	r5, [r1, #8]
 8009608:	60b1      	str	r1, [r6, #8]
 800960a:	60e9      	str	r1, [r5, #12]
 800960c:	e7a7      	b.n	800955e <_free_r+0x5e>
 800960e:	2d14      	cmp	r5, #20
 8009610:	d802      	bhi.n	8009618 <_free_r+0x118>
 8009612:	0028      	movs	r0, r5
 8009614:	305b      	adds	r0, #91	; 0x5b
 8009616:	e7e9      	b.n	80095ec <_free_r+0xec>
 8009618:	2d54      	cmp	r5, #84	; 0x54
 800961a:	d802      	bhi.n	8009622 <_free_r+0x122>
 800961c:	0b18      	lsrs	r0, r3, #12
 800961e:	306e      	adds	r0, #110	; 0x6e
 8009620:	e7e4      	b.n	80095ec <_free_r+0xec>
 8009622:	20aa      	movs	r0, #170	; 0xaa
 8009624:	0040      	lsls	r0, r0, #1
 8009626:	4285      	cmp	r5, r0
 8009628:	d802      	bhi.n	8009630 <_free_r+0x130>
 800962a:	0bd8      	lsrs	r0, r3, #15
 800962c:	3077      	adds	r0, #119	; 0x77
 800962e:	e7dd      	b.n	80095ec <_free_r+0xec>
 8009630:	4e0b      	ldr	r6, [pc, #44]	; (8009660 <_free_r+0x160>)
 8009632:	207e      	movs	r0, #126	; 0x7e
 8009634:	42b5      	cmp	r5, r6
 8009636:	d8d9      	bhi.n	80095ec <_free_r+0xec>
 8009638:	0c98      	lsrs	r0, r3, #18
 800963a:	307c      	adds	r0, #124	; 0x7c
 800963c:	e7d6      	b.n	80095ec <_free_r+0xec>
 800963e:	68ad      	ldr	r5, [r5, #8]
 8009640:	42ae      	cmp	r6, r5
 8009642:	d003      	beq.n	800964c <_free_r+0x14c>
 8009644:	686a      	ldr	r2, [r5, #4]
 8009646:	43ba      	bics	r2, r7
 8009648:	429a      	cmp	r2, r3
 800964a:	d8f8      	bhi.n	800963e <_free_r+0x13e>
 800964c:	68ee      	ldr	r6, [r5, #12]
 800964e:	e7d9      	b.n	8009604 <_free_r+0x104>
 8009650:	200002c0 	.word	0x200002c0
 8009654:	200006cc 	.word	0x200006cc
 8009658:	20000c64 	.word	0x20000c64
 800965c:	200002c8 	.word	0x200002c8
 8009660:	00000554 	.word	0x00000554

08009664 <_malloc_r>:
 8009664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009666:	000d      	movs	r5, r1
 8009668:	b087      	sub	sp, #28
 800966a:	350b      	adds	r5, #11
 800966c:	9001      	str	r0, [sp, #4]
 800966e:	2d16      	cmp	r5, #22
 8009670:	d908      	bls.n	8009684 <_malloc_r+0x20>
 8009672:	2207      	movs	r2, #7
 8009674:	4395      	bics	r5, r2
 8009676:	d506      	bpl.n	8009686 <_malloc_r+0x22>
 8009678:	230c      	movs	r3, #12
 800967a:	9a01      	ldr	r2, [sp, #4]
 800967c:	6013      	str	r3, [r2, #0]
 800967e:	2000      	movs	r0, #0
 8009680:	b007      	add	sp, #28
 8009682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009684:	2510      	movs	r5, #16
 8009686:	42a9      	cmp	r1, r5
 8009688:	d8f6      	bhi.n	8009678 <_malloc_r+0x14>
 800968a:	9801      	ldr	r0, [sp, #4]
 800968c:	f000 fa10 	bl	8009ab0 <__malloc_lock>
 8009690:	23fc      	movs	r3, #252	; 0xfc
 8009692:	4ebe      	ldr	r6, [pc, #760]	; (800998c <_malloc_r+0x328>)
 8009694:	005b      	lsls	r3, r3, #1
 8009696:	429d      	cmp	r5, r3
 8009698:	d219      	bcs.n	80096ce <_malloc_r+0x6a>
 800969a:	002a      	movs	r2, r5
 800969c:	3208      	adds	r2, #8
 800969e:	18b2      	adds	r2, r6, r2
 80096a0:	0011      	movs	r1, r2
 80096a2:	6854      	ldr	r4, [r2, #4]
 80096a4:	3908      	subs	r1, #8
 80096a6:	08eb      	lsrs	r3, r5, #3
 80096a8:	428c      	cmp	r4, r1
 80096aa:	d103      	bne.n	80096b4 <_malloc_r+0x50>
 80096ac:	68d4      	ldr	r4, [r2, #12]
 80096ae:	3302      	adds	r3, #2
 80096b0:	42a2      	cmp	r2, r4
 80096b2:	d022      	beq.n	80096fa <_malloc_r+0x96>
 80096b4:	2203      	movs	r2, #3
 80096b6:	6863      	ldr	r3, [r4, #4]
 80096b8:	68a1      	ldr	r1, [r4, #8]
 80096ba:	4393      	bics	r3, r2
 80096bc:	68e2      	ldr	r2, [r4, #12]
 80096be:	18e3      	adds	r3, r4, r3
 80096c0:	60ca      	str	r2, [r1, #12]
 80096c2:	6091      	str	r1, [r2, #8]
 80096c4:	2201      	movs	r2, #1
 80096c6:	6859      	ldr	r1, [r3, #4]
 80096c8:	430a      	orrs	r2, r1
 80096ca:	605a      	str	r2, [r3, #4]
 80096cc:	e02a      	b.n	8009724 <_malloc_r+0xc0>
 80096ce:	233f      	movs	r3, #63	; 0x3f
 80096d0:	0a6a      	lsrs	r2, r5, #9
 80096d2:	d003      	beq.n	80096dc <_malloc_r+0x78>
 80096d4:	2a04      	cmp	r2, #4
 80096d6:	d82b      	bhi.n	8009730 <_malloc_r+0xcc>
 80096d8:	09ab      	lsrs	r3, r5, #6
 80096da:	3338      	adds	r3, #56	; 0x38
 80096dc:	2203      	movs	r2, #3
 80096de:	4694      	mov	ip, r2
 80096e0:	00d9      	lsls	r1, r3, #3
 80096e2:	1989      	adds	r1, r1, r6
 80096e4:	68cc      	ldr	r4, [r1, #12]
 80096e6:	428c      	cmp	r4, r1
 80096e8:	d006      	beq.n	80096f8 <_malloc_r+0x94>
 80096ea:	4660      	mov	r0, ip
 80096ec:	6862      	ldr	r2, [r4, #4]
 80096ee:	4382      	bics	r2, r0
 80096f0:	1b57      	subs	r7, r2, r5
 80096f2:	2f0f      	cmp	r7, #15
 80096f4:	dd34      	ble.n	8009760 <_malloc_r+0xfc>
 80096f6:	3b01      	subs	r3, #1
 80096f8:	3301      	adds	r3, #1
 80096fa:	6934      	ldr	r4, [r6, #16]
 80096fc:	49a4      	ldr	r1, [pc, #656]	; (8009990 <_malloc_r+0x32c>)
 80096fe:	428c      	cmp	r4, r1
 8009700:	d055      	beq.n	80097ae <_malloc_r+0x14a>
 8009702:	2003      	movs	r0, #3
 8009704:	6862      	ldr	r2, [r4, #4]
 8009706:	4382      	bics	r2, r0
 8009708:	1b50      	subs	r0, r2, r5
 800970a:	280f      	cmp	r0, #15
 800970c:	dd36      	ble.n	800977c <_malloc_r+0x118>
 800970e:	2301      	movs	r3, #1
 8009710:	1967      	adds	r7, r4, r5
 8009712:	431d      	orrs	r5, r3
 8009714:	4303      	orrs	r3, r0
 8009716:	6065      	str	r5, [r4, #4]
 8009718:	6177      	str	r7, [r6, #20]
 800971a:	6137      	str	r7, [r6, #16]
 800971c:	60f9      	str	r1, [r7, #12]
 800971e:	60b9      	str	r1, [r7, #8]
 8009720:	607b      	str	r3, [r7, #4]
 8009722:	50a0      	str	r0, [r4, r2]
 8009724:	9801      	ldr	r0, [sp, #4]
 8009726:	f000 f9cb 	bl	8009ac0 <__malloc_unlock>
 800972a:	0020      	movs	r0, r4
 800972c:	3008      	adds	r0, #8
 800972e:	e7a7      	b.n	8009680 <_malloc_r+0x1c>
 8009730:	2a14      	cmp	r2, #20
 8009732:	d802      	bhi.n	800973a <_malloc_r+0xd6>
 8009734:	0013      	movs	r3, r2
 8009736:	335b      	adds	r3, #91	; 0x5b
 8009738:	e7d0      	b.n	80096dc <_malloc_r+0x78>
 800973a:	2a54      	cmp	r2, #84	; 0x54
 800973c:	d802      	bhi.n	8009744 <_malloc_r+0xe0>
 800973e:	0b2b      	lsrs	r3, r5, #12
 8009740:	336e      	adds	r3, #110	; 0x6e
 8009742:	e7cb      	b.n	80096dc <_malloc_r+0x78>
 8009744:	23aa      	movs	r3, #170	; 0xaa
 8009746:	005b      	lsls	r3, r3, #1
 8009748:	429a      	cmp	r2, r3
 800974a:	d802      	bhi.n	8009752 <_malloc_r+0xee>
 800974c:	0beb      	lsrs	r3, r5, #15
 800974e:	3377      	adds	r3, #119	; 0x77
 8009750:	e7c4      	b.n	80096dc <_malloc_r+0x78>
 8009752:	4990      	ldr	r1, [pc, #576]	; (8009994 <_malloc_r+0x330>)
 8009754:	237e      	movs	r3, #126	; 0x7e
 8009756:	428a      	cmp	r2, r1
 8009758:	d8c0      	bhi.n	80096dc <_malloc_r+0x78>
 800975a:	0cab      	lsrs	r3, r5, #18
 800975c:	337c      	adds	r3, #124	; 0x7c
 800975e:	e7bd      	b.n	80096dc <_malloc_r+0x78>
 8009760:	68e0      	ldr	r0, [r4, #12]
 8009762:	2f00      	cmp	r7, #0
 8009764:	db08      	blt.n	8009778 <_malloc_r+0x114>
 8009766:	68a3      	ldr	r3, [r4, #8]
 8009768:	60d8      	str	r0, [r3, #12]
 800976a:	6083      	str	r3, [r0, #8]
 800976c:	2301      	movs	r3, #1
 800976e:	18a2      	adds	r2, r4, r2
 8009770:	6851      	ldr	r1, [r2, #4]
 8009772:	430b      	orrs	r3, r1
 8009774:	6053      	str	r3, [r2, #4]
 8009776:	e7d5      	b.n	8009724 <_malloc_r+0xc0>
 8009778:	0004      	movs	r4, r0
 800977a:	e7b4      	b.n	80096e6 <_malloc_r+0x82>
 800977c:	6171      	str	r1, [r6, #20]
 800977e:	6131      	str	r1, [r6, #16]
 8009780:	2800      	cmp	r0, #0
 8009782:	daf3      	bge.n	800976c <_malloc_r+0x108>
 8009784:	6871      	ldr	r1, [r6, #4]
 8009786:	468c      	mov	ip, r1
 8009788:	2180      	movs	r1, #128	; 0x80
 800978a:	0089      	lsls	r1, r1, #2
 800978c:	428a      	cmp	r2, r1
 800978e:	d300      	bcc.n	8009792 <_malloc_r+0x12e>
 8009790:	e08c      	b.n	80098ac <_malloc_r+0x248>
 8009792:	08d1      	lsrs	r1, r2, #3
 8009794:	0950      	lsrs	r0, r2, #5
 8009796:	2201      	movs	r2, #1
 8009798:	4082      	lsls	r2, r0
 800979a:	4660      	mov	r0, ip
 800979c:	4302      	orrs	r2, r0
 800979e:	6072      	str	r2, [r6, #4]
 80097a0:	00ca      	lsls	r2, r1, #3
 80097a2:	1992      	adds	r2, r2, r6
 80097a4:	6891      	ldr	r1, [r2, #8]
 80097a6:	60e2      	str	r2, [r4, #12]
 80097a8:	60a1      	str	r1, [r4, #8]
 80097aa:	6094      	str	r4, [r2, #8]
 80097ac:	60cc      	str	r4, [r1, #12]
 80097ae:	2201      	movs	r2, #1
 80097b0:	4876      	ldr	r0, [pc, #472]	; (800998c <_malloc_r+0x328>)
 80097b2:	1099      	asrs	r1, r3, #2
 80097b4:	408a      	lsls	r2, r1
 80097b6:	6841      	ldr	r1, [r0, #4]
 80097b8:	4291      	cmp	r1, r2
 80097ba:	d328      	bcc.n	800980e <_malloc_r+0x1aa>
 80097bc:	420a      	tst	r2, r1
 80097be:	d105      	bne.n	80097cc <_malloc_r+0x168>
 80097c0:	2403      	movs	r4, #3
 80097c2:	43a3      	bics	r3, r4
 80097c4:	0052      	lsls	r2, r2, #1
 80097c6:	3304      	adds	r3, #4
 80097c8:	420a      	tst	r2, r1
 80097ca:	d0fb      	beq.n	80097c4 <_malloc_r+0x160>
 80097cc:	496f      	ldr	r1, [pc, #444]	; (800998c <_malloc_r+0x328>)
 80097ce:	9104      	str	r1, [sp, #16]
 80097d0:	00d9      	lsls	r1, r3, #3
 80097d2:	1841      	adds	r1, r0, r1
 80097d4:	468c      	mov	ip, r1
 80097d6:	000f      	movs	r7, r1
 80097d8:	9302      	str	r3, [sp, #8]
 80097da:	68fc      	ldr	r4, [r7, #12]
 80097dc:	42bc      	cmp	r4, r7
 80097de:	d000      	beq.n	80097e2 <_malloc_r+0x17e>
 80097e0:	e09b      	b.n	800991a <_malloc_r+0x2b6>
 80097e2:	2403      	movs	r4, #3
 80097e4:	9902      	ldr	r1, [sp, #8]
 80097e6:	3708      	adds	r7, #8
 80097e8:	3101      	adds	r1, #1
 80097ea:	9102      	str	r1, [sp, #8]
 80097ec:	4221      	tst	r1, r4
 80097ee:	d1f4      	bne.n	80097da <_malloc_r+0x176>
 80097f0:	2103      	movs	r1, #3
 80097f2:	420b      	tst	r3, r1
 80097f4:	d000      	beq.n	80097f8 <_malloc_r+0x194>
 80097f6:	e0b7      	b.n	8009968 <_malloc_r+0x304>
 80097f8:	6843      	ldr	r3, [r0, #4]
 80097fa:	4393      	bics	r3, r2
 80097fc:	6043      	str	r3, [r0, #4]
 80097fe:	9b04      	ldr	r3, [sp, #16]
 8009800:	0052      	lsls	r2, r2, #1
 8009802:	6859      	ldr	r1, [r3, #4]
 8009804:	4291      	cmp	r1, r2
 8009806:	d302      	bcc.n	800980e <_malloc_r+0x1aa>
 8009808:	2a00      	cmp	r2, #0
 800980a:	d000      	beq.n	800980e <_malloc_r+0x1aa>
 800980c:	e0bb      	b.n	8009986 <_malloc_r+0x322>
 800980e:	2203      	movs	r2, #3
 8009810:	6883      	ldr	r3, [r0, #8]
 8009812:	9302      	str	r3, [sp, #8]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	4393      	bics	r3, r2
 8009818:	9303      	str	r3, [sp, #12]
 800981a:	42ab      	cmp	r3, r5
 800981c:	d303      	bcc.n	8009826 <_malloc_r+0x1c2>
 800981e:	1b59      	subs	r1, r3, r5
 8009820:	290f      	cmp	r1, #15
 8009822:	dd00      	ble.n	8009826 <_malloc_r+0x1c2>
 8009824:	e123      	b.n	8009a6e <_malloc_r+0x40a>
 8009826:	9b02      	ldr	r3, [sp, #8]
 8009828:	9a03      	ldr	r2, [sp, #12]
 800982a:	2008      	movs	r0, #8
 800982c:	189e      	adds	r6, r3, r2
 800982e:	4b5a      	ldr	r3, [pc, #360]	; (8009998 <_malloc_r+0x334>)
 8009830:	681f      	ldr	r7, [r3, #0]
 8009832:	f002 f841 	bl	800b8b8 <sysconf>
 8009836:	4b59      	ldr	r3, [pc, #356]	; (800999c <_malloc_r+0x338>)
 8009838:	3710      	adds	r7, #16
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	197f      	adds	r7, r7, r5
 800983e:	9004      	str	r0, [sp, #16]
 8009840:	3301      	adds	r3, #1
 8009842:	d003      	beq.n	800984c <_malloc_r+0x1e8>
 8009844:	1e7b      	subs	r3, r7, #1
 8009846:	181b      	adds	r3, r3, r0
 8009848:	4247      	negs	r7, r0
 800984a:	401f      	ands	r7, r3
 800984c:	0039      	movs	r1, r7
 800984e:	9801      	ldr	r0, [sp, #4]
 8009850:	f002 f80c 	bl	800b86c <_sbrk_r>
 8009854:	0004      	movs	r4, r0
 8009856:	1c43      	adds	r3, r0, #1
 8009858:	d100      	bne.n	800985c <_malloc_r+0x1f8>
 800985a:	e0de      	b.n	8009a1a <_malloc_r+0x3b6>
 800985c:	4286      	cmp	r6, r0
 800985e:	d904      	bls.n	800986a <_malloc_r+0x206>
 8009860:	4b4a      	ldr	r3, [pc, #296]	; (800998c <_malloc_r+0x328>)
 8009862:	9a02      	ldr	r2, [sp, #8]
 8009864:	429a      	cmp	r2, r3
 8009866:	d000      	beq.n	800986a <_malloc_r+0x206>
 8009868:	e0d7      	b.n	8009a1a <_malloc_r+0x3b6>
 800986a:	4a4d      	ldr	r2, [pc, #308]	; (80099a0 <_malloc_r+0x33c>)
 800986c:	6813      	ldr	r3, [r2, #0]
 800986e:	18fb      	adds	r3, r7, r3
 8009870:	6013      	str	r3, [r2, #0]
 8009872:	9a04      	ldr	r2, [sp, #16]
 8009874:	3a01      	subs	r2, #1
 8009876:	42a6      	cmp	r6, r4
 8009878:	d000      	beq.n	800987c <_malloc_r+0x218>
 800987a:	e097      	b.n	80099ac <_malloc_r+0x348>
 800987c:	4216      	tst	r6, r2
 800987e:	d000      	beq.n	8009882 <_malloc_r+0x21e>
 8009880:	e094      	b.n	80099ac <_malloc_r+0x348>
 8009882:	4b42      	ldr	r3, [pc, #264]	; (800998c <_malloc_r+0x328>)
 8009884:	689a      	ldr	r2, [r3, #8]
 8009886:	9b03      	ldr	r3, [sp, #12]
 8009888:	19df      	adds	r7, r3, r7
 800988a:	2301      	movs	r3, #1
 800988c:	433b      	orrs	r3, r7
 800988e:	6053      	str	r3, [r2, #4]
 8009890:	4b43      	ldr	r3, [pc, #268]	; (80099a0 <_malloc_r+0x33c>)
 8009892:	4a44      	ldr	r2, [pc, #272]	; (80099a4 <_malloc_r+0x340>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	6811      	ldr	r1, [r2, #0]
 8009898:	428b      	cmp	r3, r1
 800989a:	d900      	bls.n	800989e <_malloc_r+0x23a>
 800989c:	6013      	str	r3, [r2, #0]
 800989e:	4a42      	ldr	r2, [pc, #264]	; (80099a8 <_malloc_r+0x344>)
 80098a0:	6811      	ldr	r1, [r2, #0]
 80098a2:	428b      	cmp	r3, r1
 80098a4:	d800      	bhi.n	80098a8 <_malloc_r+0x244>
 80098a6:	e0b8      	b.n	8009a1a <_malloc_r+0x3b6>
 80098a8:	6013      	str	r3, [r2, #0]
 80098aa:	e0b6      	b.n	8009a1a <_malloc_r+0x3b6>
 80098ac:	0a50      	lsrs	r0, r2, #9
 80098ae:	2804      	cmp	r0, #4
 80098b0:	d811      	bhi.n	80098d6 <_malloc_r+0x272>
 80098b2:	0991      	lsrs	r1, r2, #6
 80098b4:	3138      	adds	r1, #56	; 0x38
 80098b6:	00cf      	lsls	r7, r1, #3
 80098b8:	19bf      	adds	r7, r7, r6
 80098ba:	68b8      	ldr	r0, [r7, #8]
 80098bc:	4287      	cmp	r7, r0
 80098be:	d125      	bne.n	800990c <_malloc_r+0x2a8>
 80098c0:	2201      	movs	r2, #1
 80098c2:	1089      	asrs	r1, r1, #2
 80098c4:	408a      	lsls	r2, r1
 80098c6:	4661      	mov	r1, ip
 80098c8:	430a      	orrs	r2, r1
 80098ca:	6072      	str	r2, [r6, #4]
 80098cc:	60e7      	str	r7, [r4, #12]
 80098ce:	60a0      	str	r0, [r4, #8]
 80098d0:	60bc      	str	r4, [r7, #8]
 80098d2:	60c4      	str	r4, [r0, #12]
 80098d4:	e76b      	b.n	80097ae <_malloc_r+0x14a>
 80098d6:	2814      	cmp	r0, #20
 80098d8:	d802      	bhi.n	80098e0 <_malloc_r+0x27c>
 80098da:	0001      	movs	r1, r0
 80098dc:	315b      	adds	r1, #91	; 0x5b
 80098de:	e7ea      	b.n	80098b6 <_malloc_r+0x252>
 80098e0:	2854      	cmp	r0, #84	; 0x54
 80098e2:	d802      	bhi.n	80098ea <_malloc_r+0x286>
 80098e4:	0b11      	lsrs	r1, r2, #12
 80098e6:	316e      	adds	r1, #110	; 0x6e
 80098e8:	e7e5      	b.n	80098b6 <_malloc_r+0x252>
 80098ea:	21aa      	movs	r1, #170	; 0xaa
 80098ec:	0049      	lsls	r1, r1, #1
 80098ee:	4288      	cmp	r0, r1
 80098f0:	d802      	bhi.n	80098f8 <_malloc_r+0x294>
 80098f2:	0bd1      	lsrs	r1, r2, #15
 80098f4:	3177      	adds	r1, #119	; 0x77
 80098f6:	e7de      	b.n	80098b6 <_malloc_r+0x252>
 80098f8:	4f26      	ldr	r7, [pc, #152]	; (8009994 <_malloc_r+0x330>)
 80098fa:	217e      	movs	r1, #126	; 0x7e
 80098fc:	42b8      	cmp	r0, r7
 80098fe:	d8da      	bhi.n	80098b6 <_malloc_r+0x252>
 8009900:	0c91      	lsrs	r1, r2, #18
 8009902:	317c      	adds	r1, #124	; 0x7c
 8009904:	e7d7      	b.n	80098b6 <_malloc_r+0x252>
 8009906:	6880      	ldr	r0, [r0, #8]
 8009908:	4287      	cmp	r7, r0
 800990a:	d004      	beq.n	8009916 <_malloc_r+0x2b2>
 800990c:	2603      	movs	r6, #3
 800990e:	6841      	ldr	r1, [r0, #4]
 8009910:	43b1      	bics	r1, r6
 8009912:	4291      	cmp	r1, r2
 8009914:	d8f7      	bhi.n	8009906 <_malloc_r+0x2a2>
 8009916:	68c7      	ldr	r7, [r0, #12]
 8009918:	e7d8      	b.n	80098cc <_malloc_r+0x268>
 800991a:	2603      	movs	r6, #3
 800991c:	6861      	ldr	r1, [r4, #4]
 800991e:	43b1      	bics	r1, r6
 8009920:	9103      	str	r1, [sp, #12]
 8009922:	68e6      	ldr	r6, [r4, #12]
 8009924:	1b49      	subs	r1, r1, r5
 8009926:	290f      	cmp	r1, #15
 8009928:	dd10      	ble.n	800994c <_malloc_r+0x2e8>
 800992a:	2201      	movs	r2, #1
 800992c:	1963      	adds	r3, r4, r5
 800992e:	4315      	orrs	r5, r2
 8009930:	6065      	str	r5, [r4, #4]
 8009932:	68a5      	ldr	r5, [r4, #8]
 8009934:	430a      	orrs	r2, r1
 8009936:	60ee      	str	r6, [r5, #12]
 8009938:	60b5      	str	r5, [r6, #8]
 800993a:	6143      	str	r3, [r0, #20]
 800993c:	6103      	str	r3, [r0, #16]
 800993e:	4814      	ldr	r0, [pc, #80]	; (8009990 <_malloc_r+0x32c>)
 8009940:	605a      	str	r2, [r3, #4]
 8009942:	60d8      	str	r0, [r3, #12]
 8009944:	6098      	str	r0, [r3, #8]
 8009946:	9b03      	ldr	r3, [sp, #12]
 8009948:	50e1      	str	r1, [r4, r3]
 800994a:	e6eb      	b.n	8009724 <_malloc_r+0xc0>
 800994c:	2900      	cmp	r1, #0
 800994e:	db09      	blt.n	8009964 <_malloc_r+0x300>
 8009950:	9b03      	ldr	r3, [sp, #12]
 8009952:	18e1      	adds	r1, r4, r3
 8009954:	2301      	movs	r3, #1
 8009956:	684a      	ldr	r2, [r1, #4]
 8009958:	4313      	orrs	r3, r2
 800995a:	604b      	str	r3, [r1, #4]
 800995c:	68a3      	ldr	r3, [r4, #8]
 800995e:	60de      	str	r6, [r3, #12]
 8009960:	60b3      	str	r3, [r6, #8]
 8009962:	e6df      	b.n	8009724 <_malloc_r+0xc0>
 8009964:	0034      	movs	r4, r6
 8009966:	e739      	b.n	80097dc <_malloc_r+0x178>
 8009968:	2108      	movs	r1, #8
 800996a:	4249      	negs	r1, r1
 800996c:	448c      	add	ip, r1
 800996e:	4661      	mov	r1, ip
 8009970:	6889      	ldr	r1, [r1, #8]
 8009972:	3b01      	subs	r3, #1
 8009974:	4561      	cmp	r1, ip
 8009976:	d100      	bne.n	800997a <_malloc_r+0x316>
 8009978:	e73a      	b.n	80097f0 <_malloc_r+0x18c>
 800997a:	e740      	b.n	80097fe <_malloc_r+0x19a>
 800997c:	3304      	adds	r3, #4
 800997e:	0052      	lsls	r2, r2, #1
 8009980:	420a      	tst	r2, r1
 8009982:	d0fb      	beq.n	800997c <_malloc_r+0x318>
 8009984:	e724      	b.n	80097d0 <_malloc_r+0x16c>
 8009986:	9b02      	ldr	r3, [sp, #8]
 8009988:	e7fa      	b.n	8009980 <_malloc_r+0x31c>
 800998a:	46c0      	nop			; (mov r8, r8)
 800998c:	200002c0 	.word	0x200002c0
 8009990:	200002c8 	.word	0x200002c8
 8009994:	00000554 	.word	0x00000554
 8009998:	20000c64 	.word	0x20000c64
 800999c:	200006c8 	.word	0x200006c8
 80099a0:	20000c34 	.word	0x20000c34
 80099a4:	20000c5c 	.word	0x20000c5c
 80099a8:	20000c60 	.word	0x20000c60
 80099ac:	4934      	ldr	r1, [pc, #208]	; (8009a80 <_malloc_r+0x41c>)
 80099ae:	6808      	ldr	r0, [r1, #0]
 80099b0:	3001      	adds	r0, #1
 80099b2:	d140      	bne.n	8009a36 <_malloc_r+0x3d2>
 80099b4:	600c      	str	r4, [r1, #0]
 80099b6:	2107      	movs	r1, #7
 80099b8:	0026      	movs	r6, r4
 80099ba:	2300      	movs	r3, #0
 80099bc:	400e      	ands	r6, r1
 80099be:	420c      	tst	r4, r1
 80099c0:	d002      	beq.n	80099c8 <_malloc_r+0x364>
 80099c2:	3308      	adds	r3, #8
 80099c4:	1b9b      	subs	r3, r3, r6
 80099c6:	18e4      	adds	r4, r4, r3
 80099c8:	19e1      	adds	r1, r4, r7
 80099ca:	9105      	str	r1, [sp, #20]
 80099cc:	9f05      	ldr	r7, [sp, #20]
 80099ce:	9904      	ldr	r1, [sp, #16]
 80099d0:	4017      	ands	r7, r2
 80099d2:	18cb      	adds	r3, r1, r3
 80099d4:	1bdf      	subs	r7, r3, r7
 80099d6:	4017      	ands	r7, r2
 80099d8:	0039      	movs	r1, r7
 80099da:	9801      	ldr	r0, [sp, #4]
 80099dc:	f001 ff46 	bl	800b86c <_sbrk_r>
 80099e0:	1c43      	adds	r3, r0, #1
 80099e2:	d107      	bne.n	80099f4 <_malloc_r+0x390>
 80099e4:	1e37      	subs	r7, r6, #0
 80099e6:	9805      	ldr	r0, [sp, #20]
 80099e8:	d004      	beq.n	80099f4 <_malloc_r+0x390>
 80099ea:	0030      	movs	r0, r6
 80099ec:	2700      	movs	r7, #0
 80099ee:	9b05      	ldr	r3, [sp, #20]
 80099f0:	3808      	subs	r0, #8
 80099f2:	1818      	adds	r0, r3, r0
 80099f4:	4a23      	ldr	r2, [pc, #140]	; (8009a84 <_malloc_r+0x420>)
 80099f6:	1b00      	subs	r0, r0, r4
 80099f8:	6813      	ldr	r3, [r2, #0]
 80099fa:	19c0      	adds	r0, r0, r7
 80099fc:	19db      	adds	r3, r3, r7
 80099fe:	6013      	str	r3, [r2, #0]
 8009a00:	2201      	movs	r2, #1
 8009a02:	4b21      	ldr	r3, [pc, #132]	; (8009a88 <_malloc_r+0x424>)
 8009a04:	9902      	ldr	r1, [sp, #8]
 8009a06:	4310      	orrs	r0, r2
 8009a08:	609c      	str	r4, [r3, #8]
 8009a0a:	6060      	str	r0, [r4, #4]
 8009a0c:	4299      	cmp	r1, r3
 8009a0e:	d100      	bne.n	8009a12 <_malloc_r+0x3ae>
 8009a10:	e73e      	b.n	8009890 <_malloc_r+0x22c>
 8009a12:	9b03      	ldr	r3, [sp, #12]
 8009a14:	2b0f      	cmp	r3, #15
 8009a16:	d813      	bhi.n	8009a40 <_malloc_r+0x3dc>
 8009a18:	6062      	str	r2, [r4, #4]
 8009a1a:	2203      	movs	r2, #3
 8009a1c:	4b1a      	ldr	r3, [pc, #104]	; (8009a88 <_malloc_r+0x424>)
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	4393      	bics	r3, r2
 8009a24:	1b59      	subs	r1, r3, r5
 8009a26:	42ab      	cmp	r3, r5
 8009a28:	d301      	bcc.n	8009a2e <_malloc_r+0x3ca>
 8009a2a:	290f      	cmp	r1, #15
 8009a2c:	dc1f      	bgt.n	8009a6e <_malloc_r+0x40a>
 8009a2e:	9801      	ldr	r0, [sp, #4]
 8009a30:	f000 f846 	bl	8009ac0 <__malloc_unlock>
 8009a34:	e623      	b.n	800967e <_malloc_r+0x1a>
 8009a36:	4913      	ldr	r1, [pc, #76]	; (8009a84 <_malloc_r+0x420>)
 8009a38:	1ba6      	subs	r6, r4, r6
 8009a3a:	18f6      	adds	r6, r6, r3
 8009a3c:	600e      	str	r6, [r1, #0]
 8009a3e:	e7ba      	b.n	80099b6 <_malloc_r+0x352>
 8009a40:	2107      	movs	r1, #7
 8009a42:	9b03      	ldr	r3, [sp, #12]
 8009a44:	3b0c      	subs	r3, #12
 8009a46:	438b      	bics	r3, r1
 8009a48:	9902      	ldr	r1, [sp, #8]
 8009a4a:	6849      	ldr	r1, [r1, #4]
 8009a4c:	400a      	ands	r2, r1
 8009a4e:	9902      	ldr	r1, [sp, #8]
 8009a50:	431a      	orrs	r2, r3
 8009a52:	604a      	str	r2, [r1, #4]
 8009a54:	18ca      	adds	r2, r1, r3
 8009a56:	2105      	movs	r1, #5
 8009a58:	6051      	str	r1, [r2, #4]
 8009a5a:	6091      	str	r1, [r2, #8]
 8009a5c:	2b0f      	cmp	r3, #15
 8009a5e:	d800      	bhi.n	8009a62 <_malloc_r+0x3fe>
 8009a60:	e716      	b.n	8009890 <_malloc_r+0x22c>
 8009a62:	9902      	ldr	r1, [sp, #8]
 8009a64:	9801      	ldr	r0, [sp, #4]
 8009a66:	3108      	adds	r1, #8
 8009a68:	f7ff fd4a 	bl	8009500 <_free_r>
 8009a6c:	e710      	b.n	8009890 <_malloc_r+0x22c>
 8009a6e:	2201      	movs	r2, #1
 8009a70:	0013      	movs	r3, r2
 8009a72:	4805      	ldr	r0, [pc, #20]	; (8009a88 <_malloc_r+0x424>)
 8009a74:	432b      	orrs	r3, r5
 8009a76:	6884      	ldr	r4, [r0, #8]
 8009a78:	6063      	str	r3, [r4, #4]
 8009a7a:	1963      	adds	r3, r4, r5
 8009a7c:	6083      	str	r3, [r0, #8]
 8009a7e:	e623      	b.n	80096c8 <_malloc_r+0x64>
 8009a80:	200006c8 	.word	0x200006c8
 8009a84:	20000c34 	.word	0x20000c34
 8009a88:	200002c0 	.word	0x200002c0

08009a8c <__ascii_mbtowc>:
 8009a8c:	b082      	sub	sp, #8
 8009a8e:	2900      	cmp	r1, #0
 8009a90:	d100      	bne.n	8009a94 <__ascii_mbtowc+0x8>
 8009a92:	a901      	add	r1, sp, #4
 8009a94:	1e10      	subs	r0, r2, #0
 8009a96:	d006      	beq.n	8009aa6 <__ascii_mbtowc+0x1a>
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d006      	beq.n	8009aaa <__ascii_mbtowc+0x1e>
 8009a9c:	7813      	ldrb	r3, [r2, #0]
 8009a9e:	600b      	str	r3, [r1, #0]
 8009aa0:	7810      	ldrb	r0, [r2, #0]
 8009aa2:	1e43      	subs	r3, r0, #1
 8009aa4:	4198      	sbcs	r0, r3
 8009aa6:	b002      	add	sp, #8
 8009aa8:	4770      	bx	lr
 8009aaa:	2002      	movs	r0, #2
 8009aac:	4240      	negs	r0, r0
 8009aae:	e7fa      	b.n	8009aa6 <__ascii_mbtowc+0x1a>

08009ab0 <__malloc_lock>:
 8009ab0:	b510      	push	{r4, lr}
 8009ab2:	4802      	ldr	r0, [pc, #8]	; (8009abc <__malloc_lock+0xc>)
 8009ab4:	f7ff fcb0 	bl	8009418 <__retarget_lock_acquire_recursive>
 8009ab8:	bd10      	pop	{r4, pc}
 8009aba:	46c0      	nop			; (mov r8, r8)
 8009abc:	20000c2d 	.word	0x20000c2d

08009ac0 <__malloc_unlock>:
 8009ac0:	b510      	push	{r4, lr}
 8009ac2:	4802      	ldr	r0, [pc, #8]	; (8009acc <__malloc_unlock+0xc>)
 8009ac4:	f7ff fca9 	bl	800941a <__retarget_lock_release_recursive>
 8009ac8:	bd10      	pop	{r4, pc}
 8009aca:	46c0      	nop			; (mov r8, r8)
 8009acc:	20000c2d 	.word	0x20000c2d

08009ad0 <_Balloc>:
 8009ad0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009ad2:	b570      	push	{r4, r5, r6, lr}
 8009ad4:	0006      	movs	r6, r0
 8009ad6:	000c      	movs	r4, r1
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d012      	beq.n	8009b02 <_Balloc+0x32>
 8009adc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009ade:	00a2      	lsls	r2, r4, #2
 8009ae0:	189b      	adds	r3, r3, r2
 8009ae2:	6818      	ldr	r0, [r3, #0]
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	d115      	bne.n	8009b14 <_Balloc+0x44>
 8009ae8:	2101      	movs	r1, #1
 8009aea:	000d      	movs	r5, r1
 8009aec:	40a5      	lsls	r5, r4
 8009aee:	1d6a      	adds	r2, r5, #5
 8009af0:	0030      	movs	r0, r6
 8009af2:	0092      	lsls	r2, r2, #2
 8009af4:	f001 ff86 	bl	800ba04 <_calloc_r>
 8009af8:	2800      	cmp	r0, #0
 8009afa:	d009      	beq.n	8009b10 <_Balloc+0x40>
 8009afc:	6044      	str	r4, [r0, #4]
 8009afe:	6085      	str	r5, [r0, #8]
 8009b00:	e00a      	b.n	8009b18 <_Balloc+0x48>
 8009b02:	2221      	movs	r2, #33	; 0x21
 8009b04:	2104      	movs	r1, #4
 8009b06:	f001 ff7d 	bl	800ba04 <_calloc_r>
 8009b0a:	6470      	str	r0, [r6, #68]	; 0x44
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	d1e5      	bne.n	8009adc <_Balloc+0xc>
 8009b10:	2000      	movs	r0, #0
 8009b12:	bd70      	pop	{r4, r5, r6, pc}
 8009b14:	6802      	ldr	r2, [r0, #0]
 8009b16:	601a      	str	r2, [r3, #0]
 8009b18:	2300      	movs	r3, #0
 8009b1a:	6103      	str	r3, [r0, #16]
 8009b1c:	60c3      	str	r3, [r0, #12]
 8009b1e:	e7f8      	b.n	8009b12 <_Balloc+0x42>

08009b20 <_Bfree>:
 8009b20:	2900      	cmp	r1, #0
 8009b22:	d006      	beq.n	8009b32 <_Bfree+0x12>
 8009b24:	684a      	ldr	r2, [r1, #4]
 8009b26:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009b28:	0092      	lsls	r2, r2, #2
 8009b2a:	189b      	adds	r3, r3, r2
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	600a      	str	r2, [r1, #0]
 8009b30:	6019      	str	r1, [r3, #0]
 8009b32:	4770      	bx	lr

08009b34 <__multadd>:
 8009b34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b36:	000e      	movs	r6, r1
 8009b38:	9001      	str	r0, [sp, #4]
 8009b3a:	000c      	movs	r4, r1
 8009b3c:	001d      	movs	r5, r3
 8009b3e:	2000      	movs	r0, #0
 8009b40:	690f      	ldr	r7, [r1, #16]
 8009b42:	3614      	adds	r6, #20
 8009b44:	6833      	ldr	r3, [r6, #0]
 8009b46:	3001      	adds	r0, #1
 8009b48:	b299      	uxth	r1, r3
 8009b4a:	4351      	muls	r1, r2
 8009b4c:	0c1b      	lsrs	r3, r3, #16
 8009b4e:	4353      	muls	r3, r2
 8009b50:	1949      	adds	r1, r1, r5
 8009b52:	0c0d      	lsrs	r5, r1, #16
 8009b54:	195b      	adds	r3, r3, r5
 8009b56:	0c1d      	lsrs	r5, r3, #16
 8009b58:	b289      	uxth	r1, r1
 8009b5a:	041b      	lsls	r3, r3, #16
 8009b5c:	185b      	adds	r3, r3, r1
 8009b5e:	c608      	stmia	r6!, {r3}
 8009b60:	4287      	cmp	r7, r0
 8009b62:	dcef      	bgt.n	8009b44 <__multadd+0x10>
 8009b64:	2d00      	cmp	r5, #0
 8009b66:	d022      	beq.n	8009bae <__multadd+0x7a>
 8009b68:	68a3      	ldr	r3, [r4, #8]
 8009b6a:	42bb      	cmp	r3, r7
 8009b6c:	dc19      	bgt.n	8009ba2 <__multadd+0x6e>
 8009b6e:	6861      	ldr	r1, [r4, #4]
 8009b70:	9801      	ldr	r0, [sp, #4]
 8009b72:	3101      	adds	r1, #1
 8009b74:	f7ff ffac 	bl	8009ad0 <_Balloc>
 8009b78:	1e06      	subs	r6, r0, #0
 8009b7a:	d105      	bne.n	8009b88 <__multadd+0x54>
 8009b7c:	0032      	movs	r2, r6
 8009b7e:	21ba      	movs	r1, #186	; 0xba
 8009b80:	4b0c      	ldr	r3, [pc, #48]	; (8009bb4 <__multadd+0x80>)
 8009b82:	480d      	ldr	r0, [pc, #52]	; (8009bb8 <__multadd+0x84>)
 8009b84:	f001 ff20 	bl	800b9c8 <__assert_func>
 8009b88:	0021      	movs	r1, r4
 8009b8a:	6922      	ldr	r2, [r4, #16]
 8009b8c:	310c      	adds	r1, #12
 8009b8e:	3202      	adds	r2, #2
 8009b90:	0092      	lsls	r2, r2, #2
 8009b92:	300c      	adds	r0, #12
 8009b94:	f7ff fc42 	bl	800941c <memcpy>
 8009b98:	0021      	movs	r1, r4
 8009b9a:	9801      	ldr	r0, [sp, #4]
 8009b9c:	f7ff ffc0 	bl	8009b20 <_Bfree>
 8009ba0:	0034      	movs	r4, r6
 8009ba2:	1d3b      	adds	r3, r7, #4
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	18e3      	adds	r3, r4, r3
 8009ba8:	605d      	str	r5, [r3, #4]
 8009baa:	1c7b      	adds	r3, r7, #1
 8009bac:	6123      	str	r3, [r4, #16]
 8009bae:	0020      	movs	r0, r4
 8009bb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009bb2:	46c0      	nop			; (mov r8, r8)
 8009bb4:	0800fa97 	.word	0x0800fa97
 8009bb8:	0800faa8 	.word	0x0800faa8

08009bbc <__hi0bits>:
 8009bbc:	0003      	movs	r3, r0
 8009bbe:	0c02      	lsrs	r2, r0, #16
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	4282      	cmp	r2, r0
 8009bc4:	d101      	bne.n	8009bca <__hi0bits+0xe>
 8009bc6:	041b      	lsls	r3, r3, #16
 8009bc8:	3010      	adds	r0, #16
 8009bca:	0e1a      	lsrs	r2, r3, #24
 8009bcc:	d101      	bne.n	8009bd2 <__hi0bits+0x16>
 8009bce:	3008      	adds	r0, #8
 8009bd0:	021b      	lsls	r3, r3, #8
 8009bd2:	0f1a      	lsrs	r2, r3, #28
 8009bd4:	d101      	bne.n	8009bda <__hi0bits+0x1e>
 8009bd6:	3004      	adds	r0, #4
 8009bd8:	011b      	lsls	r3, r3, #4
 8009bda:	0f9a      	lsrs	r2, r3, #30
 8009bdc:	d101      	bne.n	8009be2 <__hi0bits+0x26>
 8009bde:	3002      	adds	r0, #2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	db03      	blt.n	8009bee <__hi0bits+0x32>
 8009be6:	3001      	adds	r0, #1
 8009be8:	005b      	lsls	r3, r3, #1
 8009bea:	d400      	bmi.n	8009bee <__hi0bits+0x32>
 8009bec:	2020      	movs	r0, #32
 8009bee:	4770      	bx	lr

08009bf0 <__lo0bits>:
 8009bf0:	6803      	ldr	r3, [r0, #0]
 8009bf2:	0001      	movs	r1, r0
 8009bf4:	2207      	movs	r2, #7
 8009bf6:	0018      	movs	r0, r3
 8009bf8:	4010      	ands	r0, r2
 8009bfa:	4213      	tst	r3, r2
 8009bfc:	d00d      	beq.n	8009c1a <__lo0bits+0x2a>
 8009bfe:	3a06      	subs	r2, #6
 8009c00:	2000      	movs	r0, #0
 8009c02:	4213      	tst	r3, r2
 8009c04:	d105      	bne.n	8009c12 <__lo0bits+0x22>
 8009c06:	3002      	adds	r0, #2
 8009c08:	4203      	tst	r3, r0
 8009c0a:	d003      	beq.n	8009c14 <__lo0bits+0x24>
 8009c0c:	40d3      	lsrs	r3, r2
 8009c0e:	0010      	movs	r0, r2
 8009c10:	600b      	str	r3, [r1, #0]
 8009c12:	4770      	bx	lr
 8009c14:	089b      	lsrs	r3, r3, #2
 8009c16:	600b      	str	r3, [r1, #0]
 8009c18:	e7fb      	b.n	8009c12 <__lo0bits+0x22>
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	2a00      	cmp	r2, #0
 8009c1e:	d101      	bne.n	8009c24 <__lo0bits+0x34>
 8009c20:	2010      	movs	r0, #16
 8009c22:	0c1b      	lsrs	r3, r3, #16
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	2a00      	cmp	r2, #0
 8009c28:	d101      	bne.n	8009c2e <__lo0bits+0x3e>
 8009c2a:	3008      	adds	r0, #8
 8009c2c:	0a1b      	lsrs	r3, r3, #8
 8009c2e:	071a      	lsls	r2, r3, #28
 8009c30:	d101      	bne.n	8009c36 <__lo0bits+0x46>
 8009c32:	3004      	adds	r0, #4
 8009c34:	091b      	lsrs	r3, r3, #4
 8009c36:	079a      	lsls	r2, r3, #30
 8009c38:	d101      	bne.n	8009c3e <__lo0bits+0x4e>
 8009c3a:	3002      	adds	r0, #2
 8009c3c:	089b      	lsrs	r3, r3, #2
 8009c3e:	07da      	lsls	r2, r3, #31
 8009c40:	d4e9      	bmi.n	8009c16 <__lo0bits+0x26>
 8009c42:	3001      	adds	r0, #1
 8009c44:	085b      	lsrs	r3, r3, #1
 8009c46:	d1e6      	bne.n	8009c16 <__lo0bits+0x26>
 8009c48:	2020      	movs	r0, #32
 8009c4a:	e7e2      	b.n	8009c12 <__lo0bits+0x22>

08009c4c <__i2b>:
 8009c4c:	b510      	push	{r4, lr}
 8009c4e:	000c      	movs	r4, r1
 8009c50:	2101      	movs	r1, #1
 8009c52:	f7ff ff3d 	bl	8009ad0 <_Balloc>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d107      	bne.n	8009c6a <__i2b+0x1e>
 8009c5a:	2146      	movs	r1, #70	; 0x46
 8009c5c:	4c05      	ldr	r4, [pc, #20]	; (8009c74 <__i2b+0x28>)
 8009c5e:	0002      	movs	r2, r0
 8009c60:	4b05      	ldr	r3, [pc, #20]	; (8009c78 <__i2b+0x2c>)
 8009c62:	0020      	movs	r0, r4
 8009c64:	31ff      	adds	r1, #255	; 0xff
 8009c66:	f001 feaf 	bl	800b9c8 <__assert_func>
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	6144      	str	r4, [r0, #20]
 8009c6e:	6103      	str	r3, [r0, #16]
 8009c70:	bd10      	pop	{r4, pc}
 8009c72:	46c0      	nop			; (mov r8, r8)
 8009c74:	0800faa8 	.word	0x0800faa8
 8009c78:	0800fa97 	.word	0x0800fa97

08009c7c <__multiply>:
 8009c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c7e:	0015      	movs	r5, r2
 8009c80:	690a      	ldr	r2, [r1, #16]
 8009c82:	692b      	ldr	r3, [r5, #16]
 8009c84:	000c      	movs	r4, r1
 8009c86:	b08b      	sub	sp, #44	; 0x2c
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	da01      	bge.n	8009c90 <__multiply+0x14>
 8009c8c:	002c      	movs	r4, r5
 8009c8e:	000d      	movs	r5, r1
 8009c90:	6927      	ldr	r7, [r4, #16]
 8009c92:	692e      	ldr	r6, [r5, #16]
 8009c94:	6861      	ldr	r1, [r4, #4]
 8009c96:	19bb      	adds	r3, r7, r6
 8009c98:	9303      	str	r3, [sp, #12]
 8009c9a:	68a3      	ldr	r3, [r4, #8]
 8009c9c:	19ba      	adds	r2, r7, r6
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	da00      	bge.n	8009ca4 <__multiply+0x28>
 8009ca2:	3101      	adds	r1, #1
 8009ca4:	f7ff ff14 	bl	8009ad0 <_Balloc>
 8009ca8:	9002      	str	r0, [sp, #8]
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d106      	bne.n	8009cbc <__multiply+0x40>
 8009cae:	21b1      	movs	r1, #177	; 0xb1
 8009cb0:	4b48      	ldr	r3, [pc, #288]	; (8009dd4 <__multiply+0x158>)
 8009cb2:	4849      	ldr	r0, [pc, #292]	; (8009dd8 <__multiply+0x15c>)
 8009cb4:	9a02      	ldr	r2, [sp, #8]
 8009cb6:	0049      	lsls	r1, r1, #1
 8009cb8:	f001 fe86 	bl	800b9c8 <__assert_func>
 8009cbc:	9b02      	ldr	r3, [sp, #8]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	3314      	adds	r3, #20
 8009cc2:	469c      	mov	ip, r3
 8009cc4:	19bb      	adds	r3, r7, r6
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	4463      	add	r3, ip
 8009cca:	9304      	str	r3, [sp, #16]
 8009ccc:	4663      	mov	r3, ip
 8009cce:	9904      	ldr	r1, [sp, #16]
 8009cd0:	428b      	cmp	r3, r1
 8009cd2:	d32a      	bcc.n	8009d2a <__multiply+0xae>
 8009cd4:	0023      	movs	r3, r4
 8009cd6:	00bf      	lsls	r7, r7, #2
 8009cd8:	3314      	adds	r3, #20
 8009cda:	3514      	adds	r5, #20
 8009cdc:	9308      	str	r3, [sp, #32]
 8009cde:	00b6      	lsls	r6, r6, #2
 8009ce0:	19db      	adds	r3, r3, r7
 8009ce2:	9305      	str	r3, [sp, #20]
 8009ce4:	19ab      	adds	r3, r5, r6
 8009ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce8:	2304      	movs	r3, #4
 8009cea:	9306      	str	r3, [sp, #24]
 8009cec:	0023      	movs	r3, r4
 8009cee:	9a05      	ldr	r2, [sp, #20]
 8009cf0:	3315      	adds	r3, #21
 8009cf2:	9501      	str	r5, [sp, #4]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d305      	bcc.n	8009d04 <__multiply+0x88>
 8009cf8:	1b13      	subs	r3, r2, r4
 8009cfa:	3b15      	subs	r3, #21
 8009cfc:	089b      	lsrs	r3, r3, #2
 8009cfe:	3301      	adds	r3, #1
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	9306      	str	r3, [sp, #24]
 8009d04:	9b01      	ldr	r3, [sp, #4]
 8009d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d310      	bcc.n	8009d2e <__multiply+0xb2>
 8009d0c:	9b03      	ldr	r3, [sp, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	dd05      	ble.n	8009d1e <__multiply+0xa2>
 8009d12:	9b04      	ldr	r3, [sp, #16]
 8009d14:	3b04      	subs	r3, #4
 8009d16:	9304      	str	r3, [sp, #16]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d056      	beq.n	8009dcc <__multiply+0x150>
 8009d1e:	9b02      	ldr	r3, [sp, #8]
 8009d20:	9a03      	ldr	r2, [sp, #12]
 8009d22:	0018      	movs	r0, r3
 8009d24:	611a      	str	r2, [r3, #16]
 8009d26:	b00b      	add	sp, #44	; 0x2c
 8009d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d2a:	c304      	stmia	r3!, {r2}
 8009d2c:	e7cf      	b.n	8009cce <__multiply+0x52>
 8009d2e:	9b01      	ldr	r3, [sp, #4]
 8009d30:	6818      	ldr	r0, [r3, #0]
 8009d32:	b280      	uxth	r0, r0
 8009d34:	2800      	cmp	r0, #0
 8009d36:	d01e      	beq.n	8009d76 <__multiply+0xfa>
 8009d38:	4667      	mov	r7, ip
 8009d3a:	2500      	movs	r5, #0
 8009d3c:	9e08      	ldr	r6, [sp, #32]
 8009d3e:	ce02      	ldmia	r6!, {r1}
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	9307      	str	r3, [sp, #28]
 8009d44:	b28b      	uxth	r3, r1
 8009d46:	4343      	muls	r3, r0
 8009d48:	001a      	movs	r2, r3
 8009d4a:	466b      	mov	r3, sp
 8009d4c:	8b9b      	ldrh	r3, [r3, #28]
 8009d4e:	18d3      	adds	r3, r2, r3
 8009d50:	195b      	adds	r3, r3, r5
 8009d52:	0c0d      	lsrs	r5, r1, #16
 8009d54:	4345      	muls	r5, r0
 8009d56:	9a07      	ldr	r2, [sp, #28]
 8009d58:	0c11      	lsrs	r1, r2, #16
 8009d5a:	1869      	adds	r1, r5, r1
 8009d5c:	0c1a      	lsrs	r2, r3, #16
 8009d5e:	188a      	adds	r2, r1, r2
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	0c15      	lsrs	r5, r2, #16
 8009d64:	0412      	lsls	r2, r2, #16
 8009d66:	431a      	orrs	r2, r3
 8009d68:	9b05      	ldr	r3, [sp, #20]
 8009d6a:	c704      	stmia	r7!, {r2}
 8009d6c:	42b3      	cmp	r3, r6
 8009d6e:	d8e6      	bhi.n	8009d3e <__multiply+0xc2>
 8009d70:	4663      	mov	r3, ip
 8009d72:	9a06      	ldr	r2, [sp, #24]
 8009d74:	509d      	str	r5, [r3, r2]
 8009d76:	9b01      	ldr	r3, [sp, #4]
 8009d78:	6818      	ldr	r0, [r3, #0]
 8009d7a:	0c00      	lsrs	r0, r0, #16
 8009d7c:	d020      	beq.n	8009dc0 <__multiply+0x144>
 8009d7e:	4663      	mov	r3, ip
 8009d80:	0025      	movs	r5, r4
 8009d82:	4661      	mov	r1, ip
 8009d84:	2700      	movs	r7, #0
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	3514      	adds	r5, #20
 8009d8a:	682a      	ldr	r2, [r5, #0]
 8009d8c:	680e      	ldr	r6, [r1, #0]
 8009d8e:	b292      	uxth	r2, r2
 8009d90:	4342      	muls	r2, r0
 8009d92:	0c36      	lsrs	r6, r6, #16
 8009d94:	1992      	adds	r2, r2, r6
 8009d96:	19d2      	adds	r2, r2, r7
 8009d98:	0416      	lsls	r6, r2, #16
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	431e      	orrs	r6, r3
 8009d9e:	600e      	str	r6, [r1, #0]
 8009da0:	cd40      	ldmia	r5!, {r6}
 8009da2:	684b      	ldr	r3, [r1, #4]
 8009da4:	0c36      	lsrs	r6, r6, #16
 8009da6:	4346      	muls	r6, r0
 8009da8:	b29b      	uxth	r3, r3
 8009daa:	0c12      	lsrs	r2, r2, #16
 8009dac:	18f3      	adds	r3, r6, r3
 8009dae:	189b      	adds	r3, r3, r2
 8009db0:	9a05      	ldr	r2, [sp, #20]
 8009db2:	0c1f      	lsrs	r7, r3, #16
 8009db4:	3104      	adds	r1, #4
 8009db6:	42aa      	cmp	r2, r5
 8009db8:	d8e7      	bhi.n	8009d8a <__multiply+0x10e>
 8009dba:	4662      	mov	r2, ip
 8009dbc:	9906      	ldr	r1, [sp, #24]
 8009dbe:	5053      	str	r3, [r2, r1]
 8009dc0:	9b01      	ldr	r3, [sp, #4]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	9301      	str	r3, [sp, #4]
 8009dc6:	2304      	movs	r3, #4
 8009dc8:	449c      	add	ip, r3
 8009dca:	e79b      	b.n	8009d04 <__multiply+0x88>
 8009dcc:	9b03      	ldr	r3, [sp, #12]
 8009dce:	3b01      	subs	r3, #1
 8009dd0:	9303      	str	r3, [sp, #12]
 8009dd2:	e79b      	b.n	8009d0c <__multiply+0x90>
 8009dd4:	0800fa97 	.word	0x0800fa97
 8009dd8:	0800faa8 	.word	0x0800faa8

08009ddc <__pow5mult>:
 8009ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dde:	2303      	movs	r3, #3
 8009de0:	0015      	movs	r5, r2
 8009de2:	0007      	movs	r7, r0
 8009de4:	000e      	movs	r6, r1
 8009de6:	401a      	ands	r2, r3
 8009de8:	421d      	tst	r5, r3
 8009dea:	d008      	beq.n	8009dfe <__pow5mult+0x22>
 8009dec:	491a      	ldr	r1, [pc, #104]	; (8009e58 <__pow5mult+0x7c>)
 8009dee:	3a01      	subs	r2, #1
 8009df0:	0092      	lsls	r2, r2, #2
 8009df2:	5852      	ldr	r2, [r2, r1]
 8009df4:	2300      	movs	r3, #0
 8009df6:	0031      	movs	r1, r6
 8009df8:	f7ff fe9c 	bl	8009b34 <__multadd>
 8009dfc:	0006      	movs	r6, r0
 8009dfe:	10ad      	asrs	r5, r5, #2
 8009e00:	d027      	beq.n	8009e52 <__pow5mult+0x76>
 8009e02:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8009e04:	2c00      	cmp	r4, #0
 8009e06:	d107      	bne.n	8009e18 <__pow5mult+0x3c>
 8009e08:	0038      	movs	r0, r7
 8009e0a:	4914      	ldr	r1, [pc, #80]	; (8009e5c <__pow5mult+0x80>)
 8009e0c:	f7ff ff1e 	bl	8009c4c <__i2b>
 8009e10:	2300      	movs	r3, #0
 8009e12:	0004      	movs	r4, r0
 8009e14:	6438      	str	r0, [r7, #64]	; 0x40
 8009e16:	6003      	str	r3, [r0, #0]
 8009e18:	2301      	movs	r3, #1
 8009e1a:	421d      	tst	r5, r3
 8009e1c:	d00a      	beq.n	8009e34 <__pow5mult+0x58>
 8009e1e:	0031      	movs	r1, r6
 8009e20:	0022      	movs	r2, r4
 8009e22:	0038      	movs	r0, r7
 8009e24:	f7ff ff2a 	bl	8009c7c <__multiply>
 8009e28:	0031      	movs	r1, r6
 8009e2a:	9001      	str	r0, [sp, #4]
 8009e2c:	0038      	movs	r0, r7
 8009e2e:	f7ff fe77 	bl	8009b20 <_Bfree>
 8009e32:	9e01      	ldr	r6, [sp, #4]
 8009e34:	106d      	asrs	r5, r5, #1
 8009e36:	d00c      	beq.n	8009e52 <__pow5mult+0x76>
 8009e38:	6820      	ldr	r0, [r4, #0]
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	d107      	bne.n	8009e4e <__pow5mult+0x72>
 8009e3e:	0022      	movs	r2, r4
 8009e40:	0021      	movs	r1, r4
 8009e42:	0038      	movs	r0, r7
 8009e44:	f7ff ff1a 	bl	8009c7c <__multiply>
 8009e48:	2300      	movs	r3, #0
 8009e4a:	6020      	str	r0, [r4, #0]
 8009e4c:	6003      	str	r3, [r0, #0]
 8009e4e:	0004      	movs	r4, r0
 8009e50:	e7e2      	b.n	8009e18 <__pow5mult+0x3c>
 8009e52:	0030      	movs	r0, r6
 8009e54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009e56:	46c0      	nop			; (mov r8, r8)
 8009e58:	0800fbf8 	.word	0x0800fbf8
 8009e5c:	00000271 	.word	0x00000271

08009e60 <__lshift>:
 8009e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e62:	000c      	movs	r4, r1
 8009e64:	0017      	movs	r7, r2
 8009e66:	6923      	ldr	r3, [r4, #16]
 8009e68:	1155      	asrs	r5, r2, #5
 8009e6a:	b087      	sub	sp, #28
 8009e6c:	18eb      	adds	r3, r5, r3
 8009e6e:	9302      	str	r3, [sp, #8]
 8009e70:	3301      	adds	r3, #1
 8009e72:	9301      	str	r3, [sp, #4]
 8009e74:	6849      	ldr	r1, [r1, #4]
 8009e76:	68a3      	ldr	r3, [r4, #8]
 8009e78:	9004      	str	r0, [sp, #16]
 8009e7a:	9a01      	ldr	r2, [sp, #4]
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	db10      	blt.n	8009ea2 <__lshift+0x42>
 8009e80:	9804      	ldr	r0, [sp, #16]
 8009e82:	f7ff fe25 	bl	8009ad0 <_Balloc>
 8009e86:	2300      	movs	r3, #0
 8009e88:	0002      	movs	r2, r0
 8009e8a:	0006      	movs	r6, r0
 8009e8c:	0019      	movs	r1, r3
 8009e8e:	3214      	adds	r2, #20
 8009e90:	4298      	cmp	r0, r3
 8009e92:	d10c      	bne.n	8009eae <__lshift+0x4e>
 8009e94:	31df      	adds	r1, #223	; 0xdf
 8009e96:	0032      	movs	r2, r6
 8009e98:	4b26      	ldr	r3, [pc, #152]	; (8009f34 <__lshift+0xd4>)
 8009e9a:	4827      	ldr	r0, [pc, #156]	; (8009f38 <__lshift+0xd8>)
 8009e9c:	31ff      	adds	r1, #255	; 0xff
 8009e9e:	f001 fd93 	bl	800b9c8 <__assert_func>
 8009ea2:	3101      	adds	r1, #1
 8009ea4:	005b      	lsls	r3, r3, #1
 8009ea6:	e7e8      	b.n	8009e7a <__lshift+0x1a>
 8009ea8:	0098      	lsls	r0, r3, #2
 8009eaa:	5011      	str	r1, [r2, r0]
 8009eac:	3301      	adds	r3, #1
 8009eae:	42ab      	cmp	r3, r5
 8009eb0:	dbfa      	blt.n	8009ea8 <__lshift+0x48>
 8009eb2:	43eb      	mvns	r3, r5
 8009eb4:	17db      	asrs	r3, r3, #31
 8009eb6:	401d      	ands	r5, r3
 8009eb8:	211f      	movs	r1, #31
 8009eba:	0023      	movs	r3, r4
 8009ebc:	0038      	movs	r0, r7
 8009ebe:	00ad      	lsls	r5, r5, #2
 8009ec0:	1955      	adds	r5, r2, r5
 8009ec2:	6922      	ldr	r2, [r4, #16]
 8009ec4:	3314      	adds	r3, #20
 8009ec6:	0092      	lsls	r2, r2, #2
 8009ec8:	4008      	ands	r0, r1
 8009eca:	4684      	mov	ip, r0
 8009ecc:	189a      	adds	r2, r3, r2
 8009ece:	420f      	tst	r7, r1
 8009ed0:	d02a      	beq.n	8009f28 <__lshift+0xc8>
 8009ed2:	3101      	adds	r1, #1
 8009ed4:	1a09      	subs	r1, r1, r0
 8009ed6:	9105      	str	r1, [sp, #20]
 8009ed8:	2100      	movs	r1, #0
 8009eda:	9503      	str	r5, [sp, #12]
 8009edc:	4667      	mov	r7, ip
 8009ede:	6818      	ldr	r0, [r3, #0]
 8009ee0:	40b8      	lsls	r0, r7
 8009ee2:	4308      	orrs	r0, r1
 8009ee4:	9903      	ldr	r1, [sp, #12]
 8009ee6:	c101      	stmia	r1!, {r0}
 8009ee8:	9103      	str	r1, [sp, #12]
 8009eea:	9805      	ldr	r0, [sp, #20]
 8009eec:	cb02      	ldmia	r3!, {r1}
 8009eee:	40c1      	lsrs	r1, r0
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d8f3      	bhi.n	8009edc <__lshift+0x7c>
 8009ef4:	0020      	movs	r0, r4
 8009ef6:	3015      	adds	r0, #21
 8009ef8:	2304      	movs	r3, #4
 8009efa:	4282      	cmp	r2, r0
 8009efc:	d304      	bcc.n	8009f08 <__lshift+0xa8>
 8009efe:	1b13      	subs	r3, r2, r4
 8009f00:	3b15      	subs	r3, #21
 8009f02:	089b      	lsrs	r3, r3, #2
 8009f04:	3301      	adds	r3, #1
 8009f06:	009b      	lsls	r3, r3, #2
 8009f08:	50e9      	str	r1, [r5, r3]
 8009f0a:	2900      	cmp	r1, #0
 8009f0c:	d002      	beq.n	8009f14 <__lshift+0xb4>
 8009f0e:	9b02      	ldr	r3, [sp, #8]
 8009f10:	3302      	adds	r3, #2
 8009f12:	9301      	str	r3, [sp, #4]
 8009f14:	9b01      	ldr	r3, [sp, #4]
 8009f16:	9804      	ldr	r0, [sp, #16]
 8009f18:	3b01      	subs	r3, #1
 8009f1a:	0021      	movs	r1, r4
 8009f1c:	6133      	str	r3, [r6, #16]
 8009f1e:	f7ff fdff 	bl	8009b20 <_Bfree>
 8009f22:	0030      	movs	r0, r6
 8009f24:	b007      	add	sp, #28
 8009f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f28:	cb02      	ldmia	r3!, {r1}
 8009f2a:	c502      	stmia	r5!, {r1}
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d8fb      	bhi.n	8009f28 <__lshift+0xc8>
 8009f30:	e7f0      	b.n	8009f14 <__lshift+0xb4>
 8009f32:	46c0      	nop			; (mov r8, r8)
 8009f34:	0800fa97 	.word	0x0800fa97
 8009f38:	0800faa8 	.word	0x0800faa8

08009f3c <__mcmp>:
 8009f3c:	b530      	push	{r4, r5, lr}
 8009f3e:	690b      	ldr	r3, [r1, #16]
 8009f40:	6904      	ldr	r4, [r0, #16]
 8009f42:	0002      	movs	r2, r0
 8009f44:	1ae0      	subs	r0, r4, r3
 8009f46:	429c      	cmp	r4, r3
 8009f48:	d10e      	bne.n	8009f68 <__mcmp+0x2c>
 8009f4a:	3214      	adds	r2, #20
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	3114      	adds	r1, #20
 8009f50:	0014      	movs	r4, r2
 8009f52:	18c9      	adds	r1, r1, r3
 8009f54:	18d2      	adds	r2, r2, r3
 8009f56:	3a04      	subs	r2, #4
 8009f58:	3904      	subs	r1, #4
 8009f5a:	6815      	ldr	r5, [r2, #0]
 8009f5c:	680b      	ldr	r3, [r1, #0]
 8009f5e:	429d      	cmp	r5, r3
 8009f60:	d003      	beq.n	8009f6a <__mcmp+0x2e>
 8009f62:	2001      	movs	r0, #1
 8009f64:	429d      	cmp	r5, r3
 8009f66:	d303      	bcc.n	8009f70 <__mcmp+0x34>
 8009f68:	bd30      	pop	{r4, r5, pc}
 8009f6a:	4294      	cmp	r4, r2
 8009f6c:	d3f3      	bcc.n	8009f56 <__mcmp+0x1a>
 8009f6e:	e7fb      	b.n	8009f68 <__mcmp+0x2c>
 8009f70:	4240      	negs	r0, r0
 8009f72:	e7f9      	b.n	8009f68 <__mcmp+0x2c>

08009f74 <__mdiff>:
 8009f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f76:	000e      	movs	r6, r1
 8009f78:	0007      	movs	r7, r0
 8009f7a:	0011      	movs	r1, r2
 8009f7c:	0030      	movs	r0, r6
 8009f7e:	b087      	sub	sp, #28
 8009f80:	0014      	movs	r4, r2
 8009f82:	f7ff ffdb 	bl	8009f3c <__mcmp>
 8009f86:	1e05      	subs	r5, r0, #0
 8009f88:	d110      	bne.n	8009fac <__mdiff+0x38>
 8009f8a:	0001      	movs	r1, r0
 8009f8c:	0038      	movs	r0, r7
 8009f8e:	f7ff fd9f 	bl	8009ad0 <_Balloc>
 8009f92:	1e02      	subs	r2, r0, #0
 8009f94:	d104      	bne.n	8009fa0 <__mdiff+0x2c>
 8009f96:	4b3f      	ldr	r3, [pc, #252]	; (800a094 <__mdiff+0x120>)
 8009f98:	483f      	ldr	r0, [pc, #252]	; (800a098 <__mdiff+0x124>)
 8009f9a:	4940      	ldr	r1, [pc, #256]	; (800a09c <__mdiff+0x128>)
 8009f9c:	f001 fd14 	bl	800b9c8 <__assert_func>
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	6145      	str	r5, [r0, #20]
 8009fa4:	6103      	str	r3, [r0, #16]
 8009fa6:	0010      	movs	r0, r2
 8009fa8:	b007      	add	sp, #28
 8009faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fac:	2301      	movs	r3, #1
 8009fae:	9301      	str	r3, [sp, #4]
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	db04      	blt.n	8009fbe <__mdiff+0x4a>
 8009fb4:	0023      	movs	r3, r4
 8009fb6:	0034      	movs	r4, r6
 8009fb8:	001e      	movs	r6, r3
 8009fba:	2300      	movs	r3, #0
 8009fbc:	9301      	str	r3, [sp, #4]
 8009fbe:	0038      	movs	r0, r7
 8009fc0:	6861      	ldr	r1, [r4, #4]
 8009fc2:	f7ff fd85 	bl	8009ad0 <_Balloc>
 8009fc6:	1e02      	subs	r2, r0, #0
 8009fc8:	d103      	bne.n	8009fd2 <__mdiff+0x5e>
 8009fca:	4b32      	ldr	r3, [pc, #200]	; (800a094 <__mdiff+0x120>)
 8009fcc:	4832      	ldr	r0, [pc, #200]	; (800a098 <__mdiff+0x124>)
 8009fce:	4934      	ldr	r1, [pc, #208]	; (800a0a0 <__mdiff+0x12c>)
 8009fd0:	e7e4      	b.n	8009f9c <__mdiff+0x28>
 8009fd2:	9b01      	ldr	r3, [sp, #4]
 8009fd4:	2700      	movs	r7, #0
 8009fd6:	60c3      	str	r3, [r0, #12]
 8009fd8:	6920      	ldr	r0, [r4, #16]
 8009fda:	3414      	adds	r4, #20
 8009fdc:	0083      	lsls	r3, r0, #2
 8009fde:	18e3      	adds	r3, r4, r3
 8009fe0:	0021      	movs	r1, r4
 8009fe2:	9401      	str	r4, [sp, #4]
 8009fe4:	0034      	movs	r4, r6
 8009fe6:	9302      	str	r3, [sp, #8]
 8009fe8:	6933      	ldr	r3, [r6, #16]
 8009fea:	3414      	adds	r4, #20
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	18e3      	adds	r3, r4, r3
 8009ff0:	9303      	str	r3, [sp, #12]
 8009ff2:	0013      	movs	r3, r2
 8009ff4:	3314      	adds	r3, #20
 8009ff6:	469c      	mov	ip, r3
 8009ff8:	9305      	str	r3, [sp, #20]
 8009ffa:	9104      	str	r1, [sp, #16]
 8009ffc:	9b04      	ldr	r3, [sp, #16]
 8009ffe:	cc02      	ldmia	r4!, {r1}
 800a000:	cb20      	ldmia	r3!, {r5}
 800a002:	9304      	str	r3, [sp, #16]
 800a004:	b2ab      	uxth	r3, r5
 800a006:	19df      	adds	r7, r3, r7
 800a008:	b28b      	uxth	r3, r1
 800a00a:	1afb      	subs	r3, r7, r3
 800a00c:	0c09      	lsrs	r1, r1, #16
 800a00e:	0c2d      	lsrs	r5, r5, #16
 800a010:	1a6d      	subs	r5, r5, r1
 800a012:	1419      	asrs	r1, r3, #16
 800a014:	1869      	adds	r1, r5, r1
 800a016:	b29b      	uxth	r3, r3
 800a018:	140f      	asrs	r7, r1, #16
 800a01a:	0409      	lsls	r1, r1, #16
 800a01c:	4319      	orrs	r1, r3
 800a01e:	4663      	mov	r3, ip
 800a020:	c302      	stmia	r3!, {r1}
 800a022:	469c      	mov	ip, r3
 800a024:	9b03      	ldr	r3, [sp, #12]
 800a026:	42a3      	cmp	r3, r4
 800a028:	d8e8      	bhi.n	8009ffc <__mdiff+0x88>
 800a02a:	0031      	movs	r1, r6
 800a02c:	9c03      	ldr	r4, [sp, #12]
 800a02e:	3115      	adds	r1, #21
 800a030:	2304      	movs	r3, #4
 800a032:	428c      	cmp	r4, r1
 800a034:	d304      	bcc.n	800a040 <__mdiff+0xcc>
 800a036:	1ba3      	subs	r3, r4, r6
 800a038:	3b15      	subs	r3, #21
 800a03a:	089b      	lsrs	r3, r3, #2
 800a03c:	3301      	adds	r3, #1
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	9901      	ldr	r1, [sp, #4]
 800a042:	18cd      	adds	r5, r1, r3
 800a044:	9905      	ldr	r1, [sp, #20]
 800a046:	002e      	movs	r6, r5
 800a048:	18cb      	adds	r3, r1, r3
 800a04a:	469c      	mov	ip, r3
 800a04c:	9902      	ldr	r1, [sp, #8]
 800a04e:	428e      	cmp	r6, r1
 800a050:	d310      	bcc.n	800a074 <__mdiff+0x100>
 800a052:	9e02      	ldr	r6, [sp, #8]
 800a054:	1ee9      	subs	r1, r5, #3
 800a056:	2400      	movs	r4, #0
 800a058:	428e      	cmp	r6, r1
 800a05a:	d304      	bcc.n	800a066 <__mdiff+0xf2>
 800a05c:	0031      	movs	r1, r6
 800a05e:	3103      	adds	r1, #3
 800a060:	1b49      	subs	r1, r1, r5
 800a062:	0889      	lsrs	r1, r1, #2
 800a064:	008c      	lsls	r4, r1, #2
 800a066:	191b      	adds	r3, r3, r4
 800a068:	3b04      	subs	r3, #4
 800a06a:	6819      	ldr	r1, [r3, #0]
 800a06c:	2900      	cmp	r1, #0
 800a06e:	d00f      	beq.n	800a090 <__mdiff+0x11c>
 800a070:	6110      	str	r0, [r2, #16]
 800a072:	e798      	b.n	8009fa6 <__mdiff+0x32>
 800a074:	ce02      	ldmia	r6!, {r1}
 800a076:	b28c      	uxth	r4, r1
 800a078:	19e4      	adds	r4, r4, r7
 800a07a:	0c0f      	lsrs	r7, r1, #16
 800a07c:	1421      	asrs	r1, r4, #16
 800a07e:	1879      	adds	r1, r7, r1
 800a080:	b2a4      	uxth	r4, r4
 800a082:	140f      	asrs	r7, r1, #16
 800a084:	0409      	lsls	r1, r1, #16
 800a086:	4321      	orrs	r1, r4
 800a088:	4664      	mov	r4, ip
 800a08a:	c402      	stmia	r4!, {r1}
 800a08c:	46a4      	mov	ip, r4
 800a08e:	e7dd      	b.n	800a04c <__mdiff+0xd8>
 800a090:	3801      	subs	r0, #1
 800a092:	e7e9      	b.n	800a068 <__mdiff+0xf4>
 800a094:	0800fa97 	.word	0x0800fa97
 800a098:	0800faa8 	.word	0x0800faa8
 800a09c:	00000237 	.word	0x00000237
 800a0a0:	00000245 	.word	0x00000245

0800a0a4 <__d2b>:
 800a0a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0a6:	2101      	movs	r1, #1
 800a0a8:	0014      	movs	r4, r2
 800a0aa:	001d      	movs	r5, r3
 800a0ac:	9f08      	ldr	r7, [sp, #32]
 800a0ae:	f7ff fd0f 	bl	8009ad0 <_Balloc>
 800a0b2:	1e06      	subs	r6, r0, #0
 800a0b4:	d105      	bne.n	800a0c2 <__d2b+0x1e>
 800a0b6:	0032      	movs	r2, r6
 800a0b8:	4b24      	ldr	r3, [pc, #144]	; (800a14c <__d2b+0xa8>)
 800a0ba:	4825      	ldr	r0, [pc, #148]	; (800a150 <__d2b+0xac>)
 800a0bc:	4925      	ldr	r1, [pc, #148]	; (800a154 <__d2b+0xb0>)
 800a0be:	f001 fc83 	bl	800b9c8 <__assert_func>
 800a0c2:	032b      	lsls	r3, r5, #12
 800a0c4:	006d      	lsls	r5, r5, #1
 800a0c6:	0b1b      	lsrs	r3, r3, #12
 800a0c8:	0d6d      	lsrs	r5, r5, #21
 800a0ca:	d125      	bne.n	800a118 <__d2b+0x74>
 800a0cc:	9301      	str	r3, [sp, #4]
 800a0ce:	2c00      	cmp	r4, #0
 800a0d0:	d028      	beq.n	800a124 <__d2b+0x80>
 800a0d2:	4668      	mov	r0, sp
 800a0d4:	9400      	str	r4, [sp, #0]
 800a0d6:	f7ff fd8b 	bl	8009bf0 <__lo0bits>
 800a0da:	9b01      	ldr	r3, [sp, #4]
 800a0dc:	9900      	ldr	r1, [sp, #0]
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d01e      	beq.n	800a120 <__d2b+0x7c>
 800a0e2:	2220      	movs	r2, #32
 800a0e4:	001c      	movs	r4, r3
 800a0e6:	1a12      	subs	r2, r2, r0
 800a0e8:	4094      	lsls	r4, r2
 800a0ea:	0022      	movs	r2, r4
 800a0ec:	40c3      	lsrs	r3, r0
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	6172      	str	r2, [r6, #20]
 800a0f2:	9301      	str	r3, [sp, #4]
 800a0f4:	9c01      	ldr	r4, [sp, #4]
 800a0f6:	61b4      	str	r4, [r6, #24]
 800a0f8:	1e63      	subs	r3, r4, #1
 800a0fa:	419c      	sbcs	r4, r3
 800a0fc:	3401      	adds	r4, #1
 800a0fe:	6134      	str	r4, [r6, #16]
 800a100:	2d00      	cmp	r5, #0
 800a102:	d017      	beq.n	800a134 <__d2b+0x90>
 800a104:	2435      	movs	r4, #53	; 0x35
 800a106:	4b14      	ldr	r3, [pc, #80]	; (800a158 <__d2b+0xb4>)
 800a108:	18ed      	adds	r5, r5, r3
 800a10a:	182d      	adds	r5, r5, r0
 800a10c:	603d      	str	r5, [r7, #0]
 800a10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a110:	1a24      	subs	r4, r4, r0
 800a112:	601c      	str	r4, [r3, #0]
 800a114:	0030      	movs	r0, r6
 800a116:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a118:	2280      	movs	r2, #128	; 0x80
 800a11a:	0352      	lsls	r2, r2, #13
 800a11c:	4313      	orrs	r3, r2
 800a11e:	e7d5      	b.n	800a0cc <__d2b+0x28>
 800a120:	6171      	str	r1, [r6, #20]
 800a122:	e7e7      	b.n	800a0f4 <__d2b+0x50>
 800a124:	a801      	add	r0, sp, #4
 800a126:	f7ff fd63 	bl	8009bf0 <__lo0bits>
 800a12a:	9b01      	ldr	r3, [sp, #4]
 800a12c:	2401      	movs	r4, #1
 800a12e:	6173      	str	r3, [r6, #20]
 800a130:	3020      	adds	r0, #32
 800a132:	e7e4      	b.n	800a0fe <__d2b+0x5a>
 800a134:	4b09      	ldr	r3, [pc, #36]	; (800a15c <__d2b+0xb8>)
 800a136:	18c0      	adds	r0, r0, r3
 800a138:	4b09      	ldr	r3, [pc, #36]	; (800a160 <__d2b+0xbc>)
 800a13a:	6038      	str	r0, [r7, #0]
 800a13c:	18e3      	adds	r3, r4, r3
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	18f3      	adds	r3, r6, r3
 800a142:	6958      	ldr	r0, [r3, #20]
 800a144:	f7ff fd3a 	bl	8009bbc <__hi0bits>
 800a148:	0164      	lsls	r4, r4, #5
 800a14a:	e7e0      	b.n	800a10e <__d2b+0x6a>
 800a14c:	0800fa97 	.word	0x0800fa97
 800a150:	0800faa8 	.word	0x0800faa8
 800a154:	0000030f 	.word	0x0000030f
 800a158:	fffffbcd 	.word	0xfffffbcd
 800a15c:	fffffbce 	.word	0xfffffbce
 800a160:	3fffffff 	.word	0x3fffffff

0800a164 <__ascii_wctomb>:
 800a164:	0003      	movs	r3, r0
 800a166:	1e08      	subs	r0, r1, #0
 800a168:	d005      	beq.n	800a176 <__ascii_wctomb+0x12>
 800a16a:	2aff      	cmp	r2, #255	; 0xff
 800a16c:	d904      	bls.n	800a178 <__ascii_wctomb+0x14>
 800a16e:	228a      	movs	r2, #138	; 0x8a
 800a170:	2001      	movs	r0, #1
 800a172:	601a      	str	r2, [r3, #0]
 800a174:	4240      	negs	r0, r0
 800a176:	4770      	bx	lr
 800a178:	2001      	movs	r0, #1
 800a17a:	700a      	strb	r2, [r1, #0]
 800a17c:	e7fb      	b.n	800a176 <__ascii_wctomb+0x12>
	...

0800a180 <_svfprintf_r>:
 800a180:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a182:	b0d9      	sub	sp, #356	; 0x164
 800a184:	001c      	movs	r4, r3
 800a186:	910b      	str	r1, [sp, #44]	; 0x2c
 800a188:	9208      	str	r2, [sp, #32]
 800a18a:	900a      	str	r0, [sp, #40]	; 0x28
 800a18c:	f001 fb6a 	bl	800b864 <_localeconv_r>
 800a190:	6803      	ldr	r3, [r0, #0]
 800a192:	0018      	movs	r0, r3
 800a194:	931c      	str	r3, [sp, #112]	; 0x70
 800a196:	f7f5 ffb5 	bl	8000104 <strlen>
 800a19a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a19c:	9016      	str	r0, [sp, #88]	; 0x58
 800a19e:	899b      	ldrh	r3, [r3, #12]
 800a1a0:	061b      	lsls	r3, r3, #24
 800a1a2:	d517      	bpl.n	800a1d4 <_svfprintf_r+0x54>
 800a1a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1a6:	691b      	ldr	r3, [r3, #16]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d113      	bne.n	800a1d4 <_svfprintf_r+0x54>
 800a1ac:	2140      	movs	r1, #64	; 0x40
 800a1ae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a1b0:	f7ff fa58 	bl	8009664 <_malloc_r>
 800a1b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1b6:	6018      	str	r0, [r3, #0]
 800a1b8:	6118      	str	r0, [r3, #16]
 800a1ba:	2800      	cmp	r0, #0
 800a1bc:	d107      	bne.n	800a1ce <_svfprintf_r+0x4e>
 800a1be:	230c      	movs	r3, #12
 800a1c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1c2:	6013      	str	r3, [r2, #0]
 800a1c4:	3b0d      	subs	r3, #13
 800a1c6:	9317      	str	r3, [sp, #92]	; 0x5c
 800a1c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a1ca:	b059      	add	sp, #356	; 0x164
 800a1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1ce:	2340      	movs	r3, #64	; 0x40
 800a1d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a1d2:	6153      	str	r3, [r2, #20]
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	932e      	str	r3, [sp, #184]	; 0xb8
 800a1da:	932d      	str	r3, [sp, #180]	; 0xb4
 800a1dc:	930e      	str	r3, [sp, #56]	; 0x38
 800a1de:	2300      	movs	r3, #0
 800a1e0:	9214      	str	r2, [sp, #80]	; 0x50
 800a1e2:	9315      	str	r3, [sp, #84]	; 0x54
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	af2f      	add	r7, sp, #188	; 0xbc
 800a1e8:	972c      	str	r7, [sp, #176]	; 0xb0
 800a1ea:	931f      	str	r3, [sp, #124]	; 0x7c
 800a1ec:	931e      	str	r3, [sp, #120]	; 0x78
 800a1ee:	9312      	str	r3, [sp, #72]	; 0x48
 800a1f0:	931b      	str	r3, [sp, #108]	; 0x6c
 800a1f2:	931d      	str	r3, [sp, #116]	; 0x74
 800a1f4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a1f6:	9d08      	ldr	r5, [sp, #32]
 800a1f8:	782b      	ldrb	r3, [r5, #0]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d002      	beq.n	800a204 <_svfprintf_r+0x84>
 800a1fe:	2b25      	cmp	r3, #37	; 0x25
 800a200:	d000      	beq.n	800a204 <_svfprintf_r+0x84>
 800a202:	e091      	b.n	800a328 <_svfprintf_r+0x1a8>
 800a204:	9b08      	ldr	r3, [sp, #32]
 800a206:	1aee      	subs	r6, r5, r3
 800a208:	429d      	cmp	r5, r3
 800a20a:	d016      	beq.n	800a23a <_svfprintf_r+0xba>
 800a20c:	603b      	str	r3, [r7, #0]
 800a20e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a210:	607e      	str	r6, [r7, #4]
 800a212:	199b      	adds	r3, r3, r6
 800a214:	932e      	str	r3, [sp, #184]	; 0xb8
 800a216:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a218:	3708      	adds	r7, #8
 800a21a:	3301      	adds	r3, #1
 800a21c:	932d      	str	r3, [sp, #180]	; 0xb4
 800a21e:	2b07      	cmp	r3, #7
 800a220:	dd08      	ble.n	800a234 <_svfprintf_r+0xb4>
 800a222:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a224:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a226:	aa2c      	add	r2, sp, #176	; 0xb0
 800a228:	f002 face 	bl	800c7c8 <__ssprint_r>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d000      	beq.n	800a232 <_svfprintf_r+0xb2>
 800a230:	e1cf      	b.n	800a5d2 <_svfprintf_r+0x452>
 800a232:	af2f      	add	r7, sp, #188	; 0xbc
 800a234:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a236:	199b      	adds	r3, r3, r6
 800a238:	9317      	str	r3, [sp, #92]	; 0x5c
 800a23a:	782b      	ldrb	r3, [r5, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d101      	bne.n	800a244 <_svfprintf_r+0xc4>
 800a240:	f001 f99e 	bl	800b580 <_svfprintf_r+0x1400>
 800a244:	221b      	movs	r2, #27
 800a246:	2300      	movs	r3, #0
 800a248:	a91e      	add	r1, sp, #120	; 0x78
 800a24a:	1852      	adds	r2, r2, r1
 800a24c:	7013      	strb	r3, [r2, #0]
 800a24e:	2201      	movs	r2, #1
 800a250:	001e      	movs	r6, r3
 800a252:	4252      	negs	r2, r2
 800a254:	3501      	adds	r5, #1
 800a256:	9209      	str	r2, [sp, #36]	; 0x24
 800a258:	9318      	str	r3, [sp, #96]	; 0x60
 800a25a:	1c6b      	adds	r3, r5, #1
 800a25c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a25e:	782b      	ldrb	r3, [r5, #0]
 800a260:	930f      	str	r3, [sp, #60]	; 0x3c
 800a262:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a264:	3820      	subs	r0, #32
 800a266:	285a      	cmp	r0, #90	; 0x5a
 800a268:	d901      	bls.n	800a26e <_svfprintf_r+0xee>
 800a26a:	f000 fe20 	bl	800aeae <_svfprintf_r+0xd2e>
 800a26e:	f7f5 ff5b 	bl	8000128 <__gnu_thumb1_case_uhi>
 800a272:	0078      	.short	0x0078
 800a274:	061e061e 	.word	0x061e061e
 800a278:	061e0082 	.word	0x061e0082
 800a27c:	061e061e 	.word	0x061e061e
 800a280:	061e005d 	.word	0x061e005d
 800a284:	0084061e 	.word	0x0084061e
 800a288:	061e008c 	.word	0x061e008c
 800a28c:	0091008a 	.word	0x0091008a
 800a290:	00b2061e 	.word	0x00b2061e
 800a294:	00b400b4 	.word	0x00b400b4
 800a298:	00b400b4 	.word	0x00b400b4
 800a29c:	00b400b4 	.word	0x00b400b4
 800a2a0:	00b400b4 	.word	0x00b400b4
 800a2a4:	061e00b4 	.word	0x061e00b4
 800a2a8:	061e061e 	.word	0x061e061e
 800a2ac:	061e061e 	.word	0x061e061e
 800a2b0:	061e061e 	.word	0x061e061e
 800a2b4:	061e013b 	.word	0x061e013b
 800a2b8:	00f400e0 	.word	0x00f400e0
 800a2bc:	013b013b 	.word	0x013b013b
 800a2c0:	061e013b 	.word	0x061e013b
 800a2c4:	061e061e 	.word	0x061e061e
 800a2c8:	00c7061e 	.word	0x00c7061e
 800a2cc:	061e061e 	.word	0x061e061e
 800a2d0:	061e04c7 	.word	0x061e04c7
 800a2d4:	061e061e 	.word	0x061e061e
 800a2d8:	061e050a 	.word	0x061e050a
 800a2dc:	061e052a 	.word	0x061e052a
 800a2e0:	055c061e 	.word	0x055c061e
 800a2e4:	061e061e 	.word	0x061e061e
 800a2e8:	061e061e 	.word	0x061e061e
 800a2ec:	061e061e 	.word	0x061e061e
 800a2f0:	061e061e 	.word	0x061e061e
 800a2f4:	061e013b 	.word	0x061e013b
 800a2f8:	00f600e0 	.word	0x00f600e0
 800a2fc:	013b013b 	.word	0x013b013b
 800a300:	00c9013b 	.word	0x00c9013b
 800a304:	00dc00f6 	.word	0x00dc00f6
 800a308:	00d5061e 	.word	0x00d5061e
 800a30c:	04a7061e 	.word	0x04a7061e
 800a310:	04fa04c9 	.word	0x04fa04c9
 800a314:	061e00dc 	.word	0x061e00dc
 800a318:	0080050a 	.word	0x0080050a
 800a31c:	061e052c 	.word	0x061e052c
 800a320:	057c061e 	.word	0x057c061e
 800a324:	0080061e 	.word	0x0080061e
 800a328:	3501      	adds	r5, #1
 800a32a:	e765      	b.n	800a1f8 <_svfprintf_r+0x78>
 800a32c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a32e:	f001 fa99 	bl	800b864 <_localeconv_r>
 800a332:	6843      	ldr	r3, [r0, #4]
 800a334:	0018      	movs	r0, r3
 800a336:	931d      	str	r3, [sp, #116]	; 0x74
 800a338:	f7f5 fee4 	bl	8000104 <strlen>
 800a33c:	901b      	str	r0, [sp, #108]	; 0x6c
 800a33e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a340:	f001 fa90 	bl	800b864 <_localeconv_r>
 800a344:	6883      	ldr	r3, [r0, #8]
 800a346:	9312      	str	r3, [sp, #72]	; 0x48
 800a348:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d011      	beq.n	800a372 <_svfprintf_r+0x1f2>
 800a34e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00e      	beq.n	800a372 <_svfprintf_r+0x1f2>
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00b      	beq.n	800a372 <_svfprintf_r+0x1f2>
 800a35a:	2380      	movs	r3, #128	; 0x80
 800a35c:	00db      	lsls	r3, r3, #3
 800a35e:	431e      	orrs	r6, r3
 800a360:	e007      	b.n	800a372 <_svfprintf_r+0x1f2>
 800a362:	231b      	movs	r3, #27
 800a364:	aa1e      	add	r2, sp, #120	; 0x78
 800a366:	189b      	adds	r3, r3, r2
 800a368:	781a      	ldrb	r2, [r3, #0]
 800a36a:	2a00      	cmp	r2, #0
 800a36c:	d101      	bne.n	800a372 <_svfprintf_r+0x1f2>
 800a36e:	3220      	adds	r2, #32
 800a370:	701a      	strb	r2, [r3, #0]
 800a372:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800a374:	e771      	b.n	800a25a <_svfprintf_r+0xda>
 800a376:	2301      	movs	r3, #1
 800a378:	e7f1      	b.n	800a35e <_svfprintf_r+0x1de>
 800a37a:	cc08      	ldmia	r4!, {r3}
 800a37c:	9318      	str	r3, [sp, #96]	; 0x60
 800a37e:	2b00      	cmp	r3, #0
 800a380:	daf7      	bge.n	800a372 <_svfprintf_r+0x1f2>
 800a382:	425b      	negs	r3, r3
 800a384:	9318      	str	r3, [sp, #96]	; 0x60
 800a386:	2304      	movs	r3, #4
 800a388:	e7e9      	b.n	800a35e <_svfprintf_r+0x1de>
 800a38a:	231b      	movs	r3, #27
 800a38c:	aa1e      	add	r2, sp, #120	; 0x78
 800a38e:	189b      	adds	r3, r3, r2
 800a390:	222b      	movs	r2, #43	; 0x2b
 800a392:	e7ed      	b.n	800a370 <_svfprintf_r+0x1f0>
 800a394:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a398:	7812      	ldrb	r2, [r2, #0]
 800a39a:	3301      	adds	r3, #1
 800a39c:	920f      	str	r2, [sp, #60]	; 0x3c
 800a39e:	2a2a      	cmp	r2, #42	; 0x2a
 800a3a0:	d010      	beq.n	800a3c4 <_svfprintf_r+0x244>
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a3a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a3a8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3aa:	3a30      	subs	r2, #48	; 0x30
 800a3ac:	2a09      	cmp	r2, #9
 800a3ae:	d900      	bls.n	800a3b2 <_svfprintf_r+0x232>
 800a3b0:	e757      	b.n	800a262 <_svfprintf_r+0xe2>
 800a3b2:	200a      	movs	r0, #10
 800a3b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3b6:	4341      	muls	r1, r0
 800a3b8:	188a      	adds	r2, r1, r2
 800a3ba:	9209      	str	r2, [sp, #36]	; 0x24
 800a3bc:	781a      	ldrb	r2, [r3, #0]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	920f      	str	r2, [sp, #60]	; 0x3c
 800a3c2:	e7f0      	b.n	800a3a6 <_svfprintf_r+0x226>
 800a3c4:	cc04      	ldmia	r4!, {r2}
 800a3c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a3c8:	2a00      	cmp	r2, #0
 800a3ca:	da02      	bge.n	800a3d2 <_svfprintf_r+0x252>
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	4252      	negs	r2, r2
 800a3d0:	9209      	str	r2, [sp, #36]	; 0x24
 800a3d2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3d4:	e7cd      	b.n	800a372 <_svfprintf_r+0x1f2>
 800a3d6:	2380      	movs	r3, #128	; 0x80
 800a3d8:	e7c1      	b.n	800a35e <_svfprintf_r+0x1de>
 800a3da:	2200      	movs	r2, #0
 800a3dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a3de:	9218      	str	r2, [sp, #96]	; 0x60
 800a3e0:	210a      	movs	r1, #10
 800a3e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a3e4:	434a      	muls	r2, r1
 800a3e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a3e8:	3930      	subs	r1, #48	; 0x30
 800a3ea:	188a      	adds	r2, r1, r2
 800a3ec:	9218      	str	r2, [sp, #96]	; 0x60
 800a3ee:	001a      	movs	r2, r3
 800a3f0:	7812      	ldrb	r2, [r2, #0]
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	920f      	str	r2, [sp, #60]	; 0x3c
 800a3f6:	3a30      	subs	r2, #48	; 0x30
 800a3f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3fa:	2a09      	cmp	r2, #9
 800a3fc:	d9f0      	bls.n	800a3e0 <_svfprintf_r+0x260>
 800a3fe:	e730      	b.n	800a262 <_svfprintf_r+0xe2>
 800a400:	2308      	movs	r3, #8
 800a402:	e7ac      	b.n	800a35e <_svfprintf_r+0x1de>
 800a404:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	2b68      	cmp	r3, #104	; 0x68
 800a40a:	d105      	bne.n	800a418 <_svfprintf_r+0x298>
 800a40c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a40e:	3301      	adds	r3, #1
 800a410:	9313      	str	r3, [sp, #76]	; 0x4c
 800a412:	2380      	movs	r3, #128	; 0x80
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	e7a2      	b.n	800a35e <_svfprintf_r+0x1de>
 800a418:	2340      	movs	r3, #64	; 0x40
 800a41a:	e7a0      	b.n	800a35e <_svfprintf_r+0x1de>
 800a41c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	2b6c      	cmp	r3, #108	; 0x6c
 800a422:	d104      	bne.n	800a42e <_svfprintf_r+0x2ae>
 800a424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a426:	3301      	adds	r3, #1
 800a428:	9313      	str	r3, [sp, #76]	; 0x4c
 800a42a:	2320      	movs	r3, #32
 800a42c:	e797      	b.n	800a35e <_svfprintf_r+0x1de>
 800a42e:	2310      	movs	r3, #16
 800a430:	e795      	b.n	800a35e <_svfprintf_r+0x1de>
 800a432:	0021      	movs	r1, r4
 800a434:	c904      	ldmia	r1!, {r2}
 800a436:	ab3f      	add	r3, sp, #252	; 0xfc
 800a438:	910d      	str	r1, [sp, #52]	; 0x34
 800a43a:	211b      	movs	r1, #27
 800a43c:	701a      	strb	r2, [r3, #0]
 800a43e:	2200      	movs	r2, #0
 800a440:	a81e      	add	r0, sp, #120	; 0x78
 800a442:	1809      	adds	r1, r1, r0
 800a444:	700a      	strb	r2, [r1, #0]
 800a446:	920c      	str	r2, [sp, #48]	; 0x30
 800a448:	3201      	adds	r2, #1
 800a44a:	9209      	str	r2, [sp, #36]	; 0x24
 800a44c:	2200      	movs	r2, #0
 800a44e:	9308      	str	r3, [sp, #32]
 800a450:	0015      	movs	r5, r2
 800a452:	9219      	str	r2, [sp, #100]	; 0x64
 800a454:	9210      	str	r2, [sp, #64]	; 0x40
 800a456:	9211      	str	r2, [sp, #68]	; 0x44
 800a458:	e1f1      	b.n	800a83e <_svfprintf_r+0x6be>
 800a45a:	2310      	movs	r3, #16
 800a45c:	431e      	orrs	r6, r3
 800a45e:	06b3      	lsls	r3, r6, #26
 800a460:	d531      	bpl.n	800a4c6 <_svfprintf_r+0x346>
 800a462:	2307      	movs	r3, #7
 800a464:	3407      	adds	r4, #7
 800a466:	439c      	bics	r4, r3
 800a468:	0022      	movs	r2, r4
 800a46a:	ca18      	ldmia	r2!, {r3, r4}
 800a46c:	9306      	str	r3, [sp, #24]
 800a46e:	9407      	str	r4, [sp, #28]
 800a470:	920d      	str	r2, [sp, #52]	; 0x34
 800a472:	9a07      	ldr	r2, [sp, #28]
 800a474:	2301      	movs	r3, #1
 800a476:	2a00      	cmp	r2, #0
 800a478:	da0b      	bge.n	800a492 <_svfprintf_r+0x312>
 800a47a:	9c06      	ldr	r4, [sp, #24]
 800a47c:	9d07      	ldr	r5, [sp, #28]
 800a47e:	2200      	movs	r2, #0
 800a480:	4261      	negs	r1, r4
 800a482:	41aa      	sbcs	r2, r5
 800a484:	9106      	str	r1, [sp, #24]
 800a486:	9207      	str	r2, [sp, #28]
 800a488:	221b      	movs	r2, #27
 800a48a:	a91e      	add	r1, sp, #120	; 0x78
 800a48c:	1852      	adds	r2, r2, r1
 800a48e:	212d      	movs	r1, #45	; 0x2d
 800a490:	7011      	strb	r1, [r2, #0]
 800a492:	9907      	ldr	r1, [sp, #28]
 800a494:	9a06      	ldr	r2, [sp, #24]
 800a496:	430a      	orrs	r2, r1
 800a498:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a49a:	3101      	adds	r1, #1
 800a49c:	d101      	bne.n	800a4a2 <_svfprintf_r+0x322>
 800a49e:	f001 f87b 	bl	800b598 <_svfprintf_r+0x1418>
 800a4a2:	2180      	movs	r1, #128	; 0x80
 800a4a4:	0034      	movs	r4, r6
 800a4a6:	438c      	bics	r4, r1
 800a4a8:	2a00      	cmp	r2, #0
 800a4aa:	d001      	beq.n	800a4b0 <_svfprintf_r+0x330>
 800a4ac:	f001 f879 	bl	800b5a2 <_svfprintf_r+0x1422>
 800a4b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4b2:	2a00      	cmp	r2, #0
 800a4b4:	d101      	bne.n	800a4ba <_svfprintf_r+0x33a>
 800a4b6:	f000 fcef 	bl	800ae98 <_svfprintf_r+0xd18>
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d001      	beq.n	800a4c2 <_svfprintf_r+0x342>
 800a4be:	f001 f874 	bl	800b5aa <_svfprintf_r+0x142a>
 800a4c2:	f000 fc79 	bl	800adb8 <_svfprintf_r+0xc38>
 800a4c6:	0022      	movs	r2, r4
 800a4c8:	ca08      	ldmia	r2!, {r3}
 800a4ca:	920d      	str	r2, [sp, #52]	; 0x34
 800a4cc:	06f2      	lsls	r2, r6, #27
 800a4ce:	d503      	bpl.n	800a4d8 <_svfprintf_r+0x358>
 800a4d0:	9306      	str	r3, [sp, #24]
 800a4d2:	17db      	asrs	r3, r3, #31
 800a4d4:	9307      	str	r3, [sp, #28]
 800a4d6:	e7cc      	b.n	800a472 <_svfprintf_r+0x2f2>
 800a4d8:	0672      	lsls	r2, r6, #25
 800a4da:	d501      	bpl.n	800a4e0 <_svfprintf_r+0x360>
 800a4dc:	b21b      	sxth	r3, r3
 800a4de:	e7f7      	b.n	800a4d0 <_svfprintf_r+0x350>
 800a4e0:	05b2      	lsls	r2, r6, #22
 800a4e2:	d5f5      	bpl.n	800a4d0 <_svfprintf_r+0x350>
 800a4e4:	b25b      	sxtb	r3, r3
 800a4e6:	e7f3      	b.n	800a4d0 <_svfprintf_r+0x350>
 800a4e8:	2307      	movs	r3, #7
 800a4ea:	3407      	adds	r4, #7
 800a4ec:	439c      	bics	r4, r3
 800a4ee:	0022      	movs	r2, r4
 800a4f0:	ca18      	ldmia	r2!, {r3, r4}
 800a4f2:	920d      	str	r2, [sp, #52]	; 0x34
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	9314      	str	r3, [sp, #80]	; 0x50
 800a4f8:	9415      	str	r4, [sp, #84]	; 0x54
 800a4fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4fc:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a4fe:	005c      	lsls	r4, r3, #1
 800a500:	0864      	lsrs	r4, r4, #1
 800a502:	0028      	movs	r0, r5
 800a504:	0021      	movs	r1, r4
 800a506:	4b3e      	ldr	r3, [pc, #248]	; (800a600 <_svfprintf_r+0x480>)
 800a508:	4252      	negs	r2, r2
 800a50a:	f7f7 ffef 	bl	80024ec <__aeabi_dcmpun>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d126      	bne.n	800a560 <_svfprintf_r+0x3e0>
 800a512:	2201      	movs	r2, #1
 800a514:	0028      	movs	r0, r5
 800a516:	0021      	movs	r1, r4
 800a518:	4b39      	ldr	r3, [pc, #228]	; (800a600 <_svfprintf_r+0x480>)
 800a51a:	4252      	negs	r2, r2
 800a51c:	f7f5 ffa4 	bl	8000468 <__aeabi_dcmple>
 800a520:	2800      	cmp	r0, #0
 800a522:	d11d      	bne.n	800a560 <_svfprintf_r+0x3e0>
 800a524:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a526:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a528:	2200      	movs	r2, #0
 800a52a:	2300      	movs	r3, #0
 800a52c:	f7f5 ff92 	bl	8000454 <__aeabi_dcmplt>
 800a530:	2800      	cmp	r0, #0
 800a532:	d004      	beq.n	800a53e <_svfprintf_r+0x3be>
 800a534:	231b      	movs	r3, #27
 800a536:	aa1e      	add	r2, sp, #120	; 0x78
 800a538:	189b      	adds	r3, r3, r2
 800a53a:	222d      	movs	r2, #45	; 0x2d
 800a53c:	701a      	strb	r2, [r3, #0]
 800a53e:	4b31      	ldr	r3, [pc, #196]	; (800a604 <_svfprintf_r+0x484>)
 800a540:	9308      	str	r3, [sp, #32]
 800a542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a544:	2b47      	cmp	r3, #71	; 0x47
 800a546:	dd01      	ble.n	800a54c <_svfprintf_r+0x3cc>
 800a548:	4b2f      	ldr	r3, [pc, #188]	; (800a608 <_svfprintf_r+0x488>)
 800a54a:	9308      	str	r3, [sp, #32]
 800a54c:	2380      	movs	r3, #128	; 0x80
 800a54e:	439e      	bics	r6, r3
 800a550:	2300      	movs	r3, #0
 800a552:	930c      	str	r3, [sp, #48]	; 0x30
 800a554:	3303      	adds	r3, #3
 800a556:	9309      	str	r3, [sp, #36]	; 0x24
 800a558:	2300      	movs	r3, #0
 800a55a:	9319      	str	r3, [sp, #100]	; 0x64
 800a55c:	f000 fc78 	bl	800ae50 <_svfprintf_r+0xcd0>
 800a560:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a562:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a564:	0010      	movs	r0, r2
 800a566:	0019      	movs	r1, r3
 800a568:	f7f7 ffc0 	bl	80024ec <__aeabi_dcmpun>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d00e      	beq.n	800a58e <_svfprintf_r+0x40e>
 800a570:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a572:	2b00      	cmp	r3, #0
 800a574:	da04      	bge.n	800a580 <_svfprintf_r+0x400>
 800a576:	231b      	movs	r3, #27
 800a578:	aa1e      	add	r2, sp, #120	; 0x78
 800a57a:	189b      	adds	r3, r3, r2
 800a57c:	222d      	movs	r2, #45	; 0x2d
 800a57e:	701a      	strb	r2, [r3, #0]
 800a580:	4b22      	ldr	r3, [pc, #136]	; (800a60c <_svfprintf_r+0x48c>)
 800a582:	9308      	str	r3, [sp, #32]
 800a584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a586:	2b47      	cmp	r3, #71	; 0x47
 800a588:	dde0      	ble.n	800a54c <_svfprintf_r+0x3cc>
 800a58a:	4b21      	ldr	r3, [pc, #132]	; (800a610 <_svfprintf_r+0x490>)
 800a58c:	e7dd      	b.n	800a54a <_svfprintf_r+0x3ca>
 800a58e:	2320      	movs	r3, #32
 800a590:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a592:	439a      	bics	r2, r3
 800a594:	9210      	str	r2, [sp, #64]	; 0x40
 800a596:	2a41      	cmp	r2, #65	; 0x41
 800a598:	d123      	bne.n	800a5e2 <_svfprintf_r+0x462>
 800a59a:	2230      	movs	r2, #48	; 0x30
 800a59c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a59e:	ab25      	add	r3, sp, #148	; 0x94
 800a5a0:	701a      	strb	r2, [r3, #0]
 800a5a2:	3248      	adds	r2, #72	; 0x48
 800a5a4:	2961      	cmp	r1, #97	; 0x61
 800a5a6:	d000      	beq.n	800a5aa <_svfprintf_r+0x42a>
 800a5a8:	3a20      	subs	r2, #32
 800a5aa:	705a      	strb	r2, [r3, #1]
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	431e      	orrs	r6, r3
 800a5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b2:	2b63      	cmp	r3, #99	; 0x63
 800a5b4:	dd2e      	ble.n	800a614 <_svfprintf_r+0x494>
 800a5b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a5b8:	1c59      	adds	r1, r3, #1
 800a5ba:	f7ff f853 	bl	8009664 <_malloc_r>
 800a5be:	9008      	str	r0, [sp, #32]
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d000      	beq.n	800a5c6 <_svfprintf_r+0x446>
 800a5c4:	e216      	b.n	800a9f4 <_svfprintf_r+0x874>
 800a5c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5c8:	899a      	ldrh	r2, [r3, #12]
 800a5ca:	2340      	movs	r3, #64	; 0x40
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a5d0:	8193      	strh	r3, [r2, #12]
 800a5d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5d4:	899b      	ldrh	r3, [r3, #12]
 800a5d6:	065b      	lsls	r3, r3, #25
 800a5d8:	d400      	bmi.n	800a5dc <_svfprintf_r+0x45c>
 800a5da:	e5f5      	b.n	800a1c8 <_svfprintf_r+0x48>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	425b      	negs	r3, r3
 800a5e0:	e5f1      	b.n	800a1c6 <_svfprintf_r+0x46>
 800a5e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5e4:	900c      	str	r0, [sp, #48]	; 0x30
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	d100      	bne.n	800a5ec <_svfprintf_r+0x46c>
 800a5ea:	e206      	b.n	800a9fa <_svfprintf_r+0x87a>
 800a5ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5ee:	2b47      	cmp	r3, #71	; 0x47
 800a5f0:	d114      	bne.n	800a61c <_svfprintf_r+0x49c>
 800a5f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d111      	bne.n	800a61c <_svfprintf_r+0x49c>
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a5fc:	e00e      	b.n	800a61c <_svfprintf_r+0x49c>
 800a5fe:	46c0      	nop			; (mov r8, r8)
 800a600:	7fefffff 	.word	0x7fefffff
 800a604:	0800fc04 	.word	0x0800fc04
 800a608:	0800fc08 	.word	0x0800fc08
 800a60c:	0800fc0c 	.word	0x0800fc0c
 800a610:	0800fc10 	.word	0x0800fc10
 800a614:	2300      	movs	r3, #0
 800a616:	930c      	str	r3, [sp, #48]	; 0x30
 800a618:	ab3f      	add	r3, sp, #252	; 0xfc
 800a61a:	9308      	str	r3, [sp, #32]
 800a61c:	2380      	movs	r3, #128	; 0x80
 800a61e:	005b      	lsls	r3, r3, #1
 800a620:	4333      	orrs	r3, r6
 800a622:	931a      	str	r3, [sp, #104]	; 0x68
 800a624:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a626:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a628:	2b00      	cmp	r3, #0
 800a62a:	db00      	blt.n	800a62e <_svfprintf_r+0x4ae>
 800a62c:	e1e7      	b.n	800a9fe <_svfprintf_r+0x87e>
 800a62e:	2280      	movs	r2, #128	; 0x80
 800a630:	0612      	lsls	r2, r2, #24
 800a632:	4694      	mov	ip, r2
 800a634:	4463      	add	r3, ip
 800a636:	930e      	str	r3, [sp, #56]	; 0x38
 800a638:	232d      	movs	r3, #45	; 0x2d
 800a63a:	9322      	str	r3, [sp, #136]	; 0x88
 800a63c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a63e:	2b41      	cmp	r3, #65	; 0x41
 800a640:	d000      	beq.n	800a644 <_svfprintf_r+0x4c4>
 800a642:	e1f5      	b.n	800aa30 <_svfprintf_r+0x8b0>
 800a644:	0028      	movs	r0, r5
 800a646:	aa26      	add	r2, sp, #152	; 0x98
 800a648:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a64a:	f001 f94b 	bl	800b8e4 <frexp>
 800a64e:	23ff      	movs	r3, #255	; 0xff
 800a650:	2200      	movs	r2, #0
 800a652:	059b      	lsls	r3, r3, #22
 800a654:	f7f7 f906 	bl	8001864 <__aeabi_dmul>
 800a658:	2200      	movs	r2, #0
 800a65a:	2300      	movs	r3, #0
 800a65c:	0004      	movs	r4, r0
 800a65e:	000d      	movs	r5, r1
 800a660:	f7f5 fef2 	bl	8000448 <__aeabi_dcmpeq>
 800a664:	2800      	cmp	r0, #0
 800a666:	d001      	beq.n	800a66c <_svfprintf_r+0x4ec>
 800a668:	2301      	movs	r3, #1
 800a66a:	9326      	str	r3, [sp, #152]	; 0x98
 800a66c:	4bda      	ldr	r3, [pc, #872]	; (800a9d8 <_svfprintf_r+0x858>)
 800a66e:	9319      	str	r3, [sp, #100]	; 0x64
 800a670:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a672:	2b61      	cmp	r3, #97	; 0x61
 800a674:	d001      	beq.n	800a67a <_svfprintf_r+0x4fa>
 800a676:	4bd9      	ldr	r3, [pc, #868]	; (800a9dc <_svfprintf_r+0x85c>)
 800a678:	9319      	str	r3, [sp, #100]	; 0x64
 800a67a:	9b08      	ldr	r3, [sp, #32]
 800a67c:	930e      	str	r3, [sp, #56]	; 0x38
 800a67e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a680:	3b01      	subs	r3, #1
 800a682:	9311      	str	r3, [sp, #68]	; 0x44
 800a684:	2200      	movs	r2, #0
 800a686:	4bd6      	ldr	r3, [pc, #856]	; (800a9e0 <_svfprintf_r+0x860>)
 800a688:	0020      	movs	r0, r4
 800a68a:	0029      	movs	r1, r5
 800a68c:	f7f7 f8ea 	bl	8001864 <__aeabi_dmul>
 800a690:	000d      	movs	r5, r1
 800a692:	0004      	movs	r4, r0
 800a694:	f7f7 ff48 	bl	8002528 <__aeabi_d2iz>
 800a698:	9021      	str	r0, [sp, #132]	; 0x84
 800a69a:	f7f7 ff7b 	bl	8002594 <__aeabi_i2d>
 800a69e:	0002      	movs	r2, r0
 800a6a0:	000b      	movs	r3, r1
 800a6a2:	0020      	movs	r0, r4
 800a6a4:	0029      	movs	r1, r5
 800a6a6:	f7f7 fb9f 	bl	8001de8 <__aeabi_dsub>
 800a6aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ac:	000d      	movs	r5, r1
 800a6ae:	001a      	movs	r2, r3
 800a6b0:	3201      	adds	r2, #1
 800a6b2:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a6b4:	920e      	str	r2, [sp, #56]	; 0x38
 800a6b6:	9223      	str	r2, [sp, #140]	; 0x8c
 800a6b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a6ba:	0004      	movs	r4, r0
 800a6bc:	5c52      	ldrb	r2, [r2, r1]
 800a6be:	701a      	strb	r2, [r3, #0]
 800a6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c2:	9320      	str	r3, [sp, #128]	; 0x80
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	d00a      	beq.n	800a6de <_svfprintf_r+0x55e>
 800a6c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	3b01      	subs	r3, #1
 800a6ce:	9311      	str	r3, [sp, #68]	; 0x44
 800a6d0:	0020      	movs	r0, r4
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	0029      	movs	r1, r5
 800a6d6:	f7f5 feb7 	bl	8000448 <__aeabi_dcmpeq>
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	d0d2      	beq.n	800a684 <_svfprintf_r+0x504>
 800a6de:	2200      	movs	r2, #0
 800a6e0:	0020      	movs	r0, r4
 800a6e2:	0029      	movs	r1, r5
 800a6e4:	4bbf      	ldr	r3, [pc, #764]	; (800a9e4 <_svfprintf_r+0x864>)
 800a6e6:	f7f5 fec9 	bl	800047c <__aeabi_dcmpgt>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d10c      	bne.n	800a708 <_svfprintf_r+0x588>
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	0020      	movs	r0, r4
 800a6f2:	0029      	movs	r1, r5
 800a6f4:	4bbb      	ldr	r3, [pc, #748]	; (800a9e4 <_svfprintf_r+0x864>)
 800a6f6:	f7f5 fea7 	bl	8000448 <__aeabi_dcmpeq>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d100      	bne.n	800a700 <_svfprintf_r+0x580>
 800a6fe:	e191      	b.n	800aa24 <_svfprintf_r+0x8a4>
 800a700:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a702:	07db      	lsls	r3, r3, #31
 800a704:	d400      	bmi.n	800a708 <_svfprintf_r+0x588>
 800a706:	e18d      	b.n	800aa24 <_svfprintf_r+0x8a4>
 800a708:	2030      	movs	r0, #48	; 0x30
 800a70a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a70c:	932a      	str	r3, [sp, #168]	; 0xa8
 800a70e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a710:	7bdb      	ldrb	r3, [r3, #15]
 800a712:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a714:	3a01      	subs	r2, #1
 800a716:	922a      	str	r2, [sp, #168]	; 0xa8
 800a718:	7811      	ldrb	r1, [r2, #0]
 800a71a:	4299      	cmp	r1, r3
 800a71c:	d100      	bne.n	800a720 <_svfprintf_r+0x5a0>
 800a71e:	e171      	b.n	800aa04 <_svfprintf_r+0x884>
 800a720:	1c4b      	adds	r3, r1, #1
 800a722:	b2db      	uxtb	r3, r3
 800a724:	2939      	cmp	r1, #57	; 0x39
 800a726:	d101      	bne.n	800a72c <_svfprintf_r+0x5ac>
 800a728:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a72a:	7a9b      	ldrb	r3, [r3, #10]
 800a72c:	7013      	strb	r3, [r2, #0]
 800a72e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a730:	9a08      	ldr	r2, [sp, #32]
 800a732:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a734:	1a9b      	subs	r3, r3, r2
 800a736:	930e      	str	r3, [sp, #56]	; 0x38
 800a738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a73a:	2b47      	cmp	r3, #71	; 0x47
 800a73c:	d000      	beq.n	800a740 <_svfprintf_r+0x5c0>
 800a73e:	e1c4      	b.n	800aaca <_svfprintf_r+0x94a>
 800a740:	1ceb      	adds	r3, r5, #3
 800a742:	db03      	blt.n	800a74c <_svfprintf_r+0x5cc>
 800a744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a746:	42ab      	cmp	r3, r5
 800a748:	db00      	blt.n	800a74c <_svfprintf_r+0x5cc>
 800a74a:	e1e6      	b.n	800ab1a <_svfprintf_r+0x99a>
 800a74c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a74e:	3b02      	subs	r3, #2
 800a750:	930f      	str	r3, [sp, #60]	; 0x3c
 800a752:	223c      	movs	r2, #60	; 0x3c
 800a754:	466b      	mov	r3, sp
 800a756:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a758:	189b      	adds	r3, r3, r2
 800a75a:	1e6c      	subs	r4, r5, #1
 800a75c:	3a1c      	subs	r2, #28
 800a75e:	2000      	movs	r0, #0
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	9426      	str	r4, [sp, #152]	; 0x98
 800a764:	4391      	bics	r1, r2
 800a766:	2941      	cmp	r1, #65	; 0x41
 800a768:	d102      	bne.n	800a770 <_svfprintf_r+0x5f0>
 800a76a:	330f      	adds	r3, #15
 800a76c:	b2db      	uxtb	r3, r3
 800a76e:	3001      	adds	r0, #1
 800a770:	a928      	add	r1, sp, #160	; 0xa0
 800a772:	700b      	strb	r3, [r1, #0]
 800a774:	232b      	movs	r3, #43	; 0x2b
 800a776:	2c00      	cmp	r4, #0
 800a778:	da02      	bge.n	800a780 <_svfprintf_r+0x600>
 800a77a:	2401      	movs	r4, #1
 800a77c:	3302      	adds	r3, #2
 800a77e:	1b64      	subs	r4, r4, r5
 800a780:	704b      	strb	r3, [r1, #1]
 800a782:	2c09      	cmp	r4, #9
 800a784:	dc00      	bgt.n	800a788 <_svfprintf_r+0x608>
 800a786:	e1ba      	b.n	800aafe <_svfprintf_r+0x97e>
 800a788:	2337      	movs	r3, #55	; 0x37
 800a78a:	250a      	movs	r5, #10
 800a78c:	aa1e      	add	r2, sp, #120	; 0x78
 800a78e:	189b      	adds	r3, r3, r2
 800a790:	9310      	str	r3, [sp, #64]	; 0x40
 800a792:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a794:	0020      	movs	r0, r4
 800a796:	9309      	str	r3, [sp, #36]	; 0x24
 800a798:	0029      	movs	r1, r5
 800a79a:	3b01      	subs	r3, #1
 800a79c:	9310      	str	r3, [sp, #64]	; 0x40
 800a79e:	f7f5 fe3d 	bl	800041c <__aeabi_idivmod>
 800a7a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7a4:	3130      	adds	r1, #48	; 0x30
 800a7a6:	7019      	strb	r1, [r3, #0]
 800a7a8:	0020      	movs	r0, r4
 800a7aa:	0029      	movs	r1, r5
 800a7ac:	9411      	str	r4, [sp, #68]	; 0x44
 800a7ae:	f7f5 fd4f 	bl	8000250 <__divsi3>
 800a7b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7b4:	0004      	movs	r4, r0
 800a7b6:	2b63      	cmp	r3, #99	; 0x63
 800a7b8:	dceb      	bgt.n	800a792 <_svfprintf_r+0x612>
 800a7ba:	222a      	movs	r2, #42	; 0x2a
 800a7bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7be:	a81e      	add	r0, sp, #120	; 0x78
 800a7c0:	1e99      	subs	r1, r3, #2
 800a7c2:	1812      	adds	r2, r2, r0
 800a7c4:	2037      	movs	r0, #55	; 0x37
 800a7c6:	000b      	movs	r3, r1
 800a7c8:	3430      	adds	r4, #48	; 0x30
 800a7ca:	700c      	strb	r4, [r1, #0]
 800a7cc:	ac1e      	add	r4, sp, #120	; 0x78
 800a7ce:	1900      	adds	r0, r0, r4
 800a7d0:	4283      	cmp	r3, r0
 800a7d2:	d200      	bcs.n	800a7d6 <_svfprintf_r+0x656>
 800a7d4:	e18e      	b.n	800aaf4 <_svfprintf_r+0x974>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	4281      	cmp	r1, r0
 800a7da:	d804      	bhi.n	800a7e6 <_svfprintf_r+0x666>
 800a7dc:	aa1e      	add	r2, sp, #120	; 0x78
 800a7de:	3339      	adds	r3, #57	; 0x39
 800a7e0:	189b      	adds	r3, r3, r2
 800a7e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7e4:	1a9b      	subs	r3, r3, r2
 800a7e6:	222a      	movs	r2, #42	; 0x2a
 800a7e8:	a91e      	add	r1, sp, #120	; 0x78
 800a7ea:	1852      	adds	r2, r2, r1
 800a7ec:	18d3      	adds	r3, r2, r3
 800a7ee:	aa28      	add	r2, sp, #160	; 0xa0
 800a7f0:	1a9b      	subs	r3, r3, r2
 800a7f2:	931e      	str	r3, [sp, #120]	; 0x78
 800a7f4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a7f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7f8:	4694      	mov	ip, r2
 800a7fa:	4463      	add	r3, ip
 800a7fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a7fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a800:	2b01      	cmp	r3, #1
 800a802:	dc01      	bgt.n	800a808 <_svfprintf_r+0x688>
 800a804:	07f3      	lsls	r3, r6, #31
 800a806:	d504      	bpl.n	800a812 <_svfprintf_r+0x692>
 800a808:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a80a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a80c:	4694      	mov	ip, r2
 800a80e:	4463      	add	r3, ip
 800a810:	9309      	str	r3, [sp, #36]	; 0x24
 800a812:	2280      	movs	r2, #128	; 0x80
 800a814:	4b74      	ldr	r3, [pc, #464]	; (800a9e8 <_svfprintf_r+0x868>)
 800a816:	0052      	lsls	r2, r2, #1
 800a818:	4033      	ands	r3, r6
 800a81a:	431a      	orrs	r2, r3
 800a81c:	2300      	movs	r3, #0
 800a81e:	001d      	movs	r5, r3
 800a820:	921a      	str	r2, [sp, #104]	; 0x68
 800a822:	9310      	str	r3, [sp, #64]	; 0x40
 800a824:	9311      	str	r3, [sp, #68]	; 0x44
 800a826:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a828:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800a82a:	9319      	str	r3, [sp, #100]	; 0x64
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d006      	beq.n	800a83e <_svfprintf_r+0x6be>
 800a830:	231b      	movs	r3, #27
 800a832:	aa1e      	add	r2, sp, #120	; 0x78
 800a834:	189b      	adds	r3, r3, r2
 800a836:	222d      	movs	r2, #45	; 0x2d
 800a838:	701a      	strb	r2, [r3, #0]
 800a83a:	2300      	movs	r3, #0
 800a83c:	9319      	str	r3, [sp, #100]	; 0x64
 800a83e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a840:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a842:	931a      	str	r3, [sp, #104]	; 0x68
 800a844:	4293      	cmp	r3, r2
 800a846:	da00      	bge.n	800a84a <_svfprintf_r+0x6ca>
 800a848:	921a      	str	r2, [sp, #104]	; 0x68
 800a84a:	231b      	movs	r3, #27
 800a84c:	aa1e      	add	r2, sp, #120	; 0x78
 800a84e:	189b      	adds	r3, r3, r2
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	1e5a      	subs	r2, r3, #1
 800a854:	4193      	sbcs	r3, r2
 800a856:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a858:	18d3      	adds	r3, r2, r3
 800a85a:	931a      	str	r3, [sp, #104]	; 0x68
 800a85c:	0032      	movs	r2, r6
 800a85e:	2302      	movs	r3, #2
 800a860:	401a      	ands	r2, r3
 800a862:	9220      	str	r2, [sp, #128]	; 0x80
 800a864:	421e      	tst	r6, r3
 800a866:	d002      	beq.n	800a86e <_svfprintf_r+0x6ee>
 800a868:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a86a:	3302      	adds	r3, #2
 800a86c:	931a      	str	r3, [sp, #104]	; 0x68
 800a86e:	2384      	movs	r3, #132	; 0x84
 800a870:	0032      	movs	r2, r6
 800a872:	401a      	ands	r2, r3
 800a874:	9221      	str	r2, [sp, #132]	; 0x84
 800a876:	421e      	tst	r6, r3
 800a878:	d11f      	bne.n	800a8ba <_svfprintf_r+0x73a>
 800a87a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a87c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a87e:	1a9c      	subs	r4, r3, r2
 800a880:	2c00      	cmp	r4, #0
 800a882:	dd1a      	ble.n	800a8ba <_svfprintf_r+0x73a>
 800a884:	0039      	movs	r1, r7
 800a886:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a888:	4858      	ldr	r0, [pc, #352]	; (800a9ec <_svfprintf_r+0x86c>)
 800a88a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a88c:	3301      	adds	r3, #1
 800a88e:	3108      	adds	r1, #8
 800a890:	6038      	str	r0, [r7, #0]
 800a892:	2c10      	cmp	r4, #16
 800a894:	dd00      	ble.n	800a898 <_svfprintf_r+0x718>
 800a896:	e31c      	b.n	800aed2 <_svfprintf_r+0xd52>
 800a898:	607c      	str	r4, [r7, #4]
 800a89a:	18a4      	adds	r4, r4, r2
 800a89c:	000f      	movs	r7, r1
 800a89e:	942e      	str	r4, [sp, #184]	; 0xb8
 800a8a0:	932d      	str	r3, [sp, #180]	; 0xb4
 800a8a2:	2b07      	cmp	r3, #7
 800a8a4:	dd09      	ble.n	800a8ba <_svfprintf_r+0x73a>
 800a8a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a8a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a8aa:	aa2c      	add	r2, sp, #176	; 0xb0
 800a8ac:	f001 ff8c 	bl	800c7c8 <__ssprint_r>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	d001      	beq.n	800a8b8 <_svfprintf_r+0x738>
 800a8b4:	f000 fe43 	bl	800b53e <_svfprintf_r+0x13be>
 800a8b8:	af2f      	add	r7, sp, #188	; 0xbc
 800a8ba:	221b      	movs	r2, #27
 800a8bc:	a91e      	add	r1, sp, #120	; 0x78
 800a8be:	1852      	adds	r2, r2, r1
 800a8c0:	7811      	ldrb	r1, [r2, #0]
 800a8c2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d014      	beq.n	800a8f2 <_svfprintf_r+0x772>
 800a8c8:	603a      	str	r2, [r7, #0]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	189b      	adds	r3, r3, r2
 800a8ce:	932e      	str	r3, [sp, #184]	; 0xb8
 800a8d0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	189b      	adds	r3, r3, r2
 800a8d6:	932d      	str	r3, [sp, #180]	; 0xb4
 800a8d8:	3708      	adds	r7, #8
 800a8da:	2b07      	cmp	r3, #7
 800a8dc:	dd09      	ble.n	800a8f2 <_svfprintf_r+0x772>
 800a8de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a8e0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a8e2:	aa2c      	add	r2, sp, #176	; 0xb0
 800a8e4:	f001 ff70 	bl	800c7c8 <__ssprint_r>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	d001      	beq.n	800a8f0 <_svfprintf_r+0x770>
 800a8ec:	f000 fe27 	bl	800b53e <_svfprintf_r+0x13be>
 800a8f0:	af2f      	add	r7, sp, #188	; 0xbc
 800a8f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8f4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a8f6:	2a00      	cmp	r2, #0
 800a8f8:	d015      	beq.n	800a926 <_svfprintf_r+0x7a6>
 800a8fa:	aa25      	add	r2, sp, #148	; 0x94
 800a8fc:	603a      	str	r2, [r7, #0]
 800a8fe:	2202      	movs	r2, #2
 800a900:	189b      	adds	r3, r3, r2
 800a902:	932e      	str	r3, [sp, #184]	; 0xb8
 800a904:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a906:	607a      	str	r2, [r7, #4]
 800a908:	3301      	adds	r3, #1
 800a90a:	932d      	str	r3, [sp, #180]	; 0xb4
 800a90c:	3708      	adds	r7, #8
 800a90e:	2b07      	cmp	r3, #7
 800a910:	dd09      	ble.n	800a926 <_svfprintf_r+0x7a6>
 800a912:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a914:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a916:	aa2c      	add	r2, sp, #176	; 0xb0
 800a918:	f001 ff56 	bl	800c7c8 <__ssprint_r>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d001      	beq.n	800a924 <_svfprintf_r+0x7a4>
 800a920:	f000 fe0d 	bl	800b53e <_svfprintf_r+0x13be>
 800a924:	af2f      	add	r7, sp, #188	; 0xbc
 800a926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a928:	2b80      	cmp	r3, #128	; 0x80
 800a92a:	d11f      	bne.n	800a96c <_svfprintf_r+0x7ec>
 800a92c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a92e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a930:	1a9c      	subs	r4, r3, r2
 800a932:	2c00      	cmp	r4, #0
 800a934:	dd1a      	ble.n	800a96c <_svfprintf_r+0x7ec>
 800a936:	0039      	movs	r1, r7
 800a938:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a93a:	482d      	ldr	r0, [pc, #180]	; (800a9f0 <_svfprintf_r+0x870>)
 800a93c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a93e:	3301      	adds	r3, #1
 800a940:	3108      	adds	r1, #8
 800a942:	6038      	str	r0, [r7, #0]
 800a944:	2c10      	cmp	r4, #16
 800a946:	dd00      	ble.n	800a94a <_svfprintf_r+0x7ca>
 800a948:	e2d6      	b.n	800aef8 <_svfprintf_r+0xd78>
 800a94a:	607c      	str	r4, [r7, #4]
 800a94c:	18a4      	adds	r4, r4, r2
 800a94e:	000f      	movs	r7, r1
 800a950:	942e      	str	r4, [sp, #184]	; 0xb8
 800a952:	932d      	str	r3, [sp, #180]	; 0xb4
 800a954:	2b07      	cmp	r3, #7
 800a956:	dd09      	ble.n	800a96c <_svfprintf_r+0x7ec>
 800a958:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a95a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a95c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a95e:	f001 ff33 	bl	800c7c8 <__ssprint_r>
 800a962:	2800      	cmp	r0, #0
 800a964:	d001      	beq.n	800a96a <_svfprintf_r+0x7ea>
 800a966:	f000 fdea 	bl	800b53e <_svfprintf_r+0x13be>
 800a96a:	af2f      	add	r7, sp, #188	; 0xbc
 800a96c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a96e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a970:	1a9c      	subs	r4, r3, r2
 800a972:	2c00      	cmp	r4, #0
 800a974:	dd1a      	ble.n	800a9ac <_svfprintf_r+0x82c>
 800a976:	0039      	movs	r1, r7
 800a978:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a97a:	481d      	ldr	r0, [pc, #116]	; (800a9f0 <_svfprintf_r+0x870>)
 800a97c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a97e:	3301      	adds	r3, #1
 800a980:	3108      	adds	r1, #8
 800a982:	6038      	str	r0, [r7, #0]
 800a984:	2c10      	cmp	r4, #16
 800a986:	dd00      	ble.n	800a98a <_svfprintf_r+0x80a>
 800a988:	e2c9      	b.n	800af1e <_svfprintf_r+0xd9e>
 800a98a:	18a2      	adds	r2, r4, r2
 800a98c:	607c      	str	r4, [r7, #4]
 800a98e:	922e      	str	r2, [sp, #184]	; 0xb8
 800a990:	000f      	movs	r7, r1
 800a992:	932d      	str	r3, [sp, #180]	; 0xb4
 800a994:	2b07      	cmp	r3, #7
 800a996:	dd09      	ble.n	800a9ac <_svfprintf_r+0x82c>
 800a998:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a99a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a99c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a99e:	f001 ff13 	bl	800c7c8 <__ssprint_r>
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d001      	beq.n	800a9aa <_svfprintf_r+0x82a>
 800a9a6:	f000 fdca 	bl	800b53e <_svfprintf_r+0x13be>
 800a9aa:	af2f      	add	r7, sp, #188	; 0xbc
 800a9ac:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a9ae:	9319      	str	r3, [sp, #100]	; 0x64
 800a9b0:	05f3      	lsls	r3, r6, #23
 800a9b2:	d500      	bpl.n	800a9b6 <_svfprintf_r+0x836>
 800a9b4:	e2ce      	b.n	800af54 <_svfprintf_r+0xdd4>
 800a9b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9b8:	9b08      	ldr	r3, [sp, #32]
 800a9ba:	4694      	mov	ip, r2
 800a9bc:	603b      	str	r3, [r7, #0]
 800a9be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c0:	607b      	str	r3, [r7, #4]
 800a9c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a9c4:	4463      	add	r3, ip
 800a9c6:	932e      	str	r3, [sp, #184]	; 0xb8
 800a9c8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9ce:	2b07      	cmp	r3, #7
 800a9d0:	dd00      	ble.n	800a9d4 <_svfprintf_r+0x854>
 800a9d2:	e3a3      	b.n	800b11c <_svfprintf_r+0xf9c>
 800a9d4:	3708      	adds	r7, #8
 800a9d6:	e301      	b.n	800afdc <_svfprintf_r+0xe5c>
 800a9d8:	0800fc14 	.word	0x0800fc14
 800a9dc:	0800fc25 	.word	0x0800fc25
 800a9e0:	40300000 	.word	0x40300000
 800a9e4:	3fe00000 	.word	0x3fe00000
 800a9e8:	fffffbff 	.word	0xfffffbff
 800a9ec:	0800fc38 	.word	0x0800fc38
 800a9f0:	0800fc48 	.word	0x0800fc48
 800a9f4:	9b08      	ldr	r3, [sp, #32]
 800a9f6:	930c      	str	r3, [sp, #48]	; 0x30
 800a9f8:	e610      	b.n	800a61c <_svfprintf_r+0x49c>
 800a9fa:	2306      	movs	r3, #6
 800a9fc:	e5fd      	b.n	800a5fa <_svfprintf_r+0x47a>
 800a9fe:	930e      	str	r3, [sp, #56]	; 0x38
 800aa00:	2300      	movs	r3, #0
 800aa02:	e61a      	b.n	800a63a <_svfprintf_r+0x4ba>
 800aa04:	7010      	strb	r0, [r2, #0]
 800aa06:	e684      	b.n	800a712 <_svfprintf_r+0x592>
 800aa08:	7018      	strb	r0, [r3, #0]
 800aa0a:	3301      	adds	r3, #1
 800aa0c:	1aca      	subs	r2, r1, r3
 800aa0e:	d5fb      	bpl.n	800aa08 <_svfprintf_r+0x888>
 800aa10:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aa12:	2300      	movs	r3, #0
 800aa14:	3201      	adds	r2, #1
 800aa16:	db01      	blt.n	800aa1c <_svfprintf_r+0x89c>
 800aa18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa1e:	18d3      	adds	r3, r2, r3
 800aa20:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa22:	e684      	b.n	800a72e <_svfprintf_r+0x5ae>
 800aa24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa26:	9920      	ldr	r1, [sp, #128]	; 0x80
 800aa28:	2030      	movs	r0, #48	; 0x30
 800aa2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa2c:	1851      	adds	r1, r2, r1
 800aa2e:	e7ed      	b.n	800aa0c <_svfprintf_r+0x88c>
 800aa30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa32:	2303      	movs	r3, #3
 800aa34:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800aa36:	2a46      	cmp	r2, #70	; 0x46
 800aa38:	d006      	beq.n	800aa48 <_svfprintf_r+0x8c8>
 800aa3a:	0014      	movs	r4, r2
 800aa3c:	3c45      	subs	r4, #69	; 0x45
 800aa3e:	4262      	negs	r2, r4
 800aa40:	4154      	adcs	r4, r2
 800aa42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa44:	3b01      	subs	r3, #1
 800aa46:	1914      	adds	r4, r2, r4
 800aa48:	aa2a      	add	r2, sp, #168	; 0xa8
 800aa4a:	9204      	str	r2, [sp, #16]
 800aa4c:	aa27      	add	r2, sp, #156	; 0x9c
 800aa4e:	9203      	str	r2, [sp, #12]
 800aa50:	aa26      	add	r2, sp, #152	; 0x98
 800aa52:	9202      	str	r2, [sp, #8]
 800aa54:	9300      	str	r3, [sp, #0]
 800aa56:	002a      	movs	r2, r5
 800aa58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa5c:	9401      	str	r4, [sp, #4]
 800aa5e:	f001 f8af 	bl	800bbc0 <_dtoa_r>
 800aa62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa64:	9008      	str	r0, [sp, #32]
 800aa66:	2b47      	cmp	r3, #71	; 0x47
 800aa68:	d103      	bne.n	800aa72 <_svfprintf_r+0x8f2>
 800aa6a:	07f3      	lsls	r3, r6, #31
 800aa6c:	d401      	bmi.n	800aa72 <_svfprintf_r+0x8f2>
 800aa6e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800aa70:	e65e      	b.n	800a730 <_svfprintf_r+0x5b0>
 800aa72:	9b08      	ldr	r3, [sp, #32]
 800aa74:	191b      	adds	r3, r3, r4
 800aa76:	9311      	str	r3, [sp, #68]	; 0x44
 800aa78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa7a:	2b46      	cmp	r3, #70	; 0x46
 800aa7c:	d112      	bne.n	800aaa4 <_svfprintf_r+0x924>
 800aa7e:	9b08      	ldr	r3, [sp, #32]
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	2b30      	cmp	r3, #48	; 0x30
 800aa84:	d10a      	bne.n	800aa9c <_svfprintf_r+0x91c>
 800aa86:	2200      	movs	r2, #0
 800aa88:	2300      	movs	r3, #0
 800aa8a:	0028      	movs	r0, r5
 800aa8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800aa8e:	f7f5 fcdb 	bl	8000448 <__aeabi_dcmpeq>
 800aa92:	2800      	cmp	r0, #0
 800aa94:	d102      	bne.n	800aa9c <_svfprintf_r+0x91c>
 800aa96:	2301      	movs	r3, #1
 800aa98:	1b1b      	subs	r3, r3, r4
 800aa9a:	9326      	str	r3, [sp, #152]	; 0x98
 800aa9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aaa0:	18d3      	adds	r3, r2, r3
 800aaa2:	9311      	str	r3, [sp, #68]	; 0x44
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	0028      	movs	r0, r5
 800aaaa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800aaac:	f7f5 fccc 	bl	8000448 <__aeabi_dcmpeq>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	d001      	beq.n	800aab8 <_svfprintf_r+0x938>
 800aab4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aab6:	932a      	str	r3, [sp, #168]	; 0xa8
 800aab8:	2230      	movs	r2, #48	; 0x30
 800aaba:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800aabc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aabe:	4299      	cmp	r1, r3
 800aac0:	d9d5      	bls.n	800aa6e <_svfprintf_r+0x8ee>
 800aac2:	1c59      	adds	r1, r3, #1
 800aac4:	912a      	str	r1, [sp, #168]	; 0xa8
 800aac6:	701a      	strb	r2, [r3, #0]
 800aac8:	e7f7      	b.n	800aaba <_svfprintf_r+0x93a>
 800aaca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aacc:	2b46      	cmp	r3, #70	; 0x46
 800aace:	d000      	beq.n	800aad2 <_svfprintf_r+0x952>
 800aad0:	e63f      	b.n	800a752 <_svfprintf_r+0x5d2>
 800aad2:	2201      	movs	r2, #1
 800aad4:	0033      	movs	r3, r6
 800aad6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aad8:	4013      	ands	r3, r2
 800aada:	430b      	orrs	r3, r1
 800aadc:	2d00      	cmp	r5, #0
 800aade:	dd2c      	ble.n	800ab3a <_svfprintf_r+0x9ba>
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d046      	beq.n	800ab72 <_svfprintf_r+0x9f2>
 800aae4:	000a      	movs	r2, r1
 800aae6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aae8:	18eb      	adds	r3, r5, r3
 800aaea:	18d3      	adds	r3, r2, r3
 800aaec:	9309      	str	r3, [sp, #36]	; 0x24
 800aaee:	2366      	movs	r3, #102	; 0x66
 800aaf0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aaf2:	e030      	b.n	800ab56 <_svfprintf_r+0x9d6>
 800aaf4:	781c      	ldrb	r4, [r3, #0]
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	7014      	strb	r4, [r2, #0]
 800aafa:	3201      	adds	r2, #1
 800aafc:	e668      	b.n	800a7d0 <_svfprintf_r+0x650>
 800aafe:	222a      	movs	r2, #42	; 0x2a
 800ab00:	ab1e      	add	r3, sp, #120	; 0x78
 800ab02:	18d2      	adds	r2, r2, r3
 800ab04:	2800      	cmp	r0, #0
 800ab06:	d104      	bne.n	800ab12 <_svfprintf_r+0x992>
 800ab08:	2330      	movs	r3, #48	; 0x30
 800ab0a:	222b      	movs	r2, #43	; 0x2b
 800ab0c:	708b      	strb	r3, [r1, #2]
 800ab0e:	ab1e      	add	r3, sp, #120	; 0x78
 800ab10:	18d2      	adds	r2, r2, r3
 800ab12:	3430      	adds	r4, #48	; 0x30
 800ab14:	1c53      	adds	r3, r2, #1
 800ab16:	7014      	strb	r4, [r2, #0]
 800ab18:	e669      	b.n	800a7ee <_svfprintf_r+0x66e>
 800ab1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab1c:	42ab      	cmp	r3, r5
 800ab1e:	dd12      	ble.n	800ab46 <_svfprintf_r+0x9c6>
 800ab20:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ab22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab24:	4694      	mov	ip, r2
 800ab26:	4463      	add	r3, ip
 800ab28:	9309      	str	r3, [sp, #36]	; 0x24
 800ab2a:	2367      	movs	r3, #103	; 0x67
 800ab2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab2e:	2d00      	cmp	r5, #0
 800ab30:	dc11      	bgt.n	800ab56 <_svfprintf_r+0x9d6>
 800ab32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab34:	1b5b      	subs	r3, r3, r5
 800ab36:	3301      	adds	r3, #1
 800ab38:	e00c      	b.n	800ab54 <_svfprintf_r+0x9d4>
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d01b      	beq.n	800ab76 <_svfprintf_r+0x9f6>
 800ab3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab42:	3301      	adds	r3, #1
 800ab44:	e7d1      	b.n	800aaea <_svfprintf_r+0x96a>
 800ab46:	2367      	movs	r3, #103	; 0x67
 800ab48:	9509      	str	r5, [sp, #36]	; 0x24
 800ab4a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab4c:	07f3      	lsls	r3, r6, #31
 800ab4e:	d502      	bpl.n	800ab56 <_svfprintf_r+0x9d6>
 800ab50:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab52:	18eb      	adds	r3, r5, r3
 800ab54:	9309      	str	r3, [sp, #36]	; 0x24
 800ab56:	2380      	movs	r3, #128	; 0x80
 800ab58:	0032      	movs	r2, r6
 800ab5a:	00db      	lsls	r3, r3, #3
 800ab5c:	401a      	ands	r2, r3
 800ab5e:	9211      	str	r2, [sp, #68]	; 0x44
 800ab60:	2200      	movs	r2, #0
 800ab62:	9210      	str	r2, [sp, #64]	; 0x40
 800ab64:	421e      	tst	r6, r3
 800ab66:	d100      	bne.n	800ab6a <_svfprintf_r+0x9ea>
 800ab68:	e65d      	b.n	800a826 <_svfprintf_r+0x6a6>
 800ab6a:	4295      	cmp	r5, r2
 800ab6c:	dc25      	bgt.n	800abba <_svfprintf_r+0xa3a>
 800ab6e:	9211      	str	r2, [sp, #68]	; 0x44
 800ab70:	e659      	b.n	800a826 <_svfprintf_r+0x6a6>
 800ab72:	9509      	str	r5, [sp, #36]	; 0x24
 800ab74:	e7bb      	b.n	800aaee <_svfprintf_r+0x96e>
 800ab76:	2366      	movs	r3, #102	; 0x66
 800ab78:	9209      	str	r2, [sp, #36]	; 0x24
 800ab7a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab7c:	e7eb      	b.n	800ab56 <_svfprintf_r+0x9d6>
 800ab7e:	42ab      	cmp	r3, r5
 800ab80:	da0e      	bge.n	800aba0 <_svfprintf_r+0xa20>
 800ab82:	1aed      	subs	r5, r5, r3
 800ab84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab86:	785b      	ldrb	r3, [r3, #1]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d012      	beq.n	800abb2 <_svfprintf_r+0xa32>
 800ab8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab8e:	3301      	adds	r3, #1
 800ab90:	9311      	str	r3, [sp, #68]	; 0x44
 800ab92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab94:	3301      	adds	r3, #1
 800ab96:	9312      	str	r3, [sp, #72]	; 0x48
 800ab98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	2bff      	cmp	r3, #255	; 0xff
 800ab9e:	d1ee      	bne.n	800ab7e <_svfprintf_r+0x9fe>
 800aba0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aba4:	189b      	adds	r3, r3, r2
 800aba6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aba8:	4353      	muls	r3, r2
 800abaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abac:	189b      	adds	r3, r3, r2
 800abae:	9309      	str	r3, [sp, #36]	; 0x24
 800abb0:	e639      	b.n	800a826 <_svfprintf_r+0x6a6>
 800abb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abb4:	3301      	adds	r3, #1
 800abb6:	9310      	str	r3, [sp, #64]	; 0x40
 800abb8:	e7ee      	b.n	800ab98 <_svfprintf_r+0xa18>
 800abba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abbc:	9311      	str	r3, [sp, #68]	; 0x44
 800abbe:	e7eb      	b.n	800ab98 <_svfprintf_r+0xa18>
 800abc0:	1d23      	adds	r3, r4, #4
 800abc2:	930d      	str	r3, [sp, #52]	; 0x34
 800abc4:	06b3      	lsls	r3, r6, #26
 800abc6:	d509      	bpl.n	800abdc <_svfprintf_r+0xa5c>
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abcc:	601a      	str	r2, [r3, #0]
 800abce:	17d2      	asrs	r2, r2, #31
 800abd0:	605a      	str	r2, [r3, #4]
 800abd2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800abd4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800abd6:	9308      	str	r3, [sp, #32]
 800abd8:	f7ff fb0d 	bl	800a1f6 <_svfprintf_r+0x76>
 800abdc:	06f3      	lsls	r3, r6, #27
 800abde:	d503      	bpl.n	800abe8 <_svfprintf_r+0xa68>
 800abe0:	6823      	ldr	r3, [r4, #0]
 800abe2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abe4:	601a      	str	r2, [r3, #0]
 800abe6:	e7f4      	b.n	800abd2 <_svfprintf_r+0xa52>
 800abe8:	0673      	lsls	r3, r6, #25
 800abea:	d503      	bpl.n	800abf4 <_svfprintf_r+0xa74>
 800abec:	6823      	ldr	r3, [r4, #0]
 800abee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abf0:	801a      	strh	r2, [r3, #0]
 800abf2:	e7ee      	b.n	800abd2 <_svfprintf_r+0xa52>
 800abf4:	05b6      	lsls	r6, r6, #22
 800abf6:	d5f3      	bpl.n	800abe0 <_svfprintf_r+0xa60>
 800abf8:	6823      	ldr	r3, [r4, #0]
 800abfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abfc:	701a      	strb	r2, [r3, #0]
 800abfe:	e7e8      	b.n	800abd2 <_svfprintf_r+0xa52>
 800ac00:	2310      	movs	r3, #16
 800ac02:	431e      	orrs	r6, r3
 800ac04:	2320      	movs	r3, #32
 800ac06:	0030      	movs	r0, r6
 800ac08:	4018      	ands	r0, r3
 800ac0a:	421e      	tst	r6, r3
 800ac0c:	d00f      	beq.n	800ac2e <_svfprintf_r+0xaae>
 800ac0e:	3b19      	subs	r3, #25
 800ac10:	3407      	adds	r4, #7
 800ac12:	439c      	bics	r4, r3
 800ac14:	0022      	movs	r2, r4
 800ac16:	ca18      	ldmia	r2!, {r3, r4}
 800ac18:	9306      	str	r3, [sp, #24]
 800ac1a:	9407      	str	r4, [sp, #28]
 800ac1c:	920d      	str	r2, [sp, #52]	; 0x34
 800ac1e:	4bc9      	ldr	r3, [pc, #804]	; (800af44 <_svfprintf_r+0xdc4>)
 800ac20:	401e      	ands	r6, r3
 800ac22:	2300      	movs	r3, #0
 800ac24:	221b      	movs	r2, #27
 800ac26:	a91e      	add	r1, sp, #120	; 0x78
 800ac28:	1852      	adds	r2, r2, r1
 800ac2a:	2100      	movs	r1, #0
 800ac2c:	e430      	b.n	800a490 <_svfprintf_r+0x310>
 800ac2e:	0022      	movs	r2, r4
 800ac30:	ca08      	ldmia	r2!, {r3}
 800ac32:	0031      	movs	r1, r6
 800ac34:	920d      	str	r2, [sp, #52]	; 0x34
 800ac36:	2210      	movs	r2, #16
 800ac38:	4011      	ands	r1, r2
 800ac3a:	4216      	tst	r6, r2
 800ac3c:	d002      	beq.n	800ac44 <_svfprintf_r+0xac4>
 800ac3e:	9306      	str	r3, [sp, #24]
 800ac40:	9007      	str	r0, [sp, #28]
 800ac42:	e7ec      	b.n	800ac1e <_svfprintf_r+0xa9e>
 800ac44:	2240      	movs	r2, #64	; 0x40
 800ac46:	0030      	movs	r0, r6
 800ac48:	4010      	ands	r0, r2
 800ac4a:	4216      	tst	r6, r2
 800ac4c:	d003      	beq.n	800ac56 <_svfprintf_r+0xad6>
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	9306      	str	r3, [sp, #24]
 800ac52:	9107      	str	r1, [sp, #28]
 800ac54:	e7e3      	b.n	800ac1e <_svfprintf_r+0xa9e>
 800ac56:	2280      	movs	r2, #128	; 0x80
 800ac58:	0031      	movs	r1, r6
 800ac5a:	0092      	lsls	r2, r2, #2
 800ac5c:	4011      	ands	r1, r2
 800ac5e:	4216      	tst	r6, r2
 800ac60:	d0f6      	beq.n	800ac50 <_svfprintf_r+0xad0>
 800ac62:	b2db      	uxtb	r3, r3
 800ac64:	e7eb      	b.n	800ac3e <_svfprintf_r+0xabe>
 800ac66:	0023      	movs	r3, r4
 800ac68:	cb04      	ldmia	r3!, {r2}
 800ac6a:	49b7      	ldr	r1, [pc, #732]	; (800af48 <_svfprintf_r+0xdc8>)
 800ac6c:	9206      	str	r2, [sp, #24]
 800ac6e:	aa25      	add	r2, sp, #148	; 0x94
 800ac70:	8011      	strh	r1, [r2, #0]
 800ac72:	4ab6      	ldr	r2, [pc, #728]	; (800af4c <_svfprintf_r+0xdcc>)
 800ac74:	930d      	str	r3, [sp, #52]	; 0x34
 800ac76:	2300      	movs	r3, #0
 800ac78:	921f      	str	r2, [sp, #124]	; 0x7c
 800ac7a:	2278      	movs	r2, #120	; 0x78
 800ac7c:	9307      	str	r3, [sp, #28]
 800ac7e:	3302      	adds	r3, #2
 800ac80:	431e      	orrs	r6, r3
 800ac82:	920f      	str	r2, [sp, #60]	; 0x3c
 800ac84:	e7ce      	b.n	800ac24 <_svfprintf_r+0xaa4>
 800ac86:	0023      	movs	r3, r4
 800ac88:	cb04      	ldmia	r3!, {r2}
 800ac8a:	2400      	movs	r4, #0
 800ac8c:	930d      	str	r3, [sp, #52]	; 0x34
 800ac8e:	231b      	movs	r3, #27
 800ac90:	9208      	str	r2, [sp, #32]
 800ac92:	aa1e      	add	r2, sp, #120	; 0x78
 800ac94:	189b      	adds	r3, r3, r2
 800ac96:	701c      	strb	r4, [r3, #0]
 800ac98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	d00e      	beq.n	800acbc <_svfprintf_r+0xb3c>
 800ac9e:	0021      	movs	r1, r4
 800aca0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aca2:	9808      	ldr	r0, [sp, #32]
 800aca4:	f000 fe13 	bl	800b8ce <memchr>
 800aca8:	900c      	str	r0, [sp, #48]	; 0x30
 800acaa:	42a0      	cmp	r0, r4
 800acac:	d100      	bne.n	800acb0 <_svfprintf_r+0xb30>
 800acae:	e10d      	b.n	800aecc <_svfprintf_r+0xd4c>
 800acb0:	9a08      	ldr	r2, [sp, #32]
 800acb2:	1a83      	subs	r3, r0, r2
 800acb4:	9309      	str	r3, [sp, #36]	; 0x24
 800acb6:	0023      	movs	r3, r4
 800acb8:	940c      	str	r4, [sp, #48]	; 0x30
 800acba:	e44e      	b.n	800a55a <_svfprintf_r+0x3da>
 800acbc:	9808      	ldr	r0, [sp, #32]
 800acbe:	f7f5 fa21 	bl	8000104 <strlen>
 800acc2:	9009      	str	r0, [sp, #36]	; 0x24
 800acc4:	e7f7      	b.n	800acb6 <_svfprintf_r+0xb36>
 800acc6:	2310      	movs	r3, #16
 800acc8:	431e      	orrs	r6, r3
 800acca:	2320      	movs	r3, #32
 800accc:	0030      	movs	r0, r6
 800acce:	4018      	ands	r0, r3
 800acd0:	421e      	tst	r6, r3
 800acd2:	d009      	beq.n	800ace8 <_svfprintf_r+0xb68>
 800acd4:	3b19      	subs	r3, #25
 800acd6:	3407      	adds	r4, #7
 800acd8:	439c      	bics	r4, r3
 800acda:	0022      	movs	r2, r4
 800acdc:	ca18      	ldmia	r2!, {r3, r4}
 800acde:	9306      	str	r3, [sp, #24]
 800ace0:	9407      	str	r4, [sp, #28]
 800ace2:	920d      	str	r2, [sp, #52]	; 0x34
 800ace4:	2301      	movs	r3, #1
 800ace6:	e79d      	b.n	800ac24 <_svfprintf_r+0xaa4>
 800ace8:	0023      	movs	r3, r4
 800acea:	cb04      	ldmia	r3!, {r2}
 800acec:	0031      	movs	r1, r6
 800acee:	930d      	str	r3, [sp, #52]	; 0x34
 800acf0:	2310      	movs	r3, #16
 800acf2:	4019      	ands	r1, r3
 800acf4:	421e      	tst	r6, r3
 800acf6:	d003      	beq.n	800ad00 <_svfprintf_r+0xb80>
 800acf8:	9206      	str	r2, [sp, #24]
 800acfa:	9007      	str	r0, [sp, #28]
 800acfc:	3b0f      	subs	r3, #15
 800acfe:	e791      	b.n	800ac24 <_svfprintf_r+0xaa4>
 800ad00:	2340      	movs	r3, #64	; 0x40
 800ad02:	0030      	movs	r0, r6
 800ad04:	4018      	ands	r0, r3
 800ad06:	421e      	tst	r6, r3
 800ad08:	d003      	beq.n	800ad12 <_svfprintf_r+0xb92>
 800ad0a:	b293      	uxth	r3, r2
 800ad0c:	9306      	str	r3, [sp, #24]
 800ad0e:	9107      	str	r1, [sp, #28]
 800ad10:	e7e8      	b.n	800ace4 <_svfprintf_r+0xb64>
 800ad12:	2380      	movs	r3, #128	; 0x80
 800ad14:	0031      	movs	r1, r6
 800ad16:	009b      	lsls	r3, r3, #2
 800ad18:	4019      	ands	r1, r3
 800ad1a:	421e      	tst	r6, r3
 800ad1c:	d003      	beq.n	800ad26 <_svfprintf_r+0xba6>
 800ad1e:	b2d3      	uxtb	r3, r2
 800ad20:	9306      	str	r3, [sp, #24]
 800ad22:	9007      	str	r0, [sp, #28]
 800ad24:	e7de      	b.n	800ace4 <_svfprintf_r+0xb64>
 800ad26:	9206      	str	r2, [sp, #24]
 800ad28:	e7f1      	b.n	800ad0e <_svfprintf_r+0xb8e>
 800ad2a:	4b89      	ldr	r3, [pc, #548]	; (800af50 <_svfprintf_r+0xdd0>)
 800ad2c:	0030      	movs	r0, r6
 800ad2e:	931f      	str	r3, [sp, #124]	; 0x7c
 800ad30:	2320      	movs	r3, #32
 800ad32:	4018      	ands	r0, r3
 800ad34:	421e      	tst	r6, r3
 800ad36:	d01a      	beq.n	800ad6e <_svfprintf_r+0xbee>
 800ad38:	3b19      	subs	r3, #25
 800ad3a:	3407      	adds	r4, #7
 800ad3c:	439c      	bics	r4, r3
 800ad3e:	0022      	movs	r2, r4
 800ad40:	ca18      	ldmia	r2!, {r3, r4}
 800ad42:	9306      	str	r3, [sp, #24]
 800ad44:	9407      	str	r4, [sp, #28]
 800ad46:	920d      	str	r2, [sp, #52]	; 0x34
 800ad48:	07f3      	lsls	r3, r6, #31
 800ad4a:	d50a      	bpl.n	800ad62 <_svfprintf_r+0xbe2>
 800ad4c:	9b06      	ldr	r3, [sp, #24]
 800ad4e:	9a07      	ldr	r2, [sp, #28]
 800ad50:	4313      	orrs	r3, r2
 800ad52:	d006      	beq.n	800ad62 <_svfprintf_r+0xbe2>
 800ad54:	2230      	movs	r2, #48	; 0x30
 800ad56:	ab25      	add	r3, sp, #148	; 0x94
 800ad58:	701a      	strb	r2, [r3, #0]
 800ad5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad5c:	705a      	strb	r2, [r3, #1]
 800ad5e:	2302      	movs	r3, #2
 800ad60:	431e      	orrs	r6, r3
 800ad62:	4b78      	ldr	r3, [pc, #480]	; (800af44 <_svfprintf_r+0xdc4>)
 800ad64:	401e      	ands	r6, r3
 800ad66:	2302      	movs	r3, #2
 800ad68:	e75c      	b.n	800ac24 <_svfprintf_r+0xaa4>
 800ad6a:	4b78      	ldr	r3, [pc, #480]	; (800af4c <_svfprintf_r+0xdcc>)
 800ad6c:	e7de      	b.n	800ad2c <_svfprintf_r+0xbac>
 800ad6e:	0023      	movs	r3, r4
 800ad70:	cb04      	ldmia	r3!, {r2}
 800ad72:	0031      	movs	r1, r6
 800ad74:	930d      	str	r3, [sp, #52]	; 0x34
 800ad76:	2310      	movs	r3, #16
 800ad78:	4019      	ands	r1, r3
 800ad7a:	421e      	tst	r6, r3
 800ad7c:	d002      	beq.n	800ad84 <_svfprintf_r+0xc04>
 800ad7e:	9206      	str	r2, [sp, #24]
 800ad80:	9007      	str	r0, [sp, #28]
 800ad82:	e7e1      	b.n	800ad48 <_svfprintf_r+0xbc8>
 800ad84:	2340      	movs	r3, #64	; 0x40
 800ad86:	0030      	movs	r0, r6
 800ad88:	4018      	ands	r0, r3
 800ad8a:	421e      	tst	r6, r3
 800ad8c:	d003      	beq.n	800ad96 <_svfprintf_r+0xc16>
 800ad8e:	b293      	uxth	r3, r2
 800ad90:	9306      	str	r3, [sp, #24]
 800ad92:	9107      	str	r1, [sp, #28]
 800ad94:	e7d8      	b.n	800ad48 <_svfprintf_r+0xbc8>
 800ad96:	2380      	movs	r3, #128	; 0x80
 800ad98:	0031      	movs	r1, r6
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4019      	ands	r1, r3
 800ad9e:	421e      	tst	r6, r3
 800ada0:	d002      	beq.n	800ada8 <_svfprintf_r+0xc28>
 800ada2:	b2d3      	uxtb	r3, r2
 800ada4:	9306      	str	r3, [sp, #24]
 800ada6:	e7eb      	b.n	800ad80 <_svfprintf_r+0xc00>
 800ada8:	9206      	str	r2, [sp, #24]
 800adaa:	e7f2      	b.n	800ad92 <_svfprintf_r+0xc12>
 800adac:	9b07      	ldr	r3, [sp, #28]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10a      	bne.n	800adc8 <_svfprintf_r+0xc48>
 800adb2:	9b06      	ldr	r3, [sp, #24]
 800adb4:	2b09      	cmp	r3, #9
 800adb6:	d807      	bhi.n	800adc8 <_svfprintf_r+0xc48>
 800adb8:	23e7      	movs	r3, #231	; 0xe7
 800adba:	aa1e      	add	r2, sp, #120	; 0x78
 800adbc:	189b      	adds	r3, r3, r2
 800adbe:	9a06      	ldr	r2, [sp, #24]
 800adc0:	3230      	adds	r2, #48	; 0x30
 800adc2:	701a      	strb	r2, [r3, #0]
 800adc4:	f000 fc18 	bl	800b5f8 <_svfprintf_r+0x1478>
 800adc8:	2680      	movs	r6, #128	; 0x80
 800adca:	2300      	movs	r3, #0
 800adcc:	00f6      	lsls	r6, r6, #3
 800adce:	930e      	str	r3, [sp, #56]	; 0x38
 800add0:	ad58      	add	r5, sp, #352	; 0x160
 800add2:	4026      	ands	r6, r4
 800add4:	220a      	movs	r2, #10
 800add6:	9806      	ldr	r0, [sp, #24]
 800add8:	9907      	ldr	r1, [sp, #28]
 800adda:	2300      	movs	r3, #0
 800addc:	f7f5 fb62 	bl	80004a4 <__aeabi_uldivmod>
 800ade0:	1e6b      	subs	r3, r5, #1
 800ade2:	3230      	adds	r2, #48	; 0x30
 800ade4:	9308      	str	r3, [sp, #32]
 800ade6:	701a      	strb	r2, [r3, #0]
 800ade8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adea:	900c      	str	r0, [sp, #48]	; 0x30
 800adec:	3301      	adds	r3, #1
 800adee:	9110      	str	r1, [sp, #64]	; 0x40
 800adf0:	930e      	str	r3, [sp, #56]	; 0x38
 800adf2:	2e00      	cmp	r6, #0
 800adf4:	d01d      	beq.n	800ae32 <_svfprintf_r+0xcb2>
 800adf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adfa:	781b      	ldrb	r3, [r3, #0]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d118      	bne.n	800ae32 <_svfprintf_r+0xcb2>
 800ae00:	2aff      	cmp	r2, #255	; 0xff
 800ae02:	d016      	beq.n	800ae32 <_svfprintf_r+0xcb2>
 800ae04:	9b07      	ldr	r3, [sp, #28]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d102      	bne.n	800ae10 <_svfprintf_r+0xc90>
 800ae0a:	9b06      	ldr	r3, [sp, #24]
 800ae0c:	2b09      	cmp	r3, #9
 800ae0e:	d910      	bls.n	800ae32 <_svfprintf_r+0xcb2>
 800ae10:	9b08      	ldr	r3, [sp, #32]
 800ae12:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ae14:	991d      	ldr	r1, [sp, #116]	; 0x74
 800ae16:	1a9b      	subs	r3, r3, r2
 800ae18:	0018      	movs	r0, r3
 800ae1a:	9308      	str	r3, [sp, #32]
 800ae1c:	f000 fd0e 	bl	800b83c <strncpy>
 800ae20:	2200      	movs	r2, #0
 800ae22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae24:	920e      	str	r2, [sp, #56]	; 0x38
 800ae26:	785b      	ldrb	r3, [r3, #1]
 800ae28:	1e5a      	subs	r2, r3, #1
 800ae2a:	4193      	sbcs	r3, r2
 800ae2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae2e:	18d3      	adds	r3, r2, r3
 800ae30:	9312      	str	r3, [sp, #72]	; 0x48
 800ae32:	9b07      	ldr	r3, [sp, #28]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10f      	bne.n	800ae58 <_svfprintf_r+0xcd8>
 800ae38:	9b06      	ldr	r3, [sp, #24]
 800ae3a:	2b09      	cmp	r3, #9
 800ae3c:	d80c      	bhi.n	800ae58 <_svfprintf_r+0xcd8>
 800ae3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae40:	9a08      	ldr	r2, [sp, #32]
 800ae42:	9319      	str	r3, [sp, #100]	; 0x64
 800ae44:	ab58      	add	r3, sp, #352	; 0x160
 800ae46:	1a9b      	subs	r3, r3, r2
 800ae48:	9309      	str	r3, [sp, #36]	; 0x24
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	0026      	movs	r6, r4
 800ae4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ae50:	001d      	movs	r5, r3
 800ae52:	9310      	str	r3, [sp, #64]	; 0x40
 800ae54:	9311      	str	r3, [sp, #68]	; 0x44
 800ae56:	e4f2      	b.n	800a83e <_svfprintf_r+0x6be>
 800ae58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae5a:	9d08      	ldr	r5, [sp, #32]
 800ae5c:	9306      	str	r3, [sp, #24]
 800ae5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae60:	9307      	str	r3, [sp, #28]
 800ae62:	e7b7      	b.n	800add4 <_svfprintf_r+0xc54>
 800ae64:	200f      	movs	r0, #15
 800ae66:	ab58      	add	r3, sp, #352	; 0x160
 800ae68:	9308      	str	r3, [sp, #32]
 800ae6a:	9b08      	ldr	r3, [sp, #32]
 800ae6c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ae6e:	3b01      	subs	r3, #1
 800ae70:	9308      	str	r3, [sp, #32]
 800ae72:	9b06      	ldr	r3, [sp, #24]
 800ae74:	4003      	ands	r3, r0
 800ae76:	5cd3      	ldrb	r3, [r2, r3]
 800ae78:	9a08      	ldr	r2, [sp, #32]
 800ae7a:	7013      	strb	r3, [r2, #0]
 800ae7c:	9b07      	ldr	r3, [sp, #28]
 800ae7e:	0719      	lsls	r1, r3, #28
 800ae80:	9b06      	ldr	r3, [sp, #24]
 800ae82:	091a      	lsrs	r2, r3, #4
 800ae84:	9b07      	ldr	r3, [sp, #28]
 800ae86:	4311      	orrs	r1, r2
 800ae88:	091b      	lsrs	r3, r3, #4
 800ae8a:	9307      	str	r3, [sp, #28]
 800ae8c:	000b      	movs	r3, r1
 800ae8e:	9a07      	ldr	r2, [sp, #28]
 800ae90:	9106      	str	r1, [sp, #24]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	d1e9      	bne.n	800ae6a <_svfprintf_r+0xcea>
 800ae96:	e7d2      	b.n	800ae3e <_svfprintf_r+0xcbe>
 800ae98:	aa58      	add	r2, sp, #352	; 0x160
 800ae9a:	9208      	str	r2, [sp, #32]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d1ce      	bne.n	800ae3e <_svfprintf_r+0xcbe>
 800aea0:	07f6      	lsls	r6, r6, #31
 800aea2:	d5cc      	bpl.n	800ae3e <_svfprintf_r+0xcbe>
 800aea4:	aa1e      	add	r2, sp, #120	; 0x78
 800aea6:	33e7      	adds	r3, #231	; 0xe7
 800aea8:	189b      	adds	r3, r3, r2
 800aeaa:	2230      	movs	r2, #48	; 0x30
 800aeac:	e789      	b.n	800adc2 <_svfprintf_r+0xc42>
 800aeae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d100      	bne.n	800aeb6 <_svfprintf_r+0xd36>
 800aeb4:	e364      	b.n	800b580 <_svfprintf_r+0x1400>
 800aeb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aeb8:	211b      	movs	r1, #27
 800aeba:	ab3f      	add	r3, sp, #252	; 0xfc
 800aebc:	701a      	strb	r2, [r3, #0]
 800aebe:	2200      	movs	r2, #0
 800aec0:	a81e      	add	r0, sp, #120	; 0x78
 800aec2:	1809      	adds	r1, r1, r0
 800aec4:	700a      	strb	r2, [r1, #0]
 800aec6:	940d      	str	r4, [sp, #52]	; 0x34
 800aec8:	f7ff fabd 	bl	800a446 <_svfprintf_r+0x2c6>
 800aecc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aece:	f7ff fb44 	bl	800a55a <_svfprintf_r+0x3da>
 800aed2:	2010      	movs	r0, #16
 800aed4:	1812      	adds	r2, r2, r0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	922e      	str	r2, [sp, #184]	; 0xb8
 800aeda:	932d      	str	r3, [sp, #180]	; 0xb4
 800aedc:	2b07      	cmp	r3, #7
 800aede:	dd08      	ble.n	800aef2 <_svfprintf_r+0xd72>
 800aee0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aee2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aee4:	aa2c      	add	r2, sp, #176	; 0xb0
 800aee6:	f001 fc6f 	bl	800c7c8 <__ssprint_r>
 800aeea:	2800      	cmp	r0, #0
 800aeec:	d000      	beq.n	800aef0 <_svfprintf_r+0xd70>
 800aeee:	e326      	b.n	800b53e <_svfprintf_r+0x13be>
 800aef0:	a92f      	add	r1, sp, #188	; 0xbc
 800aef2:	000f      	movs	r7, r1
 800aef4:	3c10      	subs	r4, #16
 800aef6:	e4c5      	b.n	800a884 <_svfprintf_r+0x704>
 800aef8:	2010      	movs	r0, #16
 800aefa:	1812      	adds	r2, r2, r0
 800aefc:	6078      	str	r0, [r7, #4]
 800aefe:	922e      	str	r2, [sp, #184]	; 0xb8
 800af00:	932d      	str	r3, [sp, #180]	; 0xb4
 800af02:	2b07      	cmp	r3, #7
 800af04:	dd08      	ble.n	800af18 <_svfprintf_r+0xd98>
 800af06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af0a:	aa2c      	add	r2, sp, #176	; 0xb0
 800af0c:	f001 fc5c 	bl	800c7c8 <__ssprint_r>
 800af10:	2800      	cmp	r0, #0
 800af12:	d000      	beq.n	800af16 <_svfprintf_r+0xd96>
 800af14:	e313      	b.n	800b53e <_svfprintf_r+0x13be>
 800af16:	a92f      	add	r1, sp, #188	; 0xbc
 800af18:	000f      	movs	r7, r1
 800af1a:	3c10      	subs	r4, #16
 800af1c:	e50b      	b.n	800a936 <_svfprintf_r+0x7b6>
 800af1e:	2010      	movs	r0, #16
 800af20:	1812      	adds	r2, r2, r0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	922e      	str	r2, [sp, #184]	; 0xb8
 800af26:	932d      	str	r3, [sp, #180]	; 0xb4
 800af28:	2b07      	cmp	r3, #7
 800af2a:	dd08      	ble.n	800af3e <_svfprintf_r+0xdbe>
 800af2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af30:	aa2c      	add	r2, sp, #176	; 0xb0
 800af32:	f001 fc49 	bl	800c7c8 <__ssprint_r>
 800af36:	2800      	cmp	r0, #0
 800af38:	d000      	beq.n	800af3c <_svfprintf_r+0xdbc>
 800af3a:	e300      	b.n	800b53e <_svfprintf_r+0x13be>
 800af3c:	a92f      	add	r1, sp, #188	; 0xbc
 800af3e:	000f      	movs	r7, r1
 800af40:	3c10      	subs	r4, #16
 800af42:	e518      	b.n	800a976 <_svfprintf_r+0x7f6>
 800af44:	fffffbff 	.word	0xfffffbff
 800af48:	00007830 	.word	0x00007830
 800af4c:	0800fc14 	.word	0x0800fc14
 800af50:	0800fc25 	.word	0x0800fc25
 800af54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af56:	2b65      	cmp	r3, #101	; 0x65
 800af58:	dc00      	bgt.n	800af5c <_svfprintf_r+0xddc>
 800af5a:	e241      	b.n	800b3e0 <_svfprintf_r+0x1260>
 800af5c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800af5e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800af60:	2200      	movs	r2, #0
 800af62:	2300      	movs	r3, #0
 800af64:	f7f5 fa70 	bl	8000448 <__aeabi_dcmpeq>
 800af68:	2800      	cmp	r0, #0
 800af6a:	d077      	beq.n	800b05c <_svfprintf_r+0xedc>
 800af6c:	4bca      	ldr	r3, [pc, #808]	; (800b298 <_svfprintf_r+0x1118>)
 800af6e:	603b      	str	r3, [r7, #0]
 800af70:	2301      	movs	r3, #1
 800af72:	607b      	str	r3, [r7, #4]
 800af74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af76:	3708      	adds	r7, #8
 800af78:	3301      	adds	r3, #1
 800af7a:	932e      	str	r3, [sp, #184]	; 0xb8
 800af7c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af7e:	3301      	adds	r3, #1
 800af80:	932d      	str	r3, [sp, #180]	; 0xb4
 800af82:	2b07      	cmp	r3, #7
 800af84:	dd08      	ble.n	800af98 <_svfprintf_r+0xe18>
 800af86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af88:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af8a:	aa2c      	add	r2, sp, #176	; 0xb0
 800af8c:	f001 fc1c 	bl	800c7c8 <__ssprint_r>
 800af90:	2800      	cmp	r0, #0
 800af92:	d000      	beq.n	800af96 <_svfprintf_r+0xe16>
 800af94:	e2d3      	b.n	800b53e <_svfprintf_r+0x13be>
 800af96:	af2f      	add	r7, sp, #188	; 0xbc
 800af98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800af9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af9c:	4293      	cmp	r3, r2
 800af9e:	db01      	blt.n	800afa4 <_svfprintf_r+0xe24>
 800afa0:	07f3      	lsls	r3, r6, #31
 800afa2:	d51b      	bpl.n	800afdc <_svfprintf_r+0xe5c>
 800afa4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800afa6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800afa8:	603b      	str	r3, [r7, #0]
 800afaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800afac:	607b      	str	r3, [r7, #4]
 800afae:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800afb0:	3708      	adds	r7, #8
 800afb2:	189b      	adds	r3, r3, r2
 800afb4:	932e      	str	r3, [sp, #184]	; 0xb8
 800afb6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800afb8:	3301      	adds	r3, #1
 800afba:	932d      	str	r3, [sp, #180]	; 0xb4
 800afbc:	2b07      	cmp	r3, #7
 800afbe:	dd08      	ble.n	800afd2 <_svfprintf_r+0xe52>
 800afc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afc2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afc4:	aa2c      	add	r2, sp, #176	; 0xb0
 800afc6:	f001 fbff 	bl	800c7c8 <__ssprint_r>
 800afca:	2800      	cmp	r0, #0
 800afcc:	d000      	beq.n	800afd0 <_svfprintf_r+0xe50>
 800afce:	e2b6      	b.n	800b53e <_svfprintf_r+0x13be>
 800afd0:	af2f      	add	r7, sp, #188	; 0xbc
 800afd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afd4:	2510      	movs	r5, #16
 800afd6:	1e5c      	subs	r4, r3, #1
 800afd8:	2c00      	cmp	r4, #0
 800afda:	dc2e      	bgt.n	800b03a <_svfprintf_r+0xeba>
 800afdc:	0776      	lsls	r6, r6, #29
 800afde:	d500      	bpl.n	800afe2 <_svfprintf_r+0xe62>
 800afe0:	e290      	b.n	800b504 <_svfprintf_r+0x1384>
 800afe2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800afe4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800afe6:	4293      	cmp	r3, r2
 800afe8:	da00      	bge.n	800afec <_svfprintf_r+0xe6c>
 800afea:	0013      	movs	r3, r2
 800afec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800afee:	18d3      	adds	r3, r2, r3
 800aff0:	9317      	str	r3, [sp, #92]	; 0x5c
 800aff2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d007      	beq.n	800b008 <_svfprintf_r+0xe88>
 800aff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800affa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800affc:	aa2c      	add	r2, sp, #176	; 0xb0
 800affe:	f001 fbe3 	bl	800c7c8 <__ssprint_r>
 800b002:	2800      	cmp	r0, #0
 800b004:	d000      	beq.n	800b008 <_svfprintf_r+0xe88>
 800b006:	e29a      	b.n	800b53e <_svfprintf_r+0x13be>
 800b008:	2300      	movs	r3, #0
 800b00a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b00c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d000      	beq.n	800b014 <_svfprintf_r+0xe94>
 800b012:	e2b0      	b.n	800b576 <_svfprintf_r+0x13f6>
 800b014:	af2f      	add	r7, sp, #188	; 0xbc
 800b016:	e5dc      	b.n	800abd2 <_svfprintf_r+0xa52>
 800b018:	3210      	adds	r2, #16
 800b01a:	607d      	str	r5, [r7, #4]
 800b01c:	922e      	str	r2, [sp, #184]	; 0xb8
 800b01e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b020:	2b07      	cmp	r3, #7
 800b022:	dd08      	ble.n	800b036 <_svfprintf_r+0xeb6>
 800b024:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b026:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b028:	aa2c      	add	r2, sp, #176	; 0xb0
 800b02a:	f001 fbcd 	bl	800c7c8 <__ssprint_r>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d000      	beq.n	800b034 <_svfprintf_r+0xeb4>
 800b032:	e284      	b.n	800b53e <_svfprintf_r+0x13be>
 800b034:	a92f      	add	r1, sp, #188	; 0xbc
 800b036:	000f      	movs	r7, r1
 800b038:	3c10      	subs	r4, #16
 800b03a:	0039      	movs	r1, r7
 800b03c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b03e:	4897      	ldr	r0, [pc, #604]	; (800b29c <_svfprintf_r+0x111c>)
 800b040:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b042:	3301      	adds	r3, #1
 800b044:	3108      	adds	r1, #8
 800b046:	6038      	str	r0, [r7, #0]
 800b048:	2c10      	cmp	r4, #16
 800b04a:	dce5      	bgt.n	800b018 <_svfprintf_r+0xe98>
 800b04c:	607c      	str	r4, [r7, #4]
 800b04e:	18a4      	adds	r4, r4, r2
 800b050:	942e      	str	r4, [sp, #184]	; 0xb8
 800b052:	000f      	movs	r7, r1
 800b054:	932d      	str	r3, [sp, #180]	; 0xb4
 800b056:	2b07      	cmp	r3, #7
 800b058:	ddc0      	ble.n	800afdc <_svfprintf_r+0xe5c>
 800b05a:	e05f      	b.n	800b11c <_svfprintf_r+0xf9c>
 800b05c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b05e:	2b00      	cmp	r3, #0
 800b060:	dc78      	bgt.n	800b154 <_svfprintf_r+0xfd4>
 800b062:	4b8d      	ldr	r3, [pc, #564]	; (800b298 <_svfprintf_r+0x1118>)
 800b064:	603b      	str	r3, [r7, #0]
 800b066:	2301      	movs	r3, #1
 800b068:	607b      	str	r3, [r7, #4]
 800b06a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b06c:	3708      	adds	r7, #8
 800b06e:	3301      	adds	r3, #1
 800b070:	932e      	str	r3, [sp, #184]	; 0xb8
 800b072:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b074:	3301      	adds	r3, #1
 800b076:	932d      	str	r3, [sp, #180]	; 0xb4
 800b078:	2b07      	cmp	r3, #7
 800b07a:	dd08      	ble.n	800b08e <_svfprintf_r+0xf0e>
 800b07c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b07e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b080:	aa2c      	add	r2, sp, #176	; 0xb0
 800b082:	f001 fba1 	bl	800c7c8 <__ssprint_r>
 800b086:	2800      	cmp	r0, #0
 800b088:	d000      	beq.n	800b08c <_svfprintf_r+0xf0c>
 800b08a:	e258      	b.n	800b53e <_svfprintf_r+0x13be>
 800b08c:	af2f      	add	r7, sp, #188	; 0xbc
 800b08e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b090:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b092:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b094:	430b      	orrs	r3, r1
 800b096:	2101      	movs	r1, #1
 800b098:	4031      	ands	r1, r6
 800b09a:	430b      	orrs	r3, r1
 800b09c:	d09e      	beq.n	800afdc <_svfprintf_r+0xe5c>
 800b09e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b0a0:	603b      	str	r3, [r7, #0]
 800b0a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b0a4:	607b      	str	r3, [r7, #4]
 800b0a6:	189a      	adds	r2, r3, r2
 800b0a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b0aa:	922e      	str	r2, [sp, #184]	; 0xb8
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	2b07      	cmp	r3, #7
 800b0b4:	dd08      	ble.n	800b0c8 <_svfprintf_r+0xf48>
 800b0b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0ba:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0bc:	f001 fb84 	bl	800c7c8 <__ssprint_r>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d000      	beq.n	800b0c6 <_svfprintf_r+0xf46>
 800b0c4:	e23b      	b.n	800b53e <_svfprintf_r+0x13be>
 800b0c6:	af2f      	add	r7, sp, #188	; 0xbc
 800b0c8:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b0ca:	2c00      	cmp	r4, #0
 800b0cc:	da19      	bge.n	800b102 <_svfprintf_r+0xf82>
 800b0ce:	0038      	movs	r0, r7
 800b0d0:	2510      	movs	r5, #16
 800b0d2:	4264      	negs	r4, r4
 800b0d4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800b0d6:	4a71      	ldr	r2, [pc, #452]	; (800b29c <_svfprintf_r+0x111c>)
 800b0d8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b0da:	3101      	adds	r1, #1
 800b0dc:	3708      	adds	r7, #8
 800b0de:	6002      	str	r2, [r0, #0]
 800b0e0:	2c10      	cmp	r4, #16
 800b0e2:	dc25      	bgt.n	800b130 <_svfprintf_r+0xfb0>
 800b0e4:	6044      	str	r4, [r0, #4]
 800b0e6:	18e4      	adds	r4, r4, r3
 800b0e8:	942e      	str	r4, [sp, #184]	; 0xb8
 800b0ea:	912d      	str	r1, [sp, #180]	; 0xb4
 800b0ec:	2907      	cmp	r1, #7
 800b0ee:	dd08      	ble.n	800b102 <_svfprintf_r+0xf82>
 800b0f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0f4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0f6:	f001 fb67 	bl	800c7c8 <__ssprint_r>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d000      	beq.n	800b100 <_svfprintf_r+0xf80>
 800b0fe:	e21e      	b.n	800b53e <_svfprintf_r+0x13be>
 800b100:	af2f      	add	r7, sp, #188	; 0xbc
 800b102:	9b08      	ldr	r3, [sp, #32]
 800b104:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b106:	603b      	str	r3, [r7, #0]
 800b108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b10a:	18d2      	adds	r2, r2, r3
 800b10c:	922e      	str	r2, [sp, #184]	; 0xb8
 800b10e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800b110:	607b      	str	r3, [r7, #4]
 800b112:	3201      	adds	r2, #1
 800b114:	922d      	str	r2, [sp, #180]	; 0xb4
 800b116:	2a07      	cmp	r2, #7
 800b118:	dc00      	bgt.n	800b11c <_svfprintf_r+0xf9c>
 800b11a:	e45b      	b.n	800a9d4 <_svfprintf_r+0x854>
 800b11c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b11e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b120:	aa2c      	add	r2, sp, #176	; 0xb0
 800b122:	f001 fb51 	bl	800c7c8 <__ssprint_r>
 800b126:	2800      	cmp	r0, #0
 800b128:	d000      	beq.n	800b12c <_svfprintf_r+0xfac>
 800b12a:	e208      	b.n	800b53e <_svfprintf_r+0x13be>
 800b12c:	af2f      	add	r7, sp, #188	; 0xbc
 800b12e:	e755      	b.n	800afdc <_svfprintf_r+0xe5c>
 800b130:	3310      	adds	r3, #16
 800b132:	6045      	str	r5, [r0, #4]
 800b134:	932e      	str	r3, [sp, #184]	; 0xb8
 800b136:	912d      	str	r1, [sp, #180]	; 0xb4
 800b138:	2907      	cmp	r1, #7
 800b13a:	dd08      	ble.n	800b14e <_svfprintf_r+0xfce>
 800b13c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b13e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b140:	aa2c      	add	r2, sp, #176	; 0xb0
 800b142:	f001 fb41 	bl	800c7c8 <__ssprint_r>
 800b146:	2800      	cmp	r0, #0
 800b148:	d000      	beq.n	800b14c <_svfprintf_r+0xfcc>
 800b14a:	e1f8      	b.n	800b53e <_svfprintf_r+0x13be>
 800b14c:	af2f      	add	r7, sp, #188	; 0xbc
 800b14e:	0038      	movs	r0, r7
 800b150:	3c10      	subs	r4, #16
 800b152:	e7bf      	b.n	800b0d4 <_svfprintf_r+0xf54>
 800b154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b156:	002c      	movs	r4, r5
 800b158:	429d      	cmp	r5, r3
 800b15a:	dd00      	ble.n	800b15e <_svfprintf_r+0xfde>
 800b15c:	001c      	movs	r4, r3
 800b15e:	2c00      	cmp	r4, #0
 800b160:	dd14      	ble.n	800b18c <_svfprintf_r+0x100c>
 800b162:	9b08      	ldr	r3, [sp, #32]
 800b164:	607c      	str	r4, [r7, #4]
 800b166:	603b      	str	r3, [r7, #0]
 800b168:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b16a:	3708      	adds	r7, #8
 800b16c:	18e3      	adds	r3, r4, r3
 800b16e:	932e      	str	r3, [sp, #184]	; 0xb8
 800b170:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b172:	3301      	adds	r3, #1
 800b174:	932d      	str	r3, [sp, #180]	; 0xb4
 800b176:	2b07      	cmp	r3, #7
 800b178:	dd08      	ble.n	800b18c <_svfprintf_r+0x100c>
 800b17a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b17c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b17e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b180:	f001 fb22 	bl	800c7c8 <__ssprint_r>
 800b184:	2800      	cmp	r0, #0
 800b186:	d000      	beq.n	800b18a <_svfprintf_r+0x100a>
 800b188:	e1d9      	b.n	800b53e <_svfprintf_r+0x13be>
 800b18a:	af2f      	add	r7, sp, #188	; 0xbc
 800b18c:	43e3      	mvns	r3, r4
 800b18e:	17db      	asrs	r3, r3, #31
 800b190:	401c      	ands	r4, r3
 800b192:	1b2c      	subs	r4, r5, r4
 800b194:	2c00      	cmp	r4, #0
 800b196:	dd18      	ble.n	800b1ca <_svfprintf_r+0x104a>
 800b198:	0039      	movs	r1, r7
 800b19a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b19c:	483f      	ldr	r0, [pc, #252]	; (800b29c <_svfprintf_r+0x111c>)
 800b19e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	3108      	adds	r1, #8
 800b1a4:	6038      	str	r0, [r7, #0]
 800b1a6:	2c10      	cmp	r4, #16
 800b1a8:	dc7a      	bgt.n	800b2a0 <_svfprintf_r+0x1120>
 800b1aa:	607c      	str	r4, [r7, #4]
 800b1ac:	18a4      	adds	r4, r4, r2
 800b1ae:	000f      	movs	r7, r1
 800b1b0:	942e      	str	r4, [sp, #184]	; 0xb8
 800b1b2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b1b4:	2b07      	cmp	r3, #7
 800b1b6:	dd08      	ble.n	800b1ca <_svfprintf_r+0x104a>
 800b1b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1bc:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1be:	f001 fb03 	bl	800c7c8 <__ssprint_r>
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	d000      	beq.n	800b1c8 <_svfprintf_r+0x1048>
 800b1c6:	e1ba      	b.n	800b53e <_svfprintf_r+0x13be>
 800b1c8:	af2f      	add	r7, sp, #188	; 0xbc
 800b1ca:	9b08      	ldr	r3, [sp, #32]
 800b1cc:	195d      	adds	r5, r3, r5
 800b1ce:	0573      	lsls	r3, r6, #21
 800b1d0:	d50b      	bpl.n	800b1ea <_svfprintf_r+0x106a>
 800b1d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d176      	bne.n	800b2c6 <_svfprintf_r+0x1146>
 800b1d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d176      	bne.n	800b2cc <_svfprintf_r+0x114c>
 800b1de:	9b08      	ldr	r3, [sp, #32]
 800b1e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1e2:	189b      	adds	r3, r3, r2
 800b1e4:	429d      	cmp	r5, r3
 800b1e6:	d900      	bls.n	800b1ea <_svfprintf_r+0x106a>
 800b1e8:	001d      	movs	r5, r3
 800b1ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b1ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	db01      	blt.n	800b1f6 <_svfprintf_r+0x1076>
 800b1f2:	07f3      	lsls	r3, r6, #31
 800b1f4:	d516      	bpl.n	800b224 <_svfprintf_r+0x10a4>
 800b1f6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b1f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b1fa:	603b      	str	r3, [r7, #0]
 800b1fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b1fe:	607b      	str	r3, [r7, #4]
 800b200:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b202:	3708      	adds	r7, #8
 800b204:	189b      	adds	r3, r3, r2
 800b206:	932e      	str	r3, [sp, #184]	; 0xb8
 800b208:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b20a:	3301      	adds	r3, #1
 800b20c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b20e:	2b07      	cmp	r3, #7
 800b210:	dd08      	ble.n	800b224 <_svfprintf_r+0x10a4>
 800b212:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b214:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b216:	aa2c      	add	r2, sp, #176	; 0xb0
 800b218:	f001 fad6 	bl	800c7c8 <__ssprint_r>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	d000      	beq.n	800b222 <_svfprintf_r+0x10a2>
 800b220:	e18d      	b.n	800b53e <_svfprintf_r+0x13be>
 800b222:	af2f      	add	r7, sp, #188	; 0xbc
 800b224:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b226:	9b08      	ldr	r3, [sp, #32]
 800b228:	4694      	mov	ip, r2
 800b22a:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b22c:	4463      	add	r3, ip
 800b22e:	1b5b      	subs	r3, r3, r5
 800b230:	1b14      	subs	r4, r2, r4
 800b232:	429c      	cmp	r4, r3
 800b234:	dd00      	ble.n	800b238 <_svfprintf_r+0x10b8>
 800b236:	001c      	movs	r4, r3
 800b238:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b23a:	2c00      	cmp	r4, #0
 800b23c:	dd12      	ble.n	800b264 <_svfprintf_r+0x10e4>
 800b23e:	18e3      	adds	r3, r4, r3
 800b240:	932e      	str	r3, [sp, #184]	; 0xb8
 800b242:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b244:	603d      	str	r5, [r7, #0]
 800b246:	3301      	adds	r3, #1
 800b248:	607c      	str	r4, [r7, #4]
 800b24a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b24c:	3708      	adds	r7, #8
 800b24e:	2b07      	cmp	r3, #7
 800b250:	dd08      	ble.n	800b264 <_svfprintf_r+0x10e4>
 800b252:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b254:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b256:	aa2c      	add	r2, sp, #176	; 0xb0
 800b258:	f001 fab6 	bl	800c7c8 <__ssprint_r>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d000      	beq.n	800b262 <_svfprintf_r+0x10e2>
 800b260:	e16d      	b.n	800b53e <_svfprintf_r+0x13be>
 800b262:	af2f      	add	r7, sp, #188	; 0xbc
 800b264:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b266:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b268:	2510      	movs	r5, #16
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	43e2      	mvns	r2, r4
 800b26e:	17d2      	asrs	r2, r2, #31
 800b270:	4014      	ands	r4, r2
 800b272:	1b1c      	subs	r4, r3, r4
 800b274:	2c00      	cmp	r4, #0
 800b276:	dc00      	bgt.n	800b27a <_svfprintf_r+0x10fa>
 800b278:	e6b0      	b.n	800afdc <_svfprintf_r+0xe5c>
 800b27a:	0039      	movs	r1, r7
 800b27c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b27e:	4807      	ldr	r0, [pc, #28]	; (800b29c <_svfprintf_r+0x111c>)
 800b280:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b282:	3301      	adds	r3, #1
 800b284:	3108      	adds	r1, #8
 800b286:	6038      	str	r0, [r7, #0]
 800b288:	2c10      	cmp	r4, #16
 800b28a:	dd00      	ble.n	800b28e <_svfprintf_r+0x110e>
 800b28c:	e096      	b.n	800b3bc <_svfprintf_r+0x123c>
 800b28e:	1912      	adds	r2, r2, r4
 800b290:	607c      	str	r4, [r7, #4]
 800b292:	922e      	str	r2, [sp, #184]	; 0xb8
 800b294:	e6dd      	b.n	800b052 <_svfprintf_r+0xed2>
 800b296:	46c0      	nop			; (mov r8, r8)
 800b298:	0800fc36 	.word	0x0800fc36
 800b29c:	0800fc48 	.word	0x0800fc48
 800b2a0:	2010      	movs	r0, #16
 800b2a2:	1812      	adds	r2, r2, r0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	922e      	str	r2, [sp, #184]	; 0xb8
 800b2a8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b2aa:	2b07      	cmp	r3, #7
 800b2ac:	dd08      	ble.n	800b2c0 <_svfprintf_r+0x1140>
 800b2ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2b2:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2b4:	f001 fa88 	bl	800c7c8 <__ssprint_r>
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d000      	beq.n	800b2be <_svfprintf_r+0x113e>
 800b2bc:	e13f      	b.n	800b53e <_svfprintf_r+0x13be>
 800b2be:	a92f      	add	r1, sp, #188	; 0xbc
 800b2c0:	000f      	movs	r7, r1
 800b2c2:	3c10      	subs	r4, #16
 800b2c4:	e768      	b.n	800b198 <_svfprintf_r+0x1018>
 800b2c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d05d      	beq.n	800b388 <_svfprintf_r+0x1208>
 800b2cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	9310      	str	r3, [sp, #64]	; 0x40
 800b2d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b2d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b2d6:	603b      	str	r3, [r7, #0]
 800b2d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2da:	607b      	str	r3, [r7, #4]
 800b2dc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b2de:	3708      	adds	r7, #8
 800b2e0:	189b      	adds	r3, r3, r2
 800b2e2:	932e      	str	r3, [sp, #184]	; 0xb8
 800b2e4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b2ea:	2b07      	cmp	r3, #7
 800b2ec:	dd08      	ble.n	800b300 <_svfprintf_r+0x1180>
 800b2ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2f2:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2f4:	f001 fa68 	bl	800c7c8 <__ssprint_r>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d000      	beq.n	800b2fe <_svfprintf_r+0x117e>
 800b2fc:	e11f      	b.n	800b53e <_svfprintf_r+0x13be>
 800b2fe:	af2f      	add	r7, sp, #188	; 0xbc
 800b300:	9b08      	ldr	r3, [sp, #32]
 800b302:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b304:	189c      	adds	r4, r3, r2
 800b306:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b308:	1b64      	subs	r4, r4, r5
 800b30a:	781b      	ldrb	r3, [r3, #0]
 800b30c:	429c      	cmp	r4, r3
 800b30e:	dd00      	ble.n	800b312 <_svfprintf_r+0x1192>
 800b310:	001c      	movs	r4, r3
 800b312:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b314:	2c00      	cmp	r4, #0
 800b316:	dd12      	ble.n	800b33e <_svfprintf_r+0x11be>
 800b318:	18e3      	adds	r3, r4, r3
 800b31a:	932e      	str	r3, [sp, #184]	; 0xb8
 800b31c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b31e:	603d      	str	r5, [r7, #0]
 800b320:	3301      	adds	r3, #1
 800b322:	607c      	str	r4, [r7, #4]
 800b324:	932d      	str	r3, [sp, #180]	; 0xb4
 800b326:	3708      	adds	r7, #8
 800b328:	2b07      	cmp	r3, #7
 800b32a:	dd08      	ble.n	800b33e <_svfprintf_r+0x11be>
 800b32c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b32e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b330:	aa2c      	add	r2, sp, #176	; 0xb0
 800b332:	f001 fa49 	bl	800c7c8 <__ssprint_r>
 800b336:	2800      	cmp	r0, #0
 800b338:	d000      	beq.n	800b33c <_svfprintf_r+0x11bc>
 800b33a:	e100      	b.n	800b53e <_svfprintf_r+0x13be>
 800b33c:	af2f      	add	r7, sp, #188	; 0xbc
 800b33e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b340:	781a      	ldrb	r2, [r3, #0]
 800b342:	43e3      	mvns	r3, r4
 800b344:	17db      	asrs	r3, r3, #31
 800b346:	401c      	ands	r4, r3
 800b348:	1b14      	subs	r4, r2, r4
 800b34a:	2c00      	cmp	r4, #0
 800b34c:	dd18      	ble.n	800b380 <_svfprintf_r+0x1200>
 800b34e:	0039      	movs	r1, r7
 800b350:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b352:	48aa      	ldr	r0, [pc, #680]	; (800b5fc <_svfprintf_r+0x147c>)
 800b354:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b356:	3301      	adds	r3, #1
 800b358:	3108      	adds	r1, #8
 800b35a:	6038      	str	r0, [r7, #0]
 800b35c:	2c10      	cmp	r4, #16
 800b35e:	dc1a      	bgt.n	800b396 <_svfprintf_r+0x1216>
 800b360:	1912      	adds	r2, r2, r4
 800b362:	607c      	str	r4, [r7, #4]
 800b364:	922e      	str	r2, [sp, #184]	; 0xb8
 800b366:	000f      	movs	r7, r1
 800b368:	932d      	str	r3, [sp, #180]	; 0xb4
 800b36a:	2b07      	cmp	r3, #7
 800b36c:	dd08      	ble.n	800b380 <_svfprintf_r+0x1200>
 800b36e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b370:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b372:	aa2c      	add	r2, sp, #176	; 0xb0
 800b374:	f001 fa28 	bl	800c7c8 <__ssprint_r>
 800b378:	2800      	cmp	r0, #0
 800b37a:	d000      	beq.n	800b37e <_svfprintf_r+0x11fe>
 800b37c:	e0df      	b.n	800b53e <_svfprintf_r+0x13be>
 800b37e:	af2f      	add	r7, sp, #188	; 0xbc
 800b380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	18ed      	adds	r5, r5, r3
 800b386:	e724      	b.n	800b1d2 <_svfprintf_r+0x1052>
 800b388:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b38a:	3b01      	subs	r3, #1
 800b38c:	9312      	str	r3, [sp, #72]	; 0x48
 800b38e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b390:	3b01      	subs	r3, #1
 800b392:	9311      	str	r3, [sp, #68]	; 0x44
 800b394:	e79d      	b.n	800b2d2 <_svfprintf_r+0x1152>
 800b396:	2010      	movs	r0, #16
 800b398:	1812      	adds	r2, r2, r0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	922e      	str	r2, [sp, #184]	; 0xb8
 800b39e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b3a0:	2b07      	cmp	r3, #7
 800b3a2:	dd08      	ble.n	800b3b6 <_svfprintf_r+0x1236>
 800b3a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b3a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3a8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3aa:	f001 fa0d 	bl	800c7c8 <__ssprint_r>
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	d000      	beq.n	800b3b4 <_svfprintf_r+0x1234>
 800b3b2:	e0c4      	b.n	800b53e <_svfprintf_r+0x13be>
 800b3b4:	a92f      	add	r1, sp, #188	; 0xbc
 800b3b6:	000f      	movs	r7, r1
 800b3b8:	3c10      	subs	r4, #16
 800b3ba:	e7c8      	b.n	800b34e <_svfprintf_r+0x11ce>
 800b3bc:	3210      	adds	r2, #16
 800b3be:	607d      	str	r5, [r7, #4]
 800b3c0:	922e      	str	r2, [sp, #184]	; 0xb8
 800b3c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b3c4:	2b07      	cmp	r3, #7
 800b3c6:	dd08      	ble.n	800b3da <_svfprintf_r+0x125a>
 800b3c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b3ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3cc:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3ce:	f001 f9fb 	bl	800c7c8 <__ssprint_r>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d000      	beq.n	800b3d8 <_svfprintf_r+0x1258>
 800b3d6:	e0b2      	b.n	800b53e <_svfprintf_r+0x13be>
 800b3d8:	a92f      	add	r1, sp, #188	; 0xbc
 800b3da:	000f      	movs	r7, r1
 800b3dc:	3c10      	subs	r4, #16
 800b3de:	e74c      	b.n	800b27a <_svfprintf_r+0x10fa>
 800b3e0:	003c      	movs	r4, r7
 800b3e2:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b3e4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b3e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3e8:	3101      	adds	r1, #1
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	3408      	adds	r4, #8
 800b3ee:	2a01      	cmp	r2, #1
 800b3f0:	dc03      	bgt.n	800b3fa <_svfprintf_r+0x127a>
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	4216      	tst	r6, r2
 800b3f6:	d100      	bne.n	800b3fa <_svfprintf_r+0x127a>
 800b3f8:	e07f      	b.n	800b4fa <_svfprintf_r+0x137a>
 800b3fa:	9a08      	ldr	r2, [sp, #32]
 800b3fc:	912e      	str	r1, [sp, #184]	; 0xb8
 800b3fe:	603a      	str	r2, [r7, #0]
 800b400:	2201      	movs	r2, #1
 800b402:	932d      	str	r3, [sp, #180]	; 0xb4
 800b404:	607a      	str	r2, [r7, #4]
 800b406:	2b07      	cmp	r3, #7
 800b408:	dd08      	ble.n	800b41c <_svfprintf_r+0x129c>
 800b40a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b40c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b40e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b410:	f001 f9da 	bl	800c7c8 <__ssprint_r>
 800b414:	2800      	cmp	r0, #0
 800b416:	d000      	beq.n	800b41a <_svfprintf_r+0x129a>
 800b418:	e091      	b.n	800b53e <_svfprintf_r+0x13be>
 800b41a:	ac2f      	add	r4, sp, #188	; 0xbc
 800b41c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b41e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b420:	6023      	str	r3, [r4, #0]
 800b422:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b424:	6063      	str	r3, [r4, #4]
 800b426:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b428:	3408      	adds	r4, #8
 800b42a:	189b      	adds	r3, r3, r2
 800b42c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b42e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b430:	3301      	adds	r3, #1
 800b432:	932d      	str	r3, [sp, #180]	; 0xb4
 800b434:	2b07      	cmp	r3, #7
 800b436:	dd07      	ble.n	800b448 <_svfprintf_r+0x12c8>
 800b438:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b43a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b43c:	aa2c      	add	r2, sp, #176	; 0xb0
 800b43e:	f001 f9c3 	bl	800c7c8 <__ssprint_r>
 800b442:	2800      	cmp	r0, #0
 800b444:	d17b      	bne.n	800b53e <_svfprintf_r+0x13be>
 800b446:	ac2f      	add	r4, sp, #188	; 0xbc
 800b448:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b44a:	2200      	movs	r2, #0
 800b44c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b44e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b450:	9309      	str	r3, [sp, #36]	; 0x24
 800b452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b454:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800b456:	1e5d      	subs	r5, r3, #1
 800b458:	2300      	movs	r3, #0
 800b45a:	f7f4 fff5 	bl	8000448 <__aeabi_dcmpeq>
 800b45e:	2800      	cmp	r0, #0
 800b460:	d126      	bne.n	800b4b0 <_svfprintf_r+0x1330>
 800b462:	9b08      	ldr	r3, [sp, #32]
 800b464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b466:	3301      	adds	r3, #1
 800b468:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	1e7b      	subs	r3, r7, #1
 800b46e:	3201      	adds	r2, #1
 800b470:	185b      	adds	r3, r3, r1
 800b472:	6065      	str	r5, [r4, #4]
 800b474:	932e      	str	r3, [sp, #184]	; 0xb8
 800b476:	922d      	str	r2, [sp, #180]	; 0xb4
 800b478:	3408      	adds	r4, #8
 800b47a:	2a07      	cmp	r2, #7
 800b47c:	dd07      	ble.n	800b48e <_svfprintf_r+0x130e>
 800b47e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b480:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b482:	aa2c      	add	r2, sp, #176	; 0xb0
 800b484:	f001 f9a0 	bl	800c7c8 <__ssprint_r>
 800b488:	2800      	cmp	r0, #0
 800b48a:	d158      	bne.n	800b53e <_svfprintf_r+0x13be>
 800b48c:	ac2f      	add	r4, sp, #188	; 0xbc
 800b48e:	ab28      	add	r3, sp, #160	; 0xa0
 800b490:	6023      	str	r3, [r4, #0]
 800b492:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b494:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b496:	6063      	str	r3, [r4, #4]
 800b498:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b49a:	189b      	adds	r3, r3, r2
 800b49c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b49e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4a4:	2b07      	cmp	r3, #7
 800b4a6:	dd00      	ble.n	800b4aa <_svfprintf_r+0x132a>
 800b4a8:	e638      	b.n	800b11c <_svfprintf_r+0xf9c>
 800b4aa:	3408      	adds	r4, #8
 800b4ac:	0027      	movs	r7, r4
 800b4ae:	e595      	b.n	800afdc <_svfprintf_r+0xe5c>
 800b4b0:	2710      	movs	r7, #16
 800b4b2:	2d00      	cmp	r5, #0
 800b4b4:	ddeb      	ble.n	800b48e <_svfprintf_r+0x130e>
 800b4b6:	0021      	movs	r1, r4
 800b4b8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4ba:	4850      	ldr	r0, [pc, #320]	; (800b5fc <_svfprintf_r+0x147c>)
 800b4bc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b4be:	3301      	adds	r3, #1
 800b4c0:	3108      	adds	r1, #8
 800b4c2:	6020      	str	r0, [r4, #0]
 800b4c4:	2d10      	cmp	r5, #16
 800b4c6:	dc07      	bgt.n	800b4d8 <_svfprintf_r+0x1358>
 800b4c8:	6065      	str	r5, [r4, #4]
 800b4ca:	000c      	movs	r4, r1
 800b4cc:	18ad      	adds	r5, r5, r2
 800b4ce:	952e      	str	r5, [sp, #184]	; 0xb8
 800b4d0:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4d2:	2b07      	cmp	r3, #7
 800b4d4:	dddb      	ble.n	800b48e <_svfprintf_r+0x130e>
 800b4d6:	e7d2      	b.n	800b47e <_svfprintf_r+0x12fe>
 800b4d8:	3210      	adds	r2, #16
 800b4da:	6067      	str	r7, [r4, #4]
 800b4dc:	922e      	str	r2, [sp, #184]	; 0xb8
 800b4de:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4e0:	2b07      	cmp	r3, #7
 800b4e2:	dd07      	ble.n	800b4f4 <_svfprintf_r+0x1374>
 800b4e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4ea:	f001 f96d 	bl	800c7c8 <__ssprint_r>
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	d125      	bne.n	800b53e <_svfprintf_r+0x13be>
 800b4f2:	a92f      	add	r1, sp, #188	; 0xbc
 800b4f4:	000c      	movs	r4, r1
 800b4f6:	3d10      	subs	r5, #16
 800b4f8:	e7dd      	b.n	800b4b6 <_svfprintf_r+0x1336>
 800b4fa:	9808      	ldr	r0, [sp, #32]
 800b4fc:	912e      	str	r1, [sp, #184]	; 0xb8
 800b4fe:	c705      	stmia	r7!, {r0, r2}
 800b500:	932d      	str	r3, [sp, #180]	; 0xb4
 800b502:	e7e6      	b.n	800b4d2 <_svfprintf_r+0x1352>
 800b504:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b506:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b508:	2510      	movs	r5, #16
 800b50a:	1a9c      	subs	r4, r3, r2
 800b50c:	2c00      	cmp	r4, #0
 800b50e:	dc00      	bgt.n	800b512 <_svfprintf_r+0x1392>
 800b510:	e567      	b.n	800afe2 <_svfprintf_r+0xe62>
 800b512:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b514:	493a      	ldr	r1, [pc, #232]	; (800b600 <_svfprintf_r+0x1480>)
 800b516:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b518:	3301      	adds	r3, #1
 800b51a:	6039      	str	r1, [r7, #0]
 800b51c:	2c10      	cmp	r4, #16
 800b51e:	dc19      	bgt.n	800b554 <_svfprintf_r+0x13d4>
 800b520:	607c      	str	r4, [r7, #4]
 800b522:	18a4      	adds	r4, r4, r2
 800b524:	942e      	str	r4, [sp, #184]	; 0xb8
 800b526:	932d      	str	r3, [sp, #180]	; 0xb4
 800b528:	2b07      	cmp	r3, #7
 800b52a:	dc00      	bgt.n	800b52e <_svfprintf_r+0x13ae>
 800b52c:	e559      	b.n	800afe2 <_svfprintf_r+0xe62>
 800b52e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b530:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b532:	aa2c      	add	r2, sp, #176	; 0xb0
 800b534:	f001 f948 	bl	800c7c8 <__ssprint_r>
 800b538:	2800      	cmp	r0, #0
 800b53a:	d100      	bne.n	800b53e <_svfprintf_r+0x13be>
 800b53c:	e551      	b.n	800afe2 <_svfprintf_r+0xe62>
 800b53e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b540:	2b00      	cmp	r3, #0
 800b542:	d101      	bne.n	800b548 <_svfprintf_r+0x13c8>
 800b544:	f7ff f845 	bl	800a5d2 <_svfprintf_r+0x452>
 800b548:	0019      	movs	r1, r3
 800b54a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b54c:	f7fd ffd8 	bl	8009500 <_free_r>
 800b550:	f7ff f83f 	bl	800a5d2 <_svfprintf_r+0x452>
 800b554:	3210      	adds	r2, #16
 800b556:	607d      	str	r5, [r7, #4]
 800b558:	922e      	str	r2, [sp, #184]	; 0xb8
 800b55a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b55c:	3708      	adds	r7, #8
 800b55e:	2b07      	cmp	r3, #7
 800b560:	dd07      	ble.n	800b572 <_svfprintf_r+0x13f2>
 800b562:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b564:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b566:	aa2c      	add	r2, sp, #176	; 0xb0
 800b568:	f001 f92e 	bl	800c7c8 <__ssprint_r>
 800b56c:	2800      	cmp	r0, #0
 800b56e:	d1e6      	bne.n	800b53e <_svfprintf_r+0x13be>
 800b570:	af2f      	add	r7, sp, #188	; 0xbc
 800b572:	3c10      	subs	r4, #16
 800b574:	e7cd      	b.n	800b512 <_svfprintf_r+0x1392>
 800b576:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b578:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b57a:	f7fd ffc1 	bl	8009500 <_free_r>
 800b57e:	e549      	b.n	800b014 <_svfprintf_r+0xe94>
 800b580:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b582:	2b00      	cmp	r3, #0
 800b584:	d101      	bne.n	800b58a <_svfprintf_r+0x140a>
 800b586:	f7ff f824 	bl	800a5d2 <_svfprintf_r+0x452>
 800b58a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b58c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b58e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b590:	f001 f91a 	bl	800c7c8 <__ssprint_r>
 800b594:	f7ff f81d 	bl	800a5d2 <_svfprintf_r+0x452>
 800b598:	0034      	movs	r4, r6
 800b59a:	2a00      	cmp	r2, #0
 800b59c:	d101      	bne.n	800b5a2 <_svfprintf_r+0x1422>
 800b59e:	f7fe ff8c 	bl	800a4ba <_svfprintf_r+0x33a>
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d101      	bne.n	800b5aa <_svfprintf_r+0x142a>
 800b5a6:	f7ff fc01 	bl	800adac <_svfprintf_r+0xc2c>
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	d100      	bne.n	800b5b0 <_svfprintf_r+0x1430>
 800b5ae:	e459      	b.n	800ae64 <_svfprintf_r+0xce4>
 800b5b0:	2507      	movs	r5, #7
 800b5b2:	ab58      	add	r3, sp, #352	; 0x160
 800b5b4:	9308      	str	r3, [sp, #32]
 800b5b6:	9a08      	ldr	r2, [sp, #32]
 800b5b8:	0013      	movs	r3, r2
 800b5ba:	3b01      	subs	r3, #1
 800b5bc:	9308      	str	r3, [sp, #32]
 800b5be:	9b06      	ldr	r3, [sp, #24]
 800b5c0:	9908      	ldr	r1, [sp, #32]
 800b5c2:	402b      	ands	r3, r5
 800b5c4:	3330      	adds	r3, #48	; 0x30
 800b5c6:	700b      	strb	r3, [r1, #0]
 800b5c8:	9907      	ldr	r1, [sp, #28]
 800b5ca:	074e      	lsls	r6, r1, #29
 800b5cc:	9906      	ldr	r1, [sp, #24]
 800b5ce:	08c8      	lsrs	r0, r1, #3
 800b5d0:	9907      	ldr	r1, [sp, #28]
 800b5d2:	4306      	orrs	r6, r0
 800b5d4:	08c9      	lsrs	r1, r1, #3
 800b5d6:	9107      	str	r1, [sp, #28]
 800b5d8:	0031      	movs	r1, r6
 800b5da:	9807      	ldr	r0, [sp, #28]
 800b5dc:	9606      	str	r6, [sp, #24]
 800b5de:	4301      	orrs	r1, r0
 800b5e0:	d1e9      	bne.n	800b5b6 <_svfprintf_r+0x1436>
 800b5e2:	07e1      	lsls	r1, r4, #31
 800b5e4:	d400      	bmi.n	800b5e8 <_svfprintf_r+0x1468>
 800b5e6:	e42a      	b.n	800ae3e <_svfprintf_r+0xcbe>
 800b5e8:	2b30      	cmp	r3, #48	; 0x30
 800b5ea:	d100      	bne.n	800b5ee <_svfprintf_r+0x146e>
 800b5ec:	e427      	b.n	800ae3e <_svfprintf_r+0xcbe>
 800b5ee:	2130      	movs	r1, #48	; 0x30
 800b5f0:	9b08      	ldr	r3, [sp, #32]
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	7019      	strb	r1, [r3, #0]
 800b5f6:	1e93      	subs	r3, r2, #2
 800b5f8:	9308      	str	r3, [sp, #32]
 800b5fa:	e420      	b.n	800ae3e <_svfprintf_r+0xcbe>
 800b5fc:	0800fc48 	.word	0x0800fc48
 800b600:	0800fc38 	.word	0x0800fc38

0800b604 <_fclose_r>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	0005      	movs	r5, r0
 800b608:	1e0c      	subs	r4, r1, #0
 800b60a:	d102      	bne.n	800b612 <_fclose_r+0xe>
 800b60c:	2600      	movs	r6, #0
 800b60e:	0030      	movs	r0, r6
 800b610:	bd70      	pop	{r4, r5, r6, pc}
 800b612:	2800      	cmp	r0, #0
 800b614:	d004      	beq.n	800b620 <_fclose_r+0x1c>
 800b616:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d101      	bne.n	800b620 <_fclose_r+0x1c>
 800b61c:	f7fd fd9e 	bl	800915c <__sinit>
 800b620:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b622:	07db      	lsls	r3, r3, #31
 800b624:	d405      	bmi.n	800b632 <_fclose_r+0x2e>
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	059b      	lsls	r3, r3, #22
 800b62a:	d402      	bmi.n	800b632 <_fclose_r+0x2e>
 800b62c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b62e:	f7fd fef3 	bl	8009418 <__retarget_lock_acquire_recursive>
 800b632:	220c      	movs	r2, #12
 800b634:	5ea3      	ldrsh	r3, [r4, r2]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d109      	bne.n	800b64e <_fclose_r+0x4a>
 800b63a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b63c:	3301      	adds	r3, #1
 800b63e:	0016      	movs	r6, r2
 800b640:	401e      	ands	r6, r3
 800b642:	421a      	tst	r2, r3
 800b644:	d1e2      	bne.n	800b60c <_fclose_r+0x8>
 800b646:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b648:	f7fd fee7 	bl	800941a <__retarget_lock_release_recursive>
 800b64c:	e7df      	b.n	800b60e <_fclose_r+0xa>
 800b64e:	0021      	movs	r1, r4
 800b650:	0028      	movs	r0, r5
 800b652:	f000 f837 	bl	800b6c4 <__sflush_r>
 800b656:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b658:	0006      	movs	r6, r0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d006      	beq.n	800b66c <_fclose_r+0x68>
 800b65e:	0028      	movs	r0, r5
 800b660:	69e1      	ldr	r1, [r4, #28]
 800b662:	4798      	blx	r3
 800b664:	2800      	cmp	r0, #0
 800b666:	da01      	bge.n	800b66c <_fclose_r+0x68>
 800b668:	2601      	movs	r6, #1
 800b66a:	4276      	negs	r6, r6
 800b66c:	89a3      	ldrh	r3, [r4, #12]
 800b66e:	061b      	lsls	r3, r3, #24
 800b670:	d503      	bpl.n	800b67a <_fclose_r+0x76>
 800b672:	0028      	movs	r0, r5
 800b674:	6921      	ldr	r1, [r4, #16]
 800b676:	f7fd ff43 	bl	8009500 <_free_r>
 800b67a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b67c:	2900      	cmp	r1, #0
 800b67e:	d008      	beq.n	800b692 <_fclose_r+0x8e>
 800b680:	0023      	movs	r3, r4
 800b682:	3340      	adds	r3, #64	; 0x40
 800b684:	4299      	cmp	r1, r3
 800b686:	d002      	beq.n	800b68e <_fclose_r+0x8a>
 800b688:	0028      	movs	r0, r5
 800b68a:	f7fd ff39 	bl	8009500 <_free_r>
 800b68e:	2300      	movs	r3, #0
 800b690:	6323      	str	r3, [r4, #48]	; 0x30
 800b692:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b694:	2900      	cmp	r1, #0
 800b696:	d004      	beq.n	800b6a2 <_fclose_r+0x9e>
 800b698:	0028      	movs	r0, r5
 800b69a:	f7fd ff31 	bl	8009500 <_free_r>
 800b69e:	2300      	movs	r3, #0
 800b6a0:	6463      	str	r3, [r4, #68]	; 0x44
 800b6a2:	f7fd fd4b 	bl	800913c <__sfp_lock_acquire>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	81a3      	strh	r3, [r4, #12]
 800b6aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6ac:	07db      	lsls	r3, r3, #31
 800b6ae:	d402      	bmi.n	800b6b6 <_fclose_r+0xb2>
 800b6b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6b2:	f7fd feb2 	bl	800941a <__retarget_lock_release_recursive>
 800b6b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6b8:	f7fd fead 	bl	8009416 <__retarget_lock_close_recursive>
 800b6bc:	f7fd fd46 	bl	800914c <__sfp_lock_release>
 800b6c0:	e7a5      	b.n	800b60e <_fclose_r+0xa>
	...

0800b6c4 <__sflush_r>:
 800b6c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6c6:	230c      	movs	r3, #12
 800b6c8:	5eca      	ldrsh	r2, [r1, r3]
 800b6ca:	000c      	movs	r4, r1
 800b6cc:	0005      	movs	r5, r0
 800b6ce:	b291      	uxth	r1, r2
 800b6d0:	0713      	lsls	r3, r2, #28
 800b6d2:	d464      	bmi.n	800b79e <__sflush_r+0xda>
 800b6d4:	2380      	movs	r3, #128	; 0x80
 800b6d6:	011b      	lsls	r3, r3, #4
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	6862      	ldr	r2, [r4, #4]
 800b6dc:	81a3      	strh	r3, [r4, #12]
 800b6de:	2a00      	cmp	r2, #0
 800b6e0:	dc04      	bgt.n	800b6ec <__sflush_r+0x28>
 800b6e2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b6e4:	2a00      	cmp	r2, #0
 800b6e6:	dc01      	bgt.n	800b6ec <__sflush_r+0x28>
 800b6e8:	2000      	movs	r0, #0
 800b6ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b6ee:	2f00      	cmp	r7, #0
 800b6f0:	d0fa      	beq.n	800b6e8 <__sflush_r+0x24>
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	2080      	movs	r0, #128	; 0x80
 800b6f6:	682e      	ldr	r6, [r5, #0]
 800b6f8:	602a      	str	r2, [r5, #0]
 800b6fa:	001a      	movs	r2, r3
 800b6fc:	0140      	lsls	r0, r0, #5
 800b6fe:	69e1      	ldr	r1, [r4, #28]
 800b700:	4002      	ands	r2, r0
 800b702:	4203      	tst	r3, r0
 800b704:	d038      	beq.n	800b778 <__sflush_r+0xb4>
 800b706:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	075b      	lsls	r3, r3, #29
 800b70c:	d506      	bpl.n	800b71c <__sflush_r+0x58>
 800b70e:	6863      	ldr	r3, [r4, #4]
 800b710:	1ac0      	subs	r0, r0, r3
 800b712:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b714:	2b00      	cmp	r3, #0
 800b716:	d001      	beq.n	800b71c <__sflush_r+0x58>
 800b718:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b71a:	1ac0      	subs	r0, r0, r3
 800b71c:	0002      	movs	r2, r0
 800b71e:	2300      	movs	r3, #0
 800b720:	0028      	movs	r0, r5
 800b722:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b724:	69e1      	ldr	r1, [r4, #28]
 800b726:	47b8      	blx	r7
 800b728:	89a2      	ldrh	r2, [r4, #12]
 800b72a:	1c43      	adds	r3, r0, #1
 800b72c:	d106      	bne.n	800b73c <__sflush_r+0x78>
 800b72e:	6829      	ldr	r1, [r5, #0]
 800b730:	291d      	cmp	r1, #29
 800b732:	d830      	bhi.n	800b796 <__sflush_r+0xd2>
 800b734:	4b2c      	ldr	r3, [pc, #176]	; (800b7e8 <__sflush_r+0x124>)
 800b736:	410b      	asrs	r3, r1
 800b738:	07db      	lsls	r3, r3, #31
 800b73a:	d42c      	bmi.n	800b796 <__sflush_r+0xd2>
 800b73c:	4b2b      	ldr	r3, [pc, #172]	; (800b7ec <__sflush_r+0x128>)
 800b73e:	4013      	ands	r3, r2
 800b740:	2200      	movs	r2, #0
 800b742:	6062      	str	r2, [r4, #4]
 800b744:	6922      	ldr	r2, [r4, #16]
 800b746:	b21b      	sxth	r3, r3
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	6022      	str	r2, [r4, #0]
 800b74c:	04db      	lsls	r3, r3, #19
 800b74e:	d505      	bpl.n	800b75c <__sflush_r+0x98>
 800b750:	1c43      	adds	r3, r0, #1
 800b752:	d102      	bne.n	800b75a <__sflush_r+0x96>
 800b754:	682b      	ldr	r3, [r5, #0]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d100      	bne.n	800b75c <__sflush_r+0x98>
 800b75a:	6520      	str	r0, [r4, #80]	; 0x50
 800b75c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b75e:	602e      	str	r6, [r5, #0]
 800b760:	2900      	cmp	r1, #0
 800b762:	d0c1      	beq.n	800b6e8 <__sflush_r+0x24>
 800b764:	0023      	movs	r3, r4
 800b766:	3340      	adds	r3, #64	; 0x40
 800b768:	4299      	cmp	r1, r3
 800b76a:	d002      	beq.n	800b772 <__sflush_r+0xae>
 800b76c:	0028      	movs	r0, r5
 800b76e:	f7fd fec7 	bl	8009500 <_free_r>
 800b772:	2000      	movs	r0, #0
 800b774:	6320      	str	r0, [r4, #48]	; 0x30
 800b776:	e7b8      	b.n	800b6ea <__sflush_r+0x26>
 800b778:	2301      	movs	r3, #1
 800b77a:	0028      	movs	r0, r5
 800b77c:	47b8      	blx	r7
 800b77e:	1c43      	adds	r3, r0, #1
 800b780:	d1c2      	bne.n	800b708 <__sflush_r+0x44>
 800b782:	682b      	ldr	r3, [r5, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d0bf      	beq.n	800b708 <__sflush_r+0x44>
 800b788:	2b1d      	cmp	r3, #29
 800b78a:	d001      	beq.n	800b790 <__sflush_r+0xcc>
 800b78c:	2b16      	cmp	r3, #22
 800b78e:	d101      	bne.n	800b794 <__sflush_r+0xd0>
 800b790:	602e      	str	r6, [r5, #0]
 800b792:	e7a9      	b.n	800b6e8 <__sflush_r+0x24>
 800b794:	89a2      	ldrh	r2, [r4, #12]
 800b796:	2340      	movs	r3, #64	; 0x40
 800b798:	4313      	orrs	r3, r2
 800b79a:	81a3      	strh	r3, [r4, #12]
 800b79c:	e7a5      	b.n	800b6ea <__sflush_r+0x26>
 800b79e:	6926      	ldr	r6, [r4, #16]
 800b7a0:	2e00      	cmp	r6, #0
 800b7a2:	d0a1      	beq.n	800b6e8 <__sflush_r+0x24>
 800b7a4:	6827      	ldr	r7, [r4, #0]
 800b7a6:	6026      	str	r6, [r4, #0]
 800b7a8:	1bbb      	subs	r3, r7, r6
 800b7aa:	9301      	str	r3, [sp, #4]
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	0789      	lsls	r1, r1, #30
 800b7b0:	d100      	bne.n	800b7b4 <__sflush_r+0xf0>
 800b7b2:	6963      	ldr	r3, [r4, #20]
 800b7b4:	60a3      	str	r3, [r4, #8]
 800b7b6:	9b01      	ldr	r3, [sp, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	dc00      	bgt.n	800b7be <__sflush_r+0xfa>
 800b7bc:	e794      	b.n	800b6e8 <__sflush_r+0x24>
 800b7be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7c0:	0032      	movs	r2, r6
 800b7c2:	001f      	movs	r7, r3
 800b7c4:	0028      	movs	r0, r5
 800b7c6:	9b01      	ldr	r3, [sp, #4]
 800b7c8:	69e1      	ldr	r1, [r4, #28]
 800b7ca:	47b8      	blx	r7
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	dc06      	bgt.n	800b7de <__sflush_r+0x11a>
 800b7d0:	2340      	movs	r3, #64	; 0x40
 800b7d2:	2001      	movs	r0, #1
 800b7d4:	89a2      	ldrh	r2, [r4, #12]
 800b7d6:	4240      	negs	r0, r0
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	81a3      	strh	r3, [r4, #12]
 800b7dc:	e785      	b.n	800b6ea <__sflush_r+0x26>
 800b7de:	9b01      	ldr	r3, [sp, #4]
 800b7e0:	1836      	adds	r6, r6, r0
 800b7e2:	1a1b      	subs	r3, r3, r0
 800b7e4:	9301      	str	r3, [sp, #4]
 800b7e6:	e7e6      	b.n	800b7b6 <__sflush_r+0xf2>
 800b7e8:	dfbffffe 	.word	0xdfbffffe
 800b7ec:	fffff7ff 	.word	0xfffff7ff

0800b7f0 <_fflush_r>:
 800b7f0:	b570      	push	{r4, r5, r6, lr}
 800b7f2:	0005      	movs	r5, r0
 800b7f4:	000c      	movs	r4, r1
 800b7f6:	2800      	cmp	r0, #0
 800b7f8:	d004      	beq.n	800b804 <_fflush_r+0x14>
 800b7fa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d101      	bne.n	800b804 <_fflush_r+0x14>
 800b800:	f7fd fcac 	bl	800915c <__sinit>
 800b804:	220c      	movs	r2, #12
 800b806:	5ea3      	ldrsh	r3, [r4, r2]
 800b808:	1e1e      	subs	r6, r3, #0
 800b80a:	d015      	beq.n	800b838 <_fflush_r+0x48>
 800b80c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b80e:	07d2      	lsls	r2, r2, #31
 800b810:	d404      	bmi.n	800b81c <_fflush_r+0x2c>
 800b812:	059b      	lsls	r3, r3, #22
 800b814:	d402      	bmi.n	800b81c <_fflush_r+0x2c>
 800b816:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b818:	f7fd fdfe 	bl	8009418 <__retarget_lock_acquire_recursive>
 800b81c:	0021      	movs	r1, r4
 800b81e:	0028      	movs	r0, r5
 800b820:	f7ff ff50 	bl	800b6c4 <__sflush_r>
 800b824:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b826:	0006      	movs	r6, r0
 800b828:	07db      	lsls	r3, r3, #31
 800b82a:	d405      	bmi.n	800b838 <_fflush_r+0x48>
 800b82c:	89a3      	ldrh	r3, [r4, #12]
 800b82e:	059b      	lsls	r3, r3, #22
 800b830:	d402      	bmi.n	800b838 <_fflush_r+0x48>
 800b832:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b834:	f7fd fdf1 	bl	800941a <__retarget_lock_release_recursive>
 800b838:	0030      	movs	r0, r6
 800b83a:	bd70      	pop	{r4, r5, r6, pc}

0800b83c <strncpy>:
 800b83c:	0003      	movs	r3, r0
 800b83e:	b530      	push	{r4, r5, lr}
 800b840:	001d      	movs	r5, r3
 800b842:	2a00      	cmp	r2, #0
 800b844:	d006      	beq.n	800b854 <strncpy+0x18>
 800b846:	780c      	ldrb	r4, [r1, #0]
 800b848:	3a01      	subs	r2, #1
 800b84a:	3301      	adds	r3, #1
 800b84c:	702c      	strb	r4, [r5, #0]
 800b84e:	3101      	adds	r1, #1
 800b850:	2c00      	cmp	r4, #0
 800b852:	d1f5      	bne.n	800b840 <strncpy+0x4>
 800b854:	2100      	movs	r1, #0
 800b856:	189a      	adds	r2, r3, r2
 800b858:	4293      	cmp	r3, r2
 800b85a:	d100      	bne.n	800b85e <strncpy+0x22>
 800b85c:	bd30      	pop	{r4, r5, pc}
 800b85e:	7019      	strb	r1, [r3, #0]
 800b860:	3301      	adds	r3, #1
 800b862:	e7f9      	b.n	800b858 <strncpy+0x1c>

0800b864 <_localeconv_r>:
 800b864:	4800      	ldr	r0, [pc, #0]	; (800b868 <_localeconv_r+0x4>)
 800b866:	4770      	bx	lr
 800b868:	2000011c 	.word	0x2000011c

0800b86c <_sbrk_r>:
 800b86c:	2300      	movs	r3, #0
 800b86e:	b570      	push	{r4, r5, r6, lr}
 800b870:	4d06      	ldr	r5, [pc, #24]	; (800b88c <_sbrk_r+0x20>)
 800b872:	0004      	movs	r4, r0
 800b874:	0008      	movs	r0, r1
 800b876:	602b      	str	r3, [r5, #0]
 800b878:	f7f7 ffbc 	bl	80037f4 <_sbrk>
 800b87c:	1c43      	adds	r3, r0, #1
 800b87e:	d103      	bne.n	800b888 <_sbrk_r+0x1c>
 800b880:	682b      	ldr	r3, [r5, #0]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d000      	beq.n	800b888 <_sbrk_r+0x1c>
 800b886:	6023      	str	r3, [r4, #0]
 800b888:	bd70      	pop	{r4, r5, r6, pc}
 800b88a:	46c0      	nop			; (mov r8, r8)
 800b88c:	20000c28 	.word	0x20000c28

0800b890 <__libc_fini_array>:
 800b890:	b570      	push	{r4, r5, r6, lr}
 800b892:	4c07      	ldr	r4, [pc, #28]	; (800b8b0 <__libc_fini_array+0x20>)
 800b894:	4d07      	ldr	r5, [pc, #28]	; (800b8b4 <__libc_fini_array+0x24>)
 800b896:	1b64      	subs	r4, r4, r5
 800b898:	10a4      	asrs	r4, r4, #2
 800b89a:	2c00      	cmp	r4, #0
 800b89c:	d102      	bne.n	800b8a4 <__libc_fini_array+0x14>
 800b89e:	f002 fa93 	bl	800ddc8 <_fini>
 800b8a2:	bd70      	pop	{r4, r5, r6, pc}
 800b8a4:	3c01      	subs	r4, #1
 800b8a6:	00a3      	lsls	r3, r4, #2
 800b8a8:	58eb      	ldr	r3, [r5, r3]
 800b8aa:	4798      	blx	r3
 800b8ac:	e7f5      	b.n	800b89a <__libc_fini_array+0xa>
 800b8ae:	46c0      	nop			; (mov r8, r8)
 800b8b0:	0800fd30 	.word	0x0800fd30
 800b8b4:	0800fd2c 	.word	0x0800fd2c

0800b8b8 <sysconf>:
 800b8b8:	2380      	movs	r3, #128	; 0x80
 800b8ba:	b510      	push	{r4, lr}
 800b8bc:	2808      	cmp	r0, #8
 800b8be:	d004      	beq.n	800b8ca <sysconf+0x12>
 800b8c0:	f7fd fd7e 	bl	80093c0 <__errno>
 800b8c4:	2316      	movs	r3, #22
 800b8c6:	6003      	str	r3, [r0, #0]
 800b8c8:	3b17      	subs	r3, #23
 800b8ca:	0018      	movs	r0, r3
 800b8cc:	bd10      	pop	{r4, pc}

0800b8ce <memchr>:
 800b8ce:	b2c9      	uxtb	r1, r1
 800b8d0:	1882      	adds	r2, r0, r2
 800b8d2:	4290      	cmp	r0, r2
 800b8d4:	d101      	bne.n	800b8da <memchr+0xc>
 800b8d6:	2000      	movs	r0, #0
 800b8d8:	4770      	bx	lr
 800b8da:	7803      	ldrb	r3, [r0, #0]
 800b8dc:	428b      	cmp	r3, r1
 800b8de:	d0fb      	beq.n	800b8d8 <memchr+0xa>
 800b8e0:	3001      	adds	r0, #1
 800b8e2:	e7f6      	b.n	800b8d2 <memchr+0x4>

0800b8e4 <frexp>:
 800b8e4:	b570      	push	{r4, r5, r6, lr}
 800b8e6:	0014      	movs	r4, r2
 800b8e8:	2500      	movs	r5, #0
 800b8ea:	6025      	str	r5, [r4, #0]
 800b8ec:	4d10      	ldr	r5, [pc, #64]	; (800b930 <frexp+0x4c>)
 800b8ee:	004b      	lsls	r3, r1, #1
 800b8f0:	000a      	movs	r2, r1
 800b8f2:	085b      	lsrs	r3, r3, #1
 800b8f4:	42ab      	cmp	r3, r5
 800b8f6:	dc1a      	bgt.n	800b92e <frexp+0x4a>
 800b8f8:	001d      	movs	r5, r3
 800b8fa:	4305      	orrs	r5, r0
 800b8fc:	d017      	beq.n	800b92e <frexp+0x4a>
 800b8fe:	4d0d      	ldr	r5, [pc, #52]	; (800b934 <frexp+0x50>)
 800b900:	4229      	tst	r1, r5
 800b902:	d109      	bne.n	800b918 <frexp+0x34>
 800b904:	2200      	movs	r2, #0
 800b906:	4b0c      	ldr	r3, [pc, #48]	; (800b938 <frexp+0x54>)
 800b908:	f7f5 ffac 	bl	8001864 <__aeabi_dmul>
 800b90c:	2536      	movs	r5, #54	; 0x36
 800b90e:	000a      	movs	r2, r1
 800b910:	004b      	lsls	r3, r1, #1
 800b912:	426d      	negs	r5, r5
 800b914:	085b      	lsrs	r3, r3, #1
 800b916:	6025      	str	r5, [r4, #0]
 800b918:	4d08      	ldr	r5, [pc, #32]	; (800b93c <frexp+0x58>)
 800b91a:	151b      	asrs	r3, r3, #20
 800b91c:	195b      	adds	r3, r3, r5
 800b91e:	6825      	ldr	r5, [r4, #0]
 800b920:	18eb      	adds	r3, r5, r3
 800b922:	6023      	str	r3, [r4, #0]
 800b924:	4b06      	ldr	r3, [pc, #24]	; (800b940 <frexp+0x5c>)
 800b926:	401a      	ands	r2, r3
 800b928:	4b06      	ldr	r3, [pc, #24]	; (800b944 <frexp+0x60>)
 800b92a:	4313      	orrs	r3, r2
 800b92c:	0019      	movs	r1, r3
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
 800b930:	7fefffff 	.word	0x7fefffff
 800b934:	7ff00000 	.word	0x7ff00000
 800b938:	43500000 	.word	0x43500000
 800b93c:	fffffc02 	.word	0xfffffc02
 800b940:	800fffff 	.word	0x800fffff
 800b944:	3fe00000 	.word	0x3fe00000

0800b948 <__register_exitproc>:
 800b948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b94a:	4f1c      	ldr	r7, [pc, #112]	; (800b9bc <__register_exitproc+0x74>)
 800b94c:	0004      	movs	r4, r0
 800b94e:	6838      	ldr	r0, [r7, #0]
 800b950:	0016      	movs	r6, r2
 800b952:	9301      	str	r3, [sp, #4]
 800b954:	9100      	str	r1, [sp, #0]
 800b956:	f7fd fd5f 	bl	8009418 <__retarget_lock_acquire_recursive>
 800b95a:	4a19      	ldr	r2, [pc, #100]	; (800b9c0 <__register_exitproc+0x78>)
 800b95c:	6813      	ldr	r3, [r2, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d101      	bne.n	800b966 <__register_exitproc+0x1e>
 800b962:	4b18      	ldr	r3, [pc, #96]	; (800b9c4 <__register_exitproc+0x7c>)
 800b964:	6013      	str	r3, [r2, #0]
 800b966:	685a      	ldr	r2, [r3, #4]
 800b968:	6838      	ldr	r0, [r7, #0]
 800b96a:	2a1f      	cmp	r2, #31
 800b96c:	dd04      	ble.n	800b978 <__register_exitproc+0x30>
 800b96e:	f7fd fd54 	bl	800941a <__retarget_lock_release_recursive>
 800b972:	2001      	movs	r0, #1
 800b974:	4240      	negs	r0, r0
 800b976:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b978:	2c00      	cmp	r4, #0
 800b97a:	d014      	beq.n	800b9a6 <__register_exitproc+0x5e>
 800b97c:	0091      	lsls	r1, r2, #2
 800b97e:	1859      	adds	r1, r3, r1
 800b980:	000f      	movs	r7, r1
 800b982:	3788      	adds	r7, #136	; 0x88
 800b984:	603e      	str	r6, [r7, #0]
 800b986:	2701      	movs	r7, #1
 800b988:	001e      	movs	r6, r3
 800b98a:	4097      	lsls	r7, r2
 800b98c:	3685      	adds	r6, #133	; 0x85
 800b98e:	36ff      	adds	r6, #255	; 0xff
 800b990:	6875      	ldr	r5, [r6, #4]
 800b992:	31fc      	adds	r1, #252	; 0xfc
 800b994:	433d      	orrs	r5, r7
 800b996:	6075      	str	r5, [r6, #4]
 800b998:	9d01      	ldr	r5, [sp, #4]
 800b99a:	60cd      	str	r5, [r1, #12]
 800b99c:	2c02      	cmp	r4, #2
 800b99e:	d102      	bne.n	800b9a6 <__register_exitproc+0x5e>
 800b9a0:	68b1      	ldr	r1, [r6, #8]
 800b9a2:	4339      	orrs	r1, r7
 800b9a4:	60b1      	str	r1, [r6, #8]
 800b9a6:	1c51      	adds	r1, r2, #1
 800b9a8:	6059      	str	r1, [r3, #4]
 800b9aa:	3202      	adds	r2, #2
 800b9ac:	9900      	ldr	r1, [sp, #0]
 800b9ae:	0092      	lsls	r2, r2, #2
 800b9b0:	50d1      	str	r1, [r2, r3]
 800b9b2:	f7fd fd32 	bl	800941a <__retarget_lock_release_recursive>
 800b9b6:	2000      	movs	r0, #0
 800b9b8:	e7dd      	b.n	800b976 <__register_exitproc+0x2e>
 800b9ba:	46c0      	nop			; (mov r8, r8)
 800b9bc:	200002bc 	.word	0x200002bc
 800b9c0:	20000c30 	.word	0x20000c30
 800b9c4:	20000c68 	.word	0x20000c68

0800b9c8 <__assert_func>:
 800b9c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b9ca:	0014      	movs	r4, r2
 800b9cc:	001a      	movs	r2, r3
 800b9ce:	4b09      	ldr	r3, [pc, #36]	; (800b9f4 <__assert_func+0x2c>)
 800b9d0:	0005      	movs	r5, r0
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	000e      	movs	r6, r1
 800b9d6:	68d8      	ldr	r0, [r3, #12]
 800b9d8:	4b07      	ldr	r3, [pc, #28]	; (800b9f8 <__assert_func+0x30>)
 800b9da:	2c00      	cmp	r4, #0
 800b9dc:	d101      	bne.n	800b9e2 <__assert_func+0x1a>
 800b9de:	4b07      	ldr	r3, [pc, #28]	; (800b9fc <__assert_func+0x34>)
 800b9e0:	001c      	movs	r4, r3
 800b9e2:	4907      	ldr	r1, [pc, #28]	; (800ba00 <__assert_func+0x38>)
 800b9e4:	9301      	str	r3, [sp, #4]
 800b9e6:	9402      	str	r4, [sp, #8]
 800b9e8:	002b      	movs	r3, r5
 800b9ea:	9600      	str	r6, [sp, #0]
 800b9ec:	f000 fedc 	bl	800c7a8 <fiprintf>
 800b9f0:	f001 fef0 	bl	800d7d4 <abort>
 800b9f4:	200002b8 	.word	0x200002b8
 800b9f8:	0800fc58 	.word	0x0800fc58
 800b9fc:	0800fc93 	.word	0x0800fc93
 800ba00:	0800fc65 	.word	0x0800fc65

0800ba04 <_calloc_r>:
 800ba04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba06:	2400      	movs	r4, #0
 800ba08:	0c0b      	lsrs	r3, r1, #16
 800ba0a:	0c16      	lsrs	r6, r2, #16
 800ba0c:	42a3      	cmp	r3, r4
 800ba0e:	d133      	bne.n	800ba78 <_calloc_r+0x74>
 800ba10:	42a6      	cmp	r6, r4
 800ba12:	d121      	bne.n	800ba58 <_calloc_r+0x54>
 800ba14:	b28b      	uxth	r3, r1
 800ba16:	b291      	uxth	r1, r2
 800ba18:	4359      	muls	r1, r3
 800ba1a:	f7fd fe23 	bl	8009664 <_malloc_r>
 800ba1e:	1e05      	subs	r5, r0, #0
 800ba20:	d033      	beq.n	800ba8a <_calloc_r+0x86>
 800ba22:	0003      	movs	r3, r0
 800ba24:	3b08      	subs	r3, #8
 800ba26:	685a      	ldr	r2, [r3, #4]
 800ba28:	2303      	movs	r3, #3
 800ba2a:	439a      	bics	r2, r3
 800ba2c:	3a04      	subs	r2, #4
 800ba2e:	2a24      	cmp	r2, #36	; 0x24
 800ba30:	d832      	bhi.n	800ba98 <_calloc_r+0x94>
 800ba32:	0003      	movs	r3, r0
 800ba34:	2a13      	cmp	r2, #19
 800ba36:	d90a      	bls.n	800ba4e <_calloc_r+0x4a>
 800ba38:	6004      	str	r4, [r0, #0]
 800ba3a:	6044      	str	r4, [r0, #4]
 800ba3c:	3308      	adds	r3, #8
 800ba3e:	2a1b      	cmp	r2, #27
 800ba40:	d905      	bls.n	800ba4e <_calloc_r+0x4a>
 800ba42:	6084      	str	r4, [r0, #8]
 800ba44:	60c4      	str	r4, [r0, #12]
 800ba46:	2a24      	cmp	r2, #36	; 0x24
 800ba48:	d021      	beq.n	800ba8e <_calloc_r+0x8a>
 800ba4a:	0003      	movs	r3, r0
 800ba4c:	3310      	adds	r3, #16
 800ba4e:	2200      	movs	r2, #0
 800ba50:	601a      	str	r2, [r3, #0]
 800ba52:	605a      	str	r2, [r3, #4]
 800ba54:	609a      	str	r2, [r3, #8]
 800ba56:	e018      	b.n	800ba8a <_calloc_r+0x86>
 800ba58:	1c33      	adds	r3, r6, #0
 800ba5a:	1c0d      	adds	r5, r1, #0
 800ba5c:	b289      	uxth	r1, r1
 800ba5e:	b292      	uxth	r2, r2
 800ba60:	434a      	muls	r2, r1
 800ba62:	b2ad      	uxth	r5, r5
 800ba64:	b299      	uxth	r1, r3
 800ba66:	4369      	muls	r1, r5
 800ba68:	0c13      	lsrs	r3, r2, #16
 800ba6a:	18c9      	adds	r1, r1, r3
 800ba6c:	0c0b      	lsrs	r3, r1, #16
 800ba6e:	d107      	bne.n	800ba80 <_calloc_r+0x7c>
 800ba70:	0409      	lsls	r1, r1, #16
 800ba72:	b292      	uxth	r2, r2
 800ba74:	4311      	orrs	r1, r2
 800ba76:	e7d0      	b.n	800ba1a <_calloc_r+0x16>
 800ba78:	2e00      	cmp	r6, #0
 800ba7a:	d101      	bne.n	800ba80 <_calloc_r+0x7c>
 800ba7c:	1c15      	adds	r5, r2, #0
 800ba7e:	e7ed      	b.n	800ba5c <_calloc_r+0x58>
 800ba80:	f7fd fc9e 	bl	80093c0 <__errno>
 800ba84:	230c      	movs	r3, #12
 800ba86:	2500      	movs	r5, #0
 800ba88:	6003      	str	r3, [r0, #0]
 800ba8a:	0028      	movs	r0, r5
 800ba8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba8e:	0003      	movs	r3, r0
 800ba90:	6104      	str	r4, [r0, #16]
 800ba92:	3318      	adds	r3, #24
 800ba94:	6144      	str	r4, [r0, #20]
 800ba96:	e7da      	b.n	800ba4e <_calloc_r+0x4a>
 800ba98:	2100      	movs	r1, #0
 800ba9a:	f7fd fc33 	bl	8009304 <memset>
 800ba9e:	e7f4      	b.n	800ba8a <_calloc_r+0x86>

0800baa0 <quorem>:
 800baa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800baa2:	6902      	ldr	r2, [r0, #16]
 800baa4:	690b      	ldr	r3, [r1, #16]
 800baa6:	b089      	sub	sp, #36	; 0x24
 800baa8:	0007      	movs	r7, r0
 800baaa:	9104      	str	r1, [sp, #16]
 800baac:	2000      	movs	r0, #0
 800baae:	429a      	cmp	r2, r3
 800bab0:	db69      	blt.n	800bb86 <quorem+0xe6>
 800bab2:	3b01      	subs	r3, #1
 800bab4:	009c      	lsls	r4, r3, #2
 800bab6:	9301      	str	r3, [sp, #4]
 800bab8:	000b      	movs	r3, r1
 800baba:	3314      	adds	r3, #20
 800babc:	9306      	str	r3, [sp, #24]
 800babe:	191b      	adds	r3, r3, r4
 800bac0:	9305      	str	r3, [sp, #20]
 800bac2:	003b      	movs	r3, r7
 800bac4:	3314      	adds	r3, #20
 800bac6:	9303      	str	r3, [sp, #12]
 800bac8:	191c      	adds	r4, r3, r4
 800baca:	9b05      	ldr	r3, [sp, #20]
 800bacc:	6826      	ldr	r6, [r4, #0]
 800bace:	681d      	ldr	r5, [r3, #0]
 800bad0:	0030      	movs	r0, r6
 800bad2:	3501      	adds	r5, #1
 800bad4:	0029      	movs	r1, r5
 800bad6:	f7f4 fb31 	bl	800013c <__udivsi3>
 800bada:	9002      	str	r0, [sp, #8]
 800badc:	42ae      	cmp	r6, r5
 800bade:	d329      	bcc.n	800bb34 <quorem+0x94>
 800bae0:	9b06      	ldr	r3, [sp, #24]
 800bae2:	2600      	movs	r6, #0
 800bae4:	469c      	mov	ip, r3
 800bae6:	9d03      	ldr	r5, [sp, #12]
 800bae8:	9606      	str	r6, [sp, #24]
 800baea:	4662      	mov	r2, ip
 800baec:	ca08      	ldmia	r2!, {r3}
 800baee:	6828      	ldr	r0, [r5, #0]
 800baf0:	4694      	mov	ip, r2
 800baf2:	9a02      	ldr	r2, [sp, #8]
 800baf4:	b299      	uxth	r1, r3
 800baf6:	4351      	muls	r1, r2
 800baf8:	0c1b      	lsrs	r3, r3, #16
 800bafa:	4353      	muls	r3, r2
 800bafc:	1989      	adds	r1, r1, r6
 800bafe:	0c0a      	lsrs	r2, r1, #16
 800bb00:	189b      	adds	r3, r3, r2
 800bb02:	9307      	str	r3, [sp, #28]
 800bb04:	0c1e      	lsrs	r6, r3, #16
 800bb06:	9b06      	ldr	r3, [sp, #24]
 800bb08:	b282      	uxth	r2, r0
 800bb0a:	18d2      	adds	r2, r2, r3
 800bb0c:	466b      	mov	r3, sp
 800bb0e:	b289      	uxth	r1, r1
 800bb10:	8b9b      	ldrh	r3, [r3, #28]
 800bb12:	1a52      	subs	r2, r2, r1
 800bb14:	0c01      	lsrs	r1, r0, #16
 800bb16:	1ac9      	subs	r1, r1, r3
 800bb18:	1413      	asrs	r3, r2, #16
 800bb1a:	18cb      	adds	r3, r1, r3
 800bb1c:	1419      	asrs	r1, r3, #16
 800bb1e:	b292      	uxth	r2, r2
 800bb20:	041b      	lsls	r3, r3, #16
 800bb22:	4313      	orrs	r3, r2
 800bb24:	c508      	stmia	r5!, {r3}
 800bb26:	9b05      	ldr	r3, [sp, #20]
 800bb28:	9106      	str	r1, [sp, #24]
 800bb2a:	4563      	cmp	r3, ip
 800bb2c:	d2dd      	bcs.n	800baea <quorem+0x4a>
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d030      	beq.n	800bb96 <quorem+0xf6>
 800bb34:	0038      	movs	r0, r7
 800bb36:	9904      	ldr	r1, [sp, #16]
 800bb38:	f7fe fa00 	bl	8009f3c <__mcmp>
 800bb3c:	2800      	cmp	r0, #0
 800bb3e:	db21      	blt.n	800bb84 <quorem+0xe4>
 800bb40:	0038      	movs	r0, r7
 800bb42:	2600      	movs	r6, #0
 800bb44:	9b02      	ldr	r3, [sp, #8]
 800bb46:	9c04      	ldr	r4, [sp, #16]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	9302      	str	r3, [sp, #8]
 800bb4c:	3014      	adds	r0, #20
 800bb4e:	3414      	adds	r4, #20
 800bb50:	6803      	ldr	r3, [r0, #0]
 800bb52:	cc02      	ldmia	r4!, {r1}
 800bb54:	b29d      	uxth	r5, r3
 800bb56:	19ad      	adds	r5, r5, r6
 800bb58:	b28a      	uxth	r2, r1
 800bb5a:	1aaa      	subs	r2, r5, r2
 800bb5c:	0c09      	lsrs	r1, r1, #16
 800bb5e:	0c1b      	lsrs	r3, r3, #16
 800bb60:	1a5b      	subs	r3, r3, r1
 800bb62:	1411      	asrs	r1, r2, #16
 800bb64:	185b      	adds	r3, r3, r1
 800bb66:	141e      	asrs	r6, r3, #16
 800bb68:	b292      	uxth	r2, r2
 800bb6a:	041b      	lsls	r3, r3, #16
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	c008      	stmia	r0!, {r3}
 800bb70:	9b05      	ldr	r3, [sp, #20]
 800bb72:	42a3      	cmp	r3, r4
 800bb74:	d2ec      	bcs.n	800bb50 <quorem+0xb0>
 800bb76:	9b01      	ldr	r3, [sp, #4]
 800bb78:	9a03      	ldr	r2, [sp, #12]
 800bb7a:	009b      	lsls	r3, r3, #2
 800bb7c:	18d3      	adds	r3, r2, r3
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	2a00      	cmp	r2, #0
 800bb82:	d015      	beq.n	800bbb0 <quorem+0x110>
 800bb84:	9802      	ldr	r0, [sp, #8]
 800bb86:	b009      	add	sp, #36	; 0x24
 800bb88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb8a:	6823      	ldr	r3, [r4, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d106      	bne.n	800bb9e <quorem+0xfe>
 800bb90:	9b01      	ldr	r3, [sp, #4]
 800bb92:	3b01      	subs	r3, #1
 800bb94:	9301      	str	r3, [sp, #4]
 800bb96:	9b03      	ldr	r3, [sp, #12]
 800bb98:	3c04      	subs	r4, #4
 800bb9a:	42a3      	cmp	r3, r4
 800bb9c:	d3f5      	bcc.n	800bb8a <quorem+0xea>
 800bb9e:	9b01      	ldr	r3, [sp, #4]
 800bba0:	613b      	str	r3, [r7, #16]
 800bba2:	e7c7      	b.n	800bb34 <quorem+0x94>
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	2a00      	cmp	r2, #0
 800bba8:	d106      	bne.n	800bbb8 <quorem+0x118>
 800bbaa:	9a01      	ldr	r2, [sp, #4]
 800bbac:	3a01      	subs	r2, #1
 800bbae:	9201      	str	r2, [sp, #4]
 800bbb0:	9a03      	ldr	r2, [sp, #12]
 800bbb2:	3b04      	subs	r3, #4
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d3f5      	bcc.n	800bba4 <quorem+0x104>
 800bbb8:	9b01      	ldr	r3, [sp, #4]
 800bbba:	613b      	str	r3, [r7, #16]
 800bbbc:	e7e2      	b.n	800bb84 <quorem+0xe4>
	...

0800bbc0 <_dtoa_r>:
 800bbc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbc2:	0014      	movs	r4, r2
 800bbc4:	001d      	movs	r5, r3
 800bbc6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800bbc8:	b09d      	sub	sp, #116	; 0x74
 800bbca:	9408      	str	r4, [sp, #32]
 800bbcc:	9509      	str	r5, [sp, #36]	; 0x24
 800bbce:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800bbd0:	9004      	str	r0, [sp, #16]
 800bbd2:	2900      	cmp	r1, #0
 800bbd4:	d009      	beq.n	800bbea <_dtoa_r+0x2a>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bbda:	4093      	lsls	r3, r2
 800bbdc:	604a      	str	r2, [r1, #4]
 800bbde:	608b      	str	r3, [r1, #8]
 800bbe0:	f7fd ff9e 	bl	8009b20 <_Bfree>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	9a04      	ldr	r2, [sp, #16]
 800bbe8:	6393      	str	r3, [r2, #56]	; 0x38
 800bbea:	2d00      	cmp	r5, #0
 800bbec:	da1e      	bge.n	800bc2c <_dtoa_r+0x6c>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	6033      	str	r3, [r6, #0]
 800bbf2:	006b      	lsls	r3, r5, #1
 800bbf4:	085b      	lsrs	r3, r3, #1
 800bbf6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbf8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bbfa:	4bb5      	ldr	r3, [pc, #724]	; (800bed0 <_dtoa_r+0x310>)
 800bbfc:	4ab4      	ldr	r2, [pc, #720]	; (800bed0 <_dtoa_r+0x310>)
 800bbfe:	403b      	ands	r3, r7
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d116      	bne.n	800bc32 <_dtoa_r+0x72>
 800bc04:	4bb3      	ldr	r3, [pc, #716]	; (800bed4 <_dtoa_r+0x314>)
 800bc06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bc08:	6013      	str	r3, [r2, #0]
 800bc0a:	033b      	lsls	r3, r7, #12
 800bc0c:	0b1b      	lsrs	r3, r3, #12
 800bc0e:	4323      	orrs	r3, r4
 800bc10:	d101      	bne.n	800bc16 <_dtoa_r+0x56>
 800bc12:	f000 fdb2 	bl	800c77a <_dtoa_r+0xbba>
 800bc16:	4bb0      	ldr	r3, [pc, #704]	; (800bed8 <_dtoa_r+0x318>)
 800bc18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bc1a:	9306      	str	r3, [sp, #24]
 800bc1c:	2a00      	cmp	r2, #0
 800bc1e:	d002      	beq.n	800bc26 <_dtoa_r+0x66>
 800bc20:	4bae      	ldr	r3, [pc, #696]	; (800bedc <_dtoa_r+0x31c>)
 800bc22:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bc24:	6013      	str	r3, [r2, #0]
 800bc26:	9806      	ldr	r0, [sp, #24]
 800bc28:	b01d      	add	sp, #116	; 0x74
 800bc2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	6033      	str	r3, [r6, #0]
 800bc30:	e7e2      	b.n	800bbf8 <_dtoa_r+0x38>
 800bc32:	9a08      	ldr	r2, [sp, #32]
 800bc34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc36:	9210      	str	r2, [sp, #64]	; 0x40
 800bc38:	9311      	str	r3, [sp, #68]	; 0x44
 800bc3a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bc3c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bc3e:	2200      	movs	r2, #0
 800bc40:	2300      	movs	r3, #0
 800bc42:	f7f4 fc01 	bl	8000448 <__aeabi_dcmpeq>
 800bc46:	1e06      	subs	r6, r0, #0
 800bc48:	d009      	beq.n	800bc5e <_dtoa_r+0x9e>
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bc4e:	6013      	str	r3, [r2, #0]
 800bc50:	4ba3      	ldr	r3, [pc, #652]	; (800bee0 <_dtoa_r+0x320>)
 800bc52:	9306      	str	r3, [sp, #24]
 800bc54:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d0e5      	beq.n	800bc26 <_dtoa_r+0x66>
 800bc5a:	4ba2      	ldr	r3, [pc, #648]	; (800bee4 <_dtoa_r+0x324>)
 800bc5c:	e7e1      	b.n	800bc22 <_dtoa_r+0x62>
 800bc5e:	ab1a      	add	r3, sp, #104	; 0x68
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	ab1b      	add	r3, sp, #108	; 0x6c
 800bc64:	9300      	str	r3, [sp, #0]
 800bc66:	9804      	ldr	r0, [sp, #16]
 800bc68:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bc6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc6c:	f7fe fa1a 	bl	800a0a4 <__d2b>
 800bc70:	007a      	lsls	r2, r7, #1
 800bc72:	9005      	str	r0, [sp, #20]
 800bc74:	0d52      	lsrs	r2, r2, #21
 800bc76:	d100      	bne.n	800bc7a <_dtoa_r+0xba>
 800bc78:	e07b      	b.n	800bd72 <_dtoa_r+0x1b2>
 800bc7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc7c:	9617      	str	r6, [sp, #92]	; 0x5c
 800bc7e:	0319      	lsls	r1, r3, #12
 800bc80:	4b99      	ldr	r3, [pc, #612]	; (800bee8 <_dtoa_r+0x328>)
 800bc82:	0b09      	lsrs	r1, r1, #12
 800bc84:	430b      	orrs	r3, r1
 800bc86:	4999      	ldr	r1, [pc, #612]	; (800beec <_dtoa_r+0x32c>)
 800bc88:	1857      	adds	r7, r2, r1
 800bc8a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bc8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bc8e:	0019      	movs	r1, r3
 800bc90:	2200      	movs	r2, #0
 800bc92:	4b97      	ldr	r3, [pc, #604]	; (800bef0 <_dtoa_r+0x330>)
 800bc94:	f7f6 f8a8 	bl	8001de8 <__aeabi_dsub>
 800bc98:	4a96      	ldr	r2, [pc, #600]	; (800bef4 <_dtoa_r+0x334>)
 800bc9a:	4b97      	ldr	r3, [pc, #604]	; (800bef8 <_dtoa_r+0x338>)
 800bc9c:	f7f5 fde2 	bl	8001864 <__aeabi_dmul>
 800bca0:	4a96      	ldr	r2, [pc, #600]	; (800befc <_dtoa_r+0x33c>)
 800bca2:	4b97      	ldr	r3, [pc, #604]	; (800bf00 <_dtoa_r+0x340>)
 800bca4:	f7f4 fe84 	bl	80009b0 <__aeabi_dadd>
 800bca8:	0004      	movs	r4, r0
 800bcaa:	0038      	movs	r0, r7
 800bcac:	000d      	movs	r5, r1
 800bcae:	f7f6 fc71 	bl	8002594 <__aeabi_i2d>
 800bcb2:	4a94      	ldr	r2, [pc, #592]	; (800bf04 <_dtoa_r+0x344>)
 800bcb4:	4b94      	ldr	r3, [pc, #592]	; (800bf08 <_dtoa_r+0x348>)
 800bcb6:	f7f5 fdd5 	bl	8001864 <__aeabi_dmul>
 800bcba:	0002      	movs	r2, r0
 800bcbc:	000b      	movs	r3, r1
 800bcbe:	0020      	movs	r0, r4
 800bcc0:	0029      	movs	r1, r5
 800bcc2:	f7f4 fe75 	bl	80009b0 <__aeabi_dadd>
 800bcc6:	0004      	movs	r4, r0
 800bcc8:	000d      	movs	r5, r1
 800bcca:	f7f6 fc2d 	bl	8002528 <__aeabi_d2iz>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	9003      	str	r0, [sp, #12]
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	0020      	movs	r0, r4
 800bcd6:	0029      	movs	r1, r5
 800bcd8:	f7f4 fbbc 	bl	8000454 <__aeabi_dcmplt>
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	d00b      	beq.n	800bcf8 <_dtoa_r+0x138>
 800bce0:	9803      	ldr	r0, [sp, #12]
 800bce2:	f7f6 fc57 	bl	8002594 <__aeabi_i2d>
 800bce6:	002b      	movs	r3, r5
 800bce8:	0022      	movs	r2, r4
 800bcea:	f7f4 fbad 	bl	8000448 <__aeabi_dcmpeq>
 800bcee:	4243      	negs	r3, r0
 800bcf0:	4158      	adcs	r0, r3
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	1a1b      	subs	r3, r3, r0
 800bcf6:	9303      	str	r3, [sp, #12]
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	9316      	str	r3, [sp, #88]	; 0x58
 800bcfc:	9b03      	ldr	r3, [sp, #12]
 800bcfe:	2b16      	cmp	r3, #22
 800bd00:	d810      	bhi.n	800bd24 <_dtoa_r+0x164>
 800bd02:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd04:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bd06:	9a03      	ldr	r2, [sp, #12]
 800bd08:	4b80      	ldr	r3, [pc, #512]	; (800bf0c <_dtoa_r+0x34c>)
 800bd0a:	00d2      	lsls	r2, r2, #3
 800bd0c:	189b      	adds	r3, r3, r2
 800bd0e:	681a      	ldr	r2, [r3, #0]
 800bd10:	685b      	ldr	r3, [r3, #4]
 800bd12:	f7f4 fb9f 	bl	8000454 <__aeabi_dcmplt>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d047      	beq.n	800bdaa <_dtoa_r+0x1ea>
 800bd1a:	9b03      	ldr	r3, [sp, #12]
 800bd1c:	3b01      	subs	r3, #1
 800bd1e:	9303      	str	r3, [sp, #12]
 800bd20:	2300      	movs	r3, #0
 800bd22:	9316      	str	r3, [sp, #88]	; 0x58
 800bd24:	2200      	movs	r2, #0
 800bd26:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bd28:	920a      	str	r2, [sp, #40]	; 0x28
 800bd2a:	1bdb      	subs	r3, r3, r7
 800bd2c:	1e5a      	subs	r2, r3, #1
 800bd2e:	d53e      	bpl.n	800bdae <_dtoa_r+0x1ee>
 800bd30:	2201      	movs	r2, #1
 800bd32:	1ad3      	subs	r3, r2, r3
 800bd34:	930a      	str	r3, [sp, #40]	; 0x28
 800bd36:	2300      	movs	r3, #0
 800bd38:	930c      	str	r3, [sp, #48]	; 0x30
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	db38      	blt.n	800bdb2 <_dtoa_r+0x1f2>
 800bd40:	9a03      	ldr	r2, [sp, #12]
 800bd42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd44:	4694      	mov	ip, r2
 800bd46:	4463      	add	r3, ip
 800bd48:	930c      	str	r3, [sp, #48]	; 0x30
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	9213      	str	r2, [sp, #76]	; 0x4c
 800bd4e:	930d      	str	r3, [sp, #52]	; 0x34
 800bd50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd52:	2401      	movs	r4, #1
 800bd54:	2b09      	cmp	r3, #9
 800bd56:	d867      	bhi.n	800be28 <_dtoa_r+0x268>
 800bd58:	2b05      	cmp	r3, #5
 800bd5a:	dd02      	ble.n	800bd62 <_dtoa_r+0x1a2>
 800bd5c:	2400      	movs	r4, #0
 800bd5e:	3b04      	subs	r3, #4
 800bd60:	9322      	str	r3, [sp, #136]	; 0x88
 800bd62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd64:	1e98      	subs	r0, r3, #2
 800bd66:	2803      	cmp	r0, #3
 800bd68:	d867      	bhi.n	800be3a <_dtoa_r+0x27a>
 800bd6a:	f7f4 f9d3 	bl	8000114 <__gnu_thumb1_case_uqi>
 800bd6e:	3a2b      	.short	0x3a2b
 800bd70:	5b38      	.short	0x5b38
 800bd72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd74:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800bd76:	18f6      	adds	r6, r6, r3
 800bd78:	4b65      	ldr	r3, [pc, #404]	; (800bf10 <_dtoa_r+0x350>)
 800bd7a:	18f2      	adds	r2, r6, r3
 800bd7c:	2a20      	cmp	r2, #32
 800bd7e:	dd0f      	ble.n	800bda0 <_dtoa_r+0x1e0>
 800bd80:	2340      	movs	r3, #64	; 0x40
 800bd82:	1a9b      	subs	r3, r3, r2
 800bd84:	409f      	lsls	r7, r3
 800bd86:	4b63      	ldr	r3, [pc, #396]	; (800bf14 <_dtoa_r+0x354>)
 800bd88:	0038      	movs	r0, r7
 800bd8a:	18f3      	adds	r3, r6, r3
 800bd8c:	40dc      	lsrs	r4, r3
 800bd8e:	4320      	orrs	r0, r4
 800bd90:	f7f6 fc30 	bl	80025f4 <__aeabi_ui2d>
 800bd94:	2201      	movs	r2, #1
 800bd96:	4b60      	ldr	r3, [pc, #384]	; (800bf18 <_dtoa_r+0x358>)
 800bd98:	1e77      	subs	r7, r6, #1
 800bd9a:	18cb      	adds	r3, r1, r3
 800bd9c:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd9e:	e776      	b.n	800bc8e <_dtoa_r+0xce>
 800bda0:	2320      	movs	r3, #32
 800bda2:	0020      	movs	r0, r4
 800bda4:	1a9b      	subs	r3, r3, r2
 800bda6:	4098      	lsls	r0, r3
 800bda8:	e7f2      	b.n	800bd90 <_dtoa_r+0x1d0>
 800bdaa:	9016      	str	r0, [sp, #88]	; 0x58
 800bdac:	e7ba      	b.n	800bd24 <_dtoa_r+0x164>
 800bdae:	920c      	str	r2, [sp, #48]	; 0x30
 800bdb0:	e7c3      	b.n	800bd3a <_dtoa_r+0x17a>
 800bdb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdb4:	9a03      	ldr	r2, [sp, #12]
 800bdb6:	1a9b      	subs	r3, r3, r2
 800bdb8:	930a      	str	r3, [sp, #40]	; 0x28
 800bdba:	4253      	negs	r3, r2
 800bdbc:	930d      	str	r3, [sp, #52]	; 0x34
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	9313      	str	r3, [sp, #76]	; 0x4c
 800bdc2:	e7c5      	b.n	800bd50 <_dtoa_r+0x190>
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bdca:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdcc:	9307      	str	r3, [sp, #28]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	dc13      	bgt.n	800bdfa <_dtoa_r+0x23a>
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	001a      	movs	r2, r3
 800bdd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdd8:	9307      	str	r3, [sp, #28]
 800bdda:	9223      	str	r2, [sp, #140]	; 0x8c
 800bddc:	e00d      	b.n	800bdfa <_dtoa_r+0x23a>
 800bdde:	2301      	movs	r3, #1
 800bde0:	e7f1      	b.n	800bdc6 <_dtoa_r+0x206>
 800bde2:	2300      	movs	r3, #0
 800bde4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bde6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bde8:	4694      	mov	ip, r2
 800bdea:	9b03      	ldr	r3, [sp, #12]
 800bdec:	4463      	add	r3, ip
 800bdee:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdf0:	3301      	adds	r3, #1
 800bdf2:	9307      	str	r3, [sp, #28]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	dc00      	bgt.n	800bdfa <_dtoa_r+0x23a>
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	2204      	movs	r2, #4
 800bdfe:	0010      	movs	r0, r2
 800be00:	3014      	adds	r0, #20
 800be02:	4298      	cmp	r0, r3
 800be04:	d91d      	bls.n	800be42 <_dtoa_r+0x282>
 800be06:	9b04      	ldr	r3, [sp, #16]
 800be08:	0018      	movs	r0, r3
 800be0a:	63d9      	str	r1, [r3, #60]	; 0x3c
 800be0c:	f7fd fe60 	bl	8009ad0 <_Balloc>
 800be10:	9006      	str	r0, [sp, #24]
 800be12:	2800      	cmp	r0, #0
 800be14:	d118      	bne.n	800be48 <_dtoa_r+0x288>
 800be16:	21b0      	movs	r1, #176	; 0xb0
 800be18:	4b40      	ldr	r3, [pc, #256]	; (800bf1c <_dtoa_r+0x35c>)
 800be1a:	4841      	ldr	r0, [pc, #260]	; (800bf20 <_dtoa_r+0x360>)
 800be1c:	9a06      	ldr	r2, [sp, #24]
 800be1e:	31ff      	adds	r1, #255	; 0xff
 800be20:	f7ff fdd2 	bl	800b9c8 <__assert_func>
 800be24:	2301      	movs	r3, #1
 800be26:	e7dd      	b.n	800bde4 <_dtoa_r+0x224>
 800be28:	2300      	movs	r3, #0
 800be2a:	940f      	str	r4, [sp, #60]	; 0x3c
 800be2c:	9322      	str	r3, [sp, #136]	; 0x88
 800be2e:	3b01      	subs	r3, #1
 800be30:	930b      	str	r3, [sp, #44]	; 0x2c
 800be32:	9307      	str	r3, [sp, #28]
 800be34:	2200      	movs	r2, #0
 800be36:	3313      	adds	r3, #19
 800be38:	e7cf      	b.n	800bdda <_dtoa_r+0x21a>
 800be3a:	2301      	movs	r3, #1
 800be3c:	930f      	str	r3, [sp, #60]	; 0x3c
 800be3e:	3b02      	subs	r3, #2
 800be40:	e7f6      	b.n	800be30 <_dtoa_r+0x270>
 800be42:	3101      	adds	r1, #1
 800be44:	0052      	lsls	r2, r2, #1
 800be46:	e7da      	b.n	800bdfe <_dtoa_r+0x23e>
 800be48:	9b04      	ldr	r3, [sp, #16]
 800be4a:	9a06      	ldr	r2, [sp, #24]
 800be4c:	639a      	str	r2, [r3, #56]	; 0x38
 800be4e:	9b07      	ldr	r3, [sp, #28]
 800be50:	2b0e      	cmp	r3, #14
 800be52:	d900      	bls.n	800be56 <_dtoa_r+0x296>
 800be54:	e0e3      	b.n	800c01e <_dtoa_r+0x45e>
 800be56:	2c00      	cmp	r4, #0
 800be58:	d100      	bne.n	800be5c <_dtoa_r+0x29c>
 800be5a:	e0e0      	b.n	800c01e <_dtoa_r+0x45e>
 800be5c:	9b03      	ldr	r3, [sp, #12]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	dd62      	ble.n	800bf28 <_dtoa_r+0x368>
 800be62:	210f      	movs	r1, #15
 800be64:	9a03      	ldr	r2, [sp, #12]
 800be66:	4b29      	ldr	r3, [pc, #164]	; (800bf0c <_dtoa_r+0x34c>)
 800be68:	400a      	ands	r2, r1
 800be6a:	00d2      	lsls	r2, r2, #3
 800be6c:	189b      	adds	r3, r3, r2
 800be6e:	681e      	ldr	r6, [r3, #0]
 800be70:	685f      	ldr	r7, [r3, #4]
 800be72:	9b03      	ldr	r3, [sp, #12]
 800be74:	2402      	movs	r4, #2
 800be76:	111d      	asrs	r5, r3, #4
 800be78:	05db      	lsls	r3, r3, #23
 800be7a:	d50a      	bpl.n	800be92 <_dtoa_r+0x2d2>
 800be7c:	4b29      	ldr	r3, [pc, #164]	; (800bf24 <_dtoa_r+0x364>)
 800be7e:	400d      	ands	r5, r1
 800be80:	6a1a      	ldr	r2, [r3, #32]
 800be82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be84:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be86:	9911      	ldr	r1, [sp, #68]	; 0x44
 800be88:	f7f5 f8f2 	bl	8001070 <__aeabi_ddiv>
 800be8c:	9008      	str	r0, [sp, #32]
 800be8e:	9109      	str	r1, [sp, #36]	; 0x24
 800be90:	3401      	adds	r4, #1
 800be92:	4b24      	ldr	r3, [pc, #144]	; (800bf24 <_dtoa_r+0x364>)
 800be94:	930e      	str	r3, [sp, #56]	; 0x38
 800be96:	2d00      	cmp	r5, #0
 800be98:	d108      	bne.n	800beac <_dtoa_r+0x2ec>
 800be9a:	9808      	ldr	r0, [sp, #32]
 800be9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be9e:	0032      	movs	r2, r6
 800bea0:	003b      	movs	r3, r7
 800bea2:	f7f5 f8e5 	bl	8001070 <__aeabi_ddiv>
 800bea6:	9008      	str	r0, [sp, #32]
 800bea8:	9109      	str	r1, [sp, #36]	; 0x24
 800beaa:	e058      	b.n	800bf5e <_dtoa_r+0x39e>
 800beac:	2301      	movs	r3, #1
 800beae:	421d      	tst	r5, r3
 800beb0:	d009      	beq.n	800bec6 <_dtoa_r+0x306>
 800beb2:	18e4      	adds	r4, r4, r3
 800beb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800beb6:	0030      	movs	r0, r6
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	685b      	ldr	r3, [r3, #4]
 800bebc:	0039      	movs	r1, r7
 800bebe:	f7f5 fcd1 	bl	8001864 <__aeabi_dmul>
 800bec2:	0006      	movs	r6, r0
 800bec4:	000f      	movs	r7, r1
 800bec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bec8:	106d      	asrs	r5, r5, #1
 800beca:	3308      	adds	r3, #8
 800becc:	e7e2      	b.n	800be94 <_dtoa_r+0x2d4>
 800bece:	46c0      	nop			; (mov r8, r8)
 800bed0:	7ff00000 	.word	0x7ff00000
 800bed4:	0000270f 	.word	0x0000270f
 800bed8:	0800fc9d 	.word	0x0800fc9d
 800bedc:	0800fca0 	.word	0x0800fca0
 800bee0:	0800fc36 	.word	0x0800fc36
 800bee4:	0800fc37 	.word	0x0800fc37
 800bee8:	3ff00000 	.word	0x3ff00000
 800beec:	fffffc01 	.word	0xfffffc01
 800bef0:	3ff80000 	.word	0x3ff80000
 800bef4:	636f4361 	.word	0x636f4361
 800bef8:	3fd287a7 	.word	0x3fd287a7
 800befc:	8b60c8b3 	.word	0x8b60c8b3
 800bf00:	3fc68a28 	.word	0x3fc68a28
 800bf04:	509f79fb 	.word	0x509f79fb
 800bf08:	3fd34413 	.word	0x3fd34413
 800bf0c:	0800fb30 	.word	0x0800fb30
 800bf10:	00000432 	.word	0x00000432
 800bf14:	00000412 	.word	0x00000412
 800bf18:	fe100000 	.word	0xfe100000
 800bf1c:	0800fa97 	.word	0x0800fa97
 800bf20:	0800fca1 	.word	0x0800fca1
 800bf24:	0800fb08 	.word	0x0800fb08
 800bf28:	9b03      	ldr	r3, [sp, #12]
 800bf2a:	2402      	movs	r4, #2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d016      	beq.n	800bf5e <_dtoa_r+0x39e>
 800bf30:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bf32:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bf34:	220f      	movs	r2, #15
 800bf36:	425d      	negs	r5, r3
 800bf38:	402a      	ands	r2, r5
 800bf3a:	4bdd      	ldr	r3, [pc, #884]	; (800c2b0 <_dtoa_r+0x6f0>)
 800bf3c:	00d2      	lsls	r2, r2, #3
 800bf3e:	189b      	adds	r3, r3, r2
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	f7f5 fc8e 	bl	8001864 <__aeabi_dmul>
 800bf48:	2701      	movs	r7, #1
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	9008      	str	r0, [sp, #32]
 800bf4e:	9109      	str	r1, [sp, #36]	; 0x24
 800bf50:	4ed8      	ldr	r6, [pc, #864]	; (800c2b4 <_dtoa_r+0x6f4>)
 800bf52:	112d      	asrs	r5, r5, #4
 800bf54:	2d00      	cmp	r5, #0
 800bf56:	d000      	beq.n	800bf5a <_dtoa_r+0x39a>
 800bf58:	e091      	b.n	800c07e <_dtoa_r+0x4be>
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d1a3      	bne.n	800bea6 <_dtoa_r+0x2e6>
 800bf5e:	9e08      	ldr	r6, [sp, #32]
 800bf60:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bf62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d100      	bne.n	800bf6a <_dtoa_r+0x3aa>
 800bf68:	e094      	b.n	800c094 <_dtoa_r+0x4d4>
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	0030      	movs	r0, r6
 800bf6e:	0039      	movs	r1, r7
 800bf70:	4bd1      	ldr	r3, [pc, #836]	; (800c2b8 <_dtoa_r+0x6f8>)
 800bf72:	f7f4 fa6f 	bl	8000454 <__aeabi_dcmplt>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d100      	bne.n	800bf7c <_dtoa_r+0x3bc>
 800bf7a:	e08b      	b.n	800c094 <_dtoa_r+0x4d4>
 800bf7c:	9b07      	ldr	r3, [sp, #28]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d100      	bne.n	800bf84 <_dtoa_r+0x3c4>
 800bf82:	e087      	b.n	800c094 <_dtoa_r+0x4d4>
 800bf84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	dd45      	ble.n	800c016 <_dtoa_r+0x456>
 800bf8a:	9b03      	ldr	r3, [sp, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	3b01      	subs	r3, #1
 800bf90:	930e      	str	r3, [sp, #56]	; 0x38
 800bf92:	0030      	movs	r0, r6
 800bf94:	4bc9      	ldr	r3, [pc, #804]	; (800c2bc <_dtoa_r+0x6fc>)
 800bf96:	0039      	movs	r1, r7
 800bf98:	f7f5 fc64 	bl	8001864 <__aeabi_dmul>
 800bf9c:	9008      	str	r0, [sp, #32]
 800bf9e:	9109      	str	r1, [sp, #36]	; 0x24
 800bfa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfa2:	3401      	adds	r4, #1
 800bfa4:	0020      	movs	r0, r4
 800bfa6:	9e08      	ldr	r6, [sp, #32]
 800bfa8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bfaa:	9312      	str	r3, [sp, #72]	; 0x48
 800bfac:	f7f6 faf2 	bl	8002594 <__aeabi_i2d>
 800bfb0:	0032      	movs	r2, r6
 800bfb2:	003b      	movs	r3, r7
 800bfb4:	f7f5 fc56 	bl	8001864 <__aeabi_dmul>
 800bfb8:	2200      	movs	r2, #0
 800bfba:	4bc1      	ldr	r3, [pc, #772]	; (800c2c0 <_dtoa_r+0x700>)
 800bfbc:	f7f4 fcf8 	bl	80009b0 <__aeabi_dadd>
 800bfc0:	4ac0      	ldr	r2, [pc, #768]	; (800c2c4 <_dtoa_r+0x704>)
 800bfc2:	9014      	str	r0, [sp, #80]	; 0x50
 800bfc4:	9115      	str	r1, [sp, #84]	; 0x54
 800bfc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bfc8:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800bfca:	4694      	mov	ip, r2
 800bfcc:	9308      	str	r3, [sp, #32]
 800bfce:	9409      	str	r4, [sp, #36]	; 0x24
 800bfd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bfd2:	4463      	add	r3, ip
 800bfd4:	9318      	str	r3, [sp, #96]	; 0x60
 800bfd6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d15e      	bne.n	800c09c <_dtoa_r+0x4dc>
 800bfde:	2200      	movs	r2, #0
 800bfe0:	4bb9      	ldr	r3, [pc, #740]	; (800c2c8 <_dtoa_r+0x708>)
 800bfe2:	0030      	movs	r0, r6
 800bfe4:	0039      	movs	r1, r7
 800bfe6:	f7f5 feff 	bl	8001de8 <__aeabi_dsub>
 800bfea:	9a08      	ldr	r2, [sp, #32]
 800bfec:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bfee:	0004      	movs	r4, r0
 800bff0:	000d      	movs	r5, r1
 800bff2:	f7f4 fa43 	bl	800047c <__aeabi_dcmpgt>
 800bff6:	2800      	cmp	r0, #0
 800bff8:	d000      	beq.n	800bffc <_dtoa_r+0x43c>
 800bffa:	e2b3      	b.n	800c564 <_dtoa_r+0x9a4>
 800bffc:	48b3      	ldr	r0, [pc, #716]	; (800c2cc <_dtoa_r+0x70c>)
 800bffe:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c000:	4684      	mov	ip, r0
 800c002:	4461      	add	r1, ip
 800c004:	000b      	movs	r3, r1
 800c006:	0020      	movs	r0, r4
 800c008:	0029      	movs	r1, r5
 800c00a:	9a08      	ldr	r2, [sp, #32]
 800c00c:	f7f4 fa22 	bl	8000454 <__aeabi_dcmplt>
 800c010:	2800      	cmp	r0, #0
 800c012:	d000      	beq.n	800c016 <_dtoa_r+0x456>
 800c014:	e2a3      	b.n	800c55e <_dtoa_r+0x99e>
 800c016:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c018:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800c01a:	9308      	str	r3, [sp, #32]
 800c01c:	9409      	str	r4, [sp, #36]	; 0x24
 800c01e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c020:	2b00      	cmp	r3, #0
 800c022:	da00      	bge.n	800c026 <_dtoa_r+0x466>
 800c024:	e179      	b.n	800c31a <_dtoa_r+0x75a>
 800c026:	9a03      	ldr	r2, [sp, #12]
 800c028:	2a0e      	cmp	r2, #14
 800c02a:	dd00      	ble.n	800c02e <_dtoa_r+0x46e>
 800c02c:	e175      	b.n	800c31a <_dtoa_r+0x75a>
 800c02e:	4ba0      	ldr	r3, [pc, #640]	; (800c2b0 <_dtoa_r+0x6f0>)
 800c030:	00d2      	lsls	r2, r2, #3
 800c032:	189b      	adds	r3, r3, r2
 800c034:	681e      	ldr	r6, [r3, #0]
 800c036:	685f      	ldr	r7, [r3, #4]
 800c038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	db00      	blt.n	800c040 <_dtoa_r+0x480>
 800c03e:	e0e5      	b.n	800c20c <_dtoa_r+0x64c>
 800c040:	9b07      	ldr	r3, [sp, #28]
 800c042:	2b00      	cmp	r3, #0
 800c044:	dd00      	ble.n	800c048 <_dtoa_r+0x488>
 800c046:	e0e1      	b.n	800c20c <_dtoa_r+0x64c>
 800c048:	d000      	beq.n	800c04c <_dtoa_r+0x48c>
 800c04a:	e288      	b.n	800c55e <_dtoa_r+0x99e>
 800c04c:	2200      	movs	r2, #0
 800c04e:	0030      	movs	r0, r6
 800c050:	0039      	movs	r1, r7
 800c052:	4b9d      	ldr	r3, [pc, #628]	; (800c2c8 <_dtoa_r+0x708>)
 800c054:	f7f5 fc06 	bl	8001864 <__aeabi_dmul>
 800c058:	9a08      	ldr	r2, [sp, #32]
 800c05a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c05c:	f7f4 fa18 	bl	8000490 <__aeabi_dcmpge>
 800c060:	9e07      	ldr	r6, [sp, #28]
 800c062:	0037      	movs	r7, r6
 800c064:	2800      	cmp	r0, #0
 800c066:	d000      	beq.n	800c06a <_dtoa_r+0x4aa>
 800c068:	e25f      	b.n	800c52a <_dtoa_r+0x96a>
 800c06a:	9b06      	ldr	r3, [sp, #24]
 800c06c:	9a06      	ldr	r2, [sp, #24]
 800c06e:	3301      	adds	r3, #1
 800c070:	9308      	str	r3, [sp, #32]
 800c072:	2331      	movs	r3, #49	; 0x31
 800c074:	7013      	strb	r3, [r2, #0]
 800c076:	9b03      	ldr	r3, [sp, #12]
 800c078:	3301      	adds	r3, #1
 800c07a:	9303      	str	r3, [sp, #12]
 800c07c:	e25a      	b.n	800c534 <_dtoa_r+0x974>
 800c07e:	423d      	tst	r5, r7
 800c080:	d005      	beq.n	800c08e <_dtoa_r+0x4ce>
 800c082:	6832      	ldr	r2, [r6, #0]
 800c084:	6873      	ldr	r3, [r6, #4]
 800c086:	f7f5 fbed 	bl	8001864 <__aeabi_dmul>
 800c08a:	003b      	movs	r3, r7
 800c08c:	3401      	adds	r4, #1
 800c08e:	106d      	asrs	r5, r5, #1
 800c090:	3608      	adds	r6, #8
 800c092:	e75f      	b.n	800bf54 <_dtoa_r+0x394>
 800c094:	9b03      	ldr	r3, [sp, #12]
 800c096:	930e      	str	r3, [sp, #56]	; 0x38
 800c098:	9b07      	ldr	r3, [sp, #28]
 800c09a:	e783      	b.n	800bfa4 <_dtoa_r+0x3e4>
 800c09c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c09e:	4b84      	ldr	r3, [pc, #528]	; (800c2b0 <_dtoa_r+0x6f0>)
 800c0a0:	3a01      	subs	r2, #1
 800c0a2:	00d2      	lsls	r2, r2, #3
 800c0a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c0a6:	189b      	adds	r3, r3, r2
 800c0a8:	9c08      	ldr	r4, [sp, #32]
 800c0aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	2900      	cmp	r1, #0
 800c0b2:	d051      	beq.n	800c158 <_dtoa_r+0x598>
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	4986      	ldr	r1, [pc, #536]	; (800c2d0 <_dtoa_r+0x710>)
 800c0b8:	f7f4 ffda 	bl	8001070 <__aeabi_ddiv>
 800c0bc:	0022      	movs	r2, r4
 800c0be:	002b      	movs	r3, r5
 800c0c0:	f7f5 fe92 	bl	8001de8 <__aeabi_dsub>
 800c0c4:	9a06      	ldr	r2, [sp, #24]
 800c0c6:	0004      	movs	r4, r0
 800c0c8:	4694      	mov	ip, r2
 800c0ca:	000d      	movs	r5, r1
 800c0cc:	9b06      	ldr	r3, [sp, #24]
 800c0ce:	9314      	str	r3, [sp, #80]	; 0x50
 800c0d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0d2:	4463      	add	r3, ip
 800c0d4:	9318      	str	r3, [sp, #96]	; 0x60
 800c0d6:	0039      	movs	r1, r7
 800c0d8:	0030      	movs	r0, r6
 800c0da:	f7f6 fa25 	bl	8002528 <__aeabi_d2iz>
 800c0de:	9012      	str	r0, [sp, #72]	; 0x48
 800c0e0:	f7f6 fa58 	bl	8002594 <__aeabi_i2d>
 800c0e4:	0002      	movs	r2, r0
 800c0e6:	000b      	movs	r3, r1
 800c0e8:	0030      	movs	r0, r6
 800c0ea:	0039      	movs	r1, r7
 800c0ec:	f7f5 fe7c 	bl	8001de8 <__aeabi_dsub>
 800c0f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c0f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c0f4:	3301      	adds	r3, #1
 800c0f6:	9308      	str	r3, [sp, #32]
 800c0f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0fa:	0006      	movs	r6, r0
 800c0fc:	3330      	adds	r3, #48	; 0x30
 800c0fe:	7013      	strb	r3, [r2, #0]
 800c100:	0022      	movs	r2, r4
 800c102:	002b      	movs	r3, r5
 800c104:	000f      	movs	r7, r1
 800c106:	f7f4 f9a5 	bl	8000454 <__aeabi_dcmplt>
 800c10a:	2800      	cmp	r0, #0
 800c10c:	d174      	bne.n	800c1f8 <_dtoa_r+0x638>
 800c10e:	0032      	movs	r2, r6
 800c110:	003b      	movs	r3, r7
 800c112:	2000      	movs	r0, #0
 800c114:	4968      	ldr	r1, [pc, #416]	; (800c2b8 <_dtoa_r+0x6f8>)
 800c116:	f7f5 fe67 	bl	8001de8 <__aeabi_dsub>
 800c11a:	0022      	movs	r2, r4
 800c11c:	002b      	movs	r3, r5
 800c11e:	f7f4 f999 	bl	8000454 <__aeabi_dcmplt>
 800c122:	2800      	cmp	r0, #0
 800c124:	d000      	beq.n	800c128 <_dtoa_r+0x568>
 800c126:	e0d7      	b.n	800c2d8 <_dtoa_r+0x718>
 800c128:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c12a:	9a08      	ldr	r2, [sp, #32]
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d100      	bne.n	800c132 <_dtoa_r+0x572>
 800c130:	e771      	b.n	800c016 <_dtoa_r+0x456>
 800c132:	2200      	movs	r2, #0
 800c134:	0020      	movs	r0, r4
 800c136:	0029      	movs	r1, r5
 800c138:	4b60      	ldr	r3, [pc, #384]	; (800c2bc <_dtoa_r+0x6fc>)
 800c13a:	f7f5 fb93 	bl	8001864 <__aeabi_dmul>
 800c13e:	4b5f      	ldr	r3, [pc, #380]	; (800c2bc <_dtoa_r+0x6fc>)
 800c140:	0004      	movs	r4, r0
 800c142:	000d      	movs	r5, r1
 800c144:	0030      	movs	r0, r6
 800c146:	0039      	movs	r1, r7
 800c148:	2200      	movs	r2, #0
 800c14a:	f7f5 fb8b 	bl	8001864 <__aeabi_dmul>
 800c14e:	9b08      	ldr	r3, [sp, #32]
 800c150:	0006      	movs	r6, r0
 800c152:	000f      	movs	r7, r1
 800c154:	9314      	str	r3, [sp, #80]	; 0x50
 800c156:	e7be      	b.n	800c0d6 <_dtoa_r+0x516>
 800c158:	0020      	movs	r0, r4
 800c15a:	0029      	movs	r1, r5
 800c15c:	f7f5 fb82 	bl	8001864 <__aeabi_dmul>
 800c160:	9a06      	ldr	r2, [sp, #24]
 800c162:	9b06      	ldr	r3, [sp, #24]
 800c164:	4694      	mov	ip, r2
 800c166:	9308      	str	r3, [sp, #32]
 800c168:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c16a:	9014      	str	r0, [sp, #80]	; 0x50
 800c16c:	9115      	str	r1, [sp, #84]	; 0x54
 800c16e:	4463      	add	r3, ip
 800c170:	9319      	str	r3, [sp, #100]	; 0x64
 800c172:	0030      	movs	r0, r6
 800c174:	0039      	movs	r1, r7
 800c176:	f7f6 f9d7 	bl	8002528 <__aeabi_d2iz>
 800c17a:	9018      	str	r0, [sp, #96]	; 0x60
 800c17c:	f7f6 fa0a 	bl	8002594 <__aeabi_i2d>
 800c180:	0002      	movs	r2, r0
 800c182:	000b      	movs	r3, r1
 800c184:	0030      	movs	r0, r6
 800c186:	0039      	movs	r1, r7
 800c188:	f7f5 fe2e 	bl	8001de8 <__aeabi_dsub>
 800c18c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800c18e:	9b08      	ldr	r3, [sp, #32]
 800c190:	3630      	adds	r6, #48	; 0x30
 800c192:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c194:	701e      	strb	r6, [r3, #0]
 800c196:	3301      	adds	r3, #1
 800c198:	0004      	movs	r4, r0
 800c19a:	000d      	movs	r5, r1
 800c19c:	9308      	str	r3, [sp, #32]
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d12d      	bne.n	800c1fe <_dtoa_r+0x63e>
 800c1a2:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c1a4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c1a6:	9a06      	ldr	r2, [sp, #24]
 800c1a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c1aa:	4694      	mov	ip, r2
 800c1ac:	4463      	add	r3, ip
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	9308      	str	r3, [sp, #32]
 800c1b2:	4b47      	ldr	r3, [pc, #284]	; (800c2d0 <_dtoa_r+0x710>)
 800c1b4:	f7f4 fbfc 	bl	80009b0 <__aeabi_dadd>
 800c1b8:	0002      	movs	r2, r0
 800c1ba:	000b      	movs	r3, r1
 800c1bc:	0020      	movs	r0, r4
 800c1be:	0029      	movs	r1, r5
 800c1c0:	f7f4 f95c 	bl	800047c <__aeabi_dcmpgt>
 800c1c4:	2800      	cmp	r0, #0
 800c1c6:	d000      	beq.n	800c1ca <_dtoa_r+0x60a>
 800c1c8:	e086      	b.n	800c2d8 <_dtoa_r+0x718>
 800c1ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1ce:	2000      	movs	r0, #0
 800c1d0:	493f      	ldr	r1, [pc, #252]	; (800c2d0 <_dtoa_r+0x710>)
 800c1d2:	f7f5 fe09 	bl	8001de8 <__aeabi_dsub>
 800c1d6:	0002      	movs	r2, r0
 800c1d8:	000b      	movs	r3, r1
 800c1da:	0020      	movs	r0, r4
 800c1dc:	0029      	movs	r1, r5
 800c1de:	f7f4 f939 	bl	8000454 <__aeabi_dcmplt>
 800c1e2:	2800      	cmp	r0, #0
 800c1e4:	d100      	bne.n	800c1e8 <_dtoa_r+0x628>
 800c1e6:	e716      	b.n	800c016 <_dtoa_r+0x456>
 800c1e8:	9b08      	ldr	r3, [sp, #32]
 800c1ea:	001a      	movs	r2, r3
 800c1ec:	3a01      	subs	r2, #1
 800c1ee:	9208      	str	r2, [sp, #32]
 800c1f0:	7812      	ldrb	r2, [r2, #0]
 800c1f2:	2a30      	cmp	r2, #48	; 0x30
 800c1f4:	d0f8      	beq.n	800c1e8 <_dtoa_r+0x628>
 800c1f6:	9308      	str	r3, [sp, #32]
 800c1f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1fa:	9303      	str	r3, [sp, #12]
 800c1fc:	e046      	b.n	800c28c <_dtoa_r+0x6cc>
 800c1fe:	2200      	movs	r2, #0
 800c200:	4b2e      	ldr	r3, [pc, #184]	; (800c2bc <_dtoa_r+0x6fc>)
 800c202:	f7f5 fb2f 	bl	8001864 <__aeabi_dmul>
 800c206:	0006      	movs	r6, r0
 800c208:	000f      	movs	r7, r1
 800c20a:	e7b2      	b.n	800c172 <_dtoa_r+0x5b2>
 800c20c:	9b06      	ldr	r3, [sp, #24]
 800c20e:	9a06      	ldr	r2, [sp, #24]
 800c210:	930a      	str	r3, [sp, #40]	; 0x28
 800c212:	9b07      	ldr	r3, [sp, #28]
 800c214:	9c08      	ldr	r4, [sp, #32]
 800c216:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c218:	3b01      	subs	r3, #1
 800c21a:	189b      	adds	r3, r3, r2
 800c21c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c21e:	0032      	movs	r2, r6
 800c220:	003b      	movs	r3, r7
 800c222:	0020      	movs	r0, r4
 800c224:	0029      	movs	r1, r5
 800c226:	f7f4 ff23 	bl	8001070 <__aeabi_ddiv>
 800c22a:	f7f6 f97d 	bl	8002528 <__aeabi_d2iz>
 800c22e:	9007      	str	r0, [sp, #28]
 800c230:	f7f6 f9b0 	bl	8002594 <__aeabi_i2d>
 800c234:	0032      	movs	r2, r6
 800c236:	003b      	movs	r3, r7
 800c238:	f7f5 fb14 	bl	8001864 <__aeabi_dmul>
 800c23c:	0002      	movs	r2, r0
 800c23e:	000b      	movs	r3, r1
 800c240:	0020      	movs	r0, r4
 800c242:	0029      	movs	r1, r5
 800c244:	f7f5 fdd0 	bl	8001de8 <__aeabi_dsub>
 800c248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c24a:	001a      	movs	r2, r3
 800c24c:	3201      	adds	r2, #1
 800c24e:	920a      	str	r2, [sp, #40]	; 0x28
 800c250:	9208      	str	r2, [sp, #32]
 800c252:	9a07      	ldr	r2, [sp, #28]
 800c254:	3230      	adds	r2, #48	; 0x30
 800c256:	701a      	strb	r2, [r3, #0]
 800c258:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d14f      	bne.n	800c2fe <_dtoa_r+0x73e>
 800c25e:	0002      	movs	r2, r0
 800c260:	000b      	movs	r3, r1
 800c262:	f7f4 fba5 	bl	80009b0 <__aeabi_dadd>
 800c266:	0032      	movs	r2, r6
 800c268:	003b      	movs	r3, r7
 800c26a:	0004      	movs	r4, r0
 800c26c:	000d      	movs	r5, r1
 800c26e:	f7f4 f905 	bl	800047c <__aeabi_dcmpgt>
 800c272:	2800      	cmp	r0, #0
 800c274:	d12e      	bne.n	800c2d4 <_dtoa_r+0x714>
 800c276:	0032      	movs	r2, r6
 800c278:	003b      	movs	r3, r7
 800c27a:	0020      	movs	r0, r4
 800c27c:	0029      	movs	r1, r5
 800c27e:	f7f4 f8e3 	bl	8000448 <__aeabi_dcmpeq>
 800c282:	2800      	cmp	r0, #0
 800c284:	d002      	beq.n	800c28c <_dtoa_r+0x6cc>
 800c286:	9b07      	ldr	r3, [sp, #28]
 800c288:	07de      	lsls	r6, r3, #31
 800c28a:	d423      	bmi.n	800c2d4 <_dtoa_r+0x714>
 800c28c:	9905      	ldr	r1, [sp, #20]
 800c28e:	9804      	ldr	r0, [sp, #16]
 800c290:	f7fd fc46 	bl	8009b20 <_Bfree>
 800c294:	2300      	movs	r3, #0
 800c296:	9a08      	ldr	r2, [sp, #32]
 800c298:	7013      	strb	r3, [r2, #0]
 800c29a:	9b03      	ldr	r3, [sp, #12]
 800c29c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c29e:	3301      	adds	r3, #1
 800c2a0:	6013      	str	r3, [r2, #0]
 800c2a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d100      	bne.n	800c2aa <_dtoa_r+0x6ea>
 800c2a8:	e4bd      	b.n	800bc26 <_dtoa_r+0x66>
 800c2aa:	9a08      	ldr	r2, [sp, #32]
 800c2ac:	601a      	str	r2, [r3, #0]
 800c2ae:	e4ba      	b.n	800bc26 <_dtoa_r+0x66>
 800c2b0:	0800fb30 	.word	0x0800fb30
 800c2b4:	0800fb08 	.word	0x0800fb08
 800c2b8:	3ff00000 	.word	0x3ff00000
 800c2bc:	40240000 	.word	0x40240000
 800c2c0:	401c0000 	.word	0x401c0000
 800c2c4:	fcc00000 	.word	0xfcc00000
 800c2c8:	40140000 	.word	0x40140000
 800c2cc:	7cc00000 	.word	0x7cc00000
 800c2d0:	3fe00000 	.word	0x3fe00000
 800c2d4:	9b03      	ldr	r3, [sp, #12]
 800c2d6:	930e      	str	r3, [sp, #56]	; 0x38
 800c2d8:	9b08      	ldr	r3, [sp, #32]
 800c2da:	9308      	str	r3, [sp, #32]
 800c2dc:	3b01      	subs	r3, #1
 800c2de:	781a      	ldrb	r2, [r3, #0]
 800c2e0:	2a39      	cmp	r2, #57	; 0x39
 800c2e2:	d108      	bne.n	800c2f6 <_dtoa_r+0x736>
 800c2e4:	9a06      	ldr	r2, [sp, #24]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d1f7      	bne.n	800c2da <_dtoa_r+0x71a>
 800c2ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c2ec:	9906      	ldr	r1, [sp, #24]
 800c2ee:	3201      	adds	r2, #1
 800c2f0:	920e      	str	r2, [sp, #56]	; 0x38
 800c2f2:	2230      	movs	r2, #48	; 0x30
 800c2f4:	700a      	strb	r2, [r1, #0]
 800c2f6:	781a      	ldrb	r2, [r3, #0]
 800c2f8:	3201      	adds	r2, #1
 800c2fa:	701a      	strb	r2, [r3, #0]
 800c2fc:	e77c      	b.n	800c1f8 <_dtoa_r+0x638>
 800c2fe:	2200      	movs	r2, #0
 800c300:	4ba9      	ldr	r3, [pc, #676]	; (800c5a8 <_dtoa_r+0x9e8>)
 800c302:	f7f5 faaf 	bl	8001864 <__aeabi_dmul>
 800c306:	2200      	movs	r2, #0
 800c308:	2300      	movs	r3, #0
 800c30a:	0004      	movs	r4, r0
 800c30c:	000d      	movs	r5, r1
 800c30e:	f7f4 f89b 	bl	8000448 <__aeabi_dcmpeq>
 800c312:	2800      	cmp	r0, #0
 800c314:	d100      	bne.n	800c318 <_dtoa_r+0x758>
 800c316:	e782      	b.n	800c21e <_dtoa_r+0x65e>
 800c318:	e7b8      	b.n	800c28c <_dtoa_r+0x6cc>
 800c31a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800c31c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c31e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c320:	2f00      	cmp	r7, #0
 800c322:	d012      	beq.n	800c34a <_dtoa_r+0x78a>
 800c324:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c326:	2a01      	cmp	r2, #1
 800c328:	dc6e      	bgt.n	800c408 <_dtoa_r+0x848>
 800c32a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c32c:	2a00      	cmp	r2, #0
 800c32e:	d065      	beq.n	800c3fc <_dtoa_r+0x83c>
 800c330:	4a9e      	ldr	r2, [pc, #632]	; (800c5ac <_dtoa_r+0x9ec>)
 800c332:	189b      	adds	r3, r3, r2
 800c334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c336:	2101      	movs	r1, #1
 800c338:	18d2      	adds	r2, r2, r3
 800c33a:	920a      	str	r2, [sp, #40]	; 0x28
 800c33c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c33e:	9804      	ldr	r0, [sp, #16]
 800c340:	18d3      	adds	r3, r2, r3
 800c342:	930c      	str	r3, [sp, #48]	; 0x30
 800c344:	f7fd fc82 	bl	8009c4c <__i2b>
 800c348:	0007      	movs	r7, r0
 800c34a:	2c00      	cmp	r4, #0
 800c34c:	d00e      	beq.n	800c36c <_dtoa_r+0x7ac>
 800c34e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c350:	2b00      	cmp	r3, #0
 800c352:	dd0b      	ble.n	800c36c <_dtoa_r+0x7ac>
 800c354:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c356:	0023      	movs	r3, r4
 800c358:	4294      	cmp	r4, r2
 800c35a:	dd00      	ble.n	800c35e <_dtoa_r+0x79e>
 800c35c:	0013      	movs	r3, r2
 800c35e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c360:	1ae4      	subs	r4, r4, r3
 800c362:	1ad2      	subs	r2, r2, r3
 800c364:	920a      	str	r2, [sp, #40]	; 0x28
 800c366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c368:	1ad3      	subs	r3, r2, r3
 800c36a:	930c      	str	r3, [sp, #48]	; 0x30
 800c36c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d01e      	beq.n	800c3b0 <_dtoa_r+0x7f0>
 800c372:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c374:	2b00      	cmp	r3, #0
 800c376:	d05c      	beq.n	800c432 <_dtoa_r+0x872>
 800c378:	2d00      	cmp	r5, #0
 800c37a:	dd10      	ble.n	800c39e <_dtoa_r+0x7de>
 800c37c:	0039      	movs	r1, r7
 800c37e:	002a      	movs	r2, r5
 800c380:	9804      	ldr	r0, [sp, #16]
 800c382:	f7fd fd2b 	bl	8009ddc <__pow5mult>
 800c386:	9a05      	ldr	r2, [sp, #20]
 800c388:	0001      	movs	r1, r0
 800c38a:	0007      	movs	r7, r0
 800c38c:	9804      	ldr	r0, [sp, #16]
 800c38e:	f7fd fc75 	bl	8009c7c <__multiply>
 800c392:	0006      	movs	r6, r0
 800c394:	9905      	ldr	r1, [sp, #20]
 800c396:	9804      	ldr	r0, [sp, #16]
 800c398:	f7fd fbc2 	bl	8009b20 <_Bfree>
 800c39c:	9605      	str	r6, [sp, #20]
 800c39e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c3a0:	1b5a      	subs	r2, r3, r5
 800c3a2:	42ab      	cmp	r3, r5
 800c3a4:	d004      	beq.n	800c3b0 <_dtoa_r+0x7f0>
 800c3a6:	9905      	ldr	r1, [sp, #20]
 800c3a8:	9804      	ldr	r0, [sp, #16]
 800c3aa:	f7fd fd17 	bl	8009ddc <__pow5mult>
 800c3ae:	9005      	str	r0, [sp, #20]
 800c3b0:	2101      	movs	r1, #1
 800c3b2:	9804      	ldr	r0, [sp, #16]
 800c3b4:	f7fd fc4a 	bl	8009c4c <__i2b>
 800c3b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c3ba:	0006      	movs	r6, r0
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	dd3a      	ble.n	800c436 <_dtoa_r+0x876>
 800c3c0:	001a      	movs	r2, r3
 800c3c2:	0001      	movs	r1, r0
 800c3c4:	9804      	ldr	r0, [sp, #16]
 800c3c6:	f7fd fd09 	bl	8009ddc <__pow5mult>
 800c3ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c3cc:	0006      	movs	r6, r0
 800c3ce:	2500      	movs	r5, #0
 800c3d0:	2b01      	cmp	r3, #1
 800c3d2:	dc38      	bgt.n	800c446 <_dtoa_r+0x886>
 800c3d4:	2500      	movs	r5, #0
 800c3d6:	9b08      	ldr	r3, [sp, #32]
 800c3d8:	42ab      	cmp	r3, r5
 800c3da:	d130      	bne.n	800c43e <_dtoa_r+0x87e>
 800c3dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3de:	031b      	lsls	r3, r3, #12
 800c3e0:	42ab      	cmp	r3, r5
 800c3e2:	d12c      	bne.n	800c43e <_dtoa_r+0x87e>
 800c3e4:	4b72      	ldr	r3, [pc, #456]	; (800c5b0 <_dtoa_r+0x9f0>)
 800c3e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3e8:	4213      	tst	r3, r2
 800c3ea:	d028      	beq.n	800c43e <_dtoa_r+0x87e>
 800c3ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ee:	3501      	adds	r5, #1
 800c3f0:	3301      	adds	r3, #1
 800c3f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c3f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	930c      	str	r3, [sp, #48]	; 0x30
 800c3fa:	e020      	b.n	800c43e <_dtoa_r+0x87e>
 800c3fc:	2336      	movs	r3, #54	; 0x36
 800c3fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c400:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c402:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c404:	1a9b      	subs	r3, r3, r2
 800c406:	e795      	b.n	800c334 <_dtoa_r+0x774>
 800c408:	9b07      	ldr	r3, [sp, #28]
 800c40a:	1e5d      	subs	r5, r3, #1
 800c40c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c40e:	42ab      	cmp	r3, r5
 800c410:	db07      	blt.n	800c422 <_dtoa_r+0x862>
 800c412:	1b5d      	subs	r5, r3, r5
 800c414:	9b07      	ldr	r3, [sp, #28]
 800c416:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c418:	2b00      	cmp	r3, #0
 800c41a:	da8b      	bge.n	800c334 <_dtoa_r+0x774>
 800c41c:	1ae4      	subs	r4, r4, r3
 800c41e:	2300      	movs	r3, #0
 800c420:	e788      	b.n	800c334 <_dtoa_r+0x774>
 800c422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c424:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c426:	1aeb      	subs	r3, r5, r3
 800c428:	18d3      	adds	r3, r2, r3
 800c42a:	950d      	str	r5, [sp, #52]	; 0x34
 800c42c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c42e:	2500      	movs	r5, #0
 800c430:	e7f0      	b.n	800c414 <_dtoa_r+0x854>
 800c432:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c434:	e7b7      	b.n	800c3a6 <_dtoa_r+0x7e6>
 800c436:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c438:	2500      	movs	r5, #0
 800c43a:	2b01      	cmp	r3, #1
 800c43c:	ddca      	ble.n	800c3d4 <_dtoa_r+0x814>
 800c43e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c440:	2001      	movs	r0, #1
 800c442:	2b00      	cmp	r3, #0
 800c444:	d008      	beq.n	800c458 <_dtoa_r+0x898>
 800c446:	6933      	ldr	r3, [r6, #16]
 800c448:	3303      	adds	r3, #3
 800c44a:	009b      	lsls	r3, r3, #2
 800c44c:	18f3      	adds	r3, r6, r3
 800c44e:	6858      	ldr	r0, [r3, #4]
 800c450:	f7fd fbb4 	bl	8009bbc <__hi0bits>
 800c454:	2320      	movs	r3, #32
 800c456:	1a18      	subs	r0, r3, r0
 800c458:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c45a:	1818      	adds	r0, r3, r0
 800c45c:	0002      	movs	r2, r0
 800c45e:	231f      	movs	r3, #31
 800c460:	401a      	ands	r2, r3
 800c462:	4218      	tst	r0, r3
 800c464:	d047      	beq.n	800c4f6 <_dtoa_r+0x936>
 800c466:	3301      	adds	r3, #1
 800c468:	1a9b      	subs	r3, r3, r2
 800c46a:	2b04      	cmp	r3, #4
 800c46c:	dd3f      	ble.n	800c4ee <_dtoa_r+0x92e>
 800c46e:	231c      	movs	r3, #28
 800c470:	1a9b      	subs	r3, r3, r2
 800c472:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c474:	18e4      	adds	r4, r4, r3
 800c476:	18d2      	adds	r2, r2, r3
 800c478:	920a      	str	r2, [sp, #40]	; 0x28
 800c47a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c47c:	18d3      	adds	r3, r2, r3
 800c47e:	930c      	str	r3, [sp, #48]	; 0x30
 800c480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c482:	2b00      	cmp	r3, #0
 800c484:	dd05      	ble.n	800c492 <_dtoa_r+0x8d2>
 800c486:	001a      	movs	r2, r3
 800c488:	9905      	ldr	r1, [sp, #20]
 800c48a:	9804      	ldr	r0, [sp, #16]
 800c48c:	f7fd fce8 	bl	8009e60 <__lshift>
 800c490:	9005      	str	r0, [sp, #20]
 800c492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c494:	2b00      	cmp	r3, #0
 800c496:	dd05      	ble.n	800c4a4 <_dtoa_r+0x8e4>
 800c498:	0031      	movs	r1, r6
 800c49a:	001a      	movs	r2, r3
 800c49c:	9804      	ldr	r0, [sp, #16]
 800c49e:	f7fd fcdf 	bl	8009e60 <__lshift>
 800c4a2:	0006      	movs	r6, r0
 800c4a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d027      	beq.n	800c4fa <_dtoa_r+0x93a>
 800c4aa:	0031      	movs	r1, r6
 800c4ac:	9805      	ldr	r0, [sp, #20]
 800c4ae:	f7fd fd45 	bl	8009f3c <__mcmp>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	da21      	bge.n	800c4fa <_dtoa_r+0x93a>
 800c4b6:	9b03      	ldr	r3, [sp, #12]
 800c4b8:	220a      	movs	r2, #10
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	9303      	str	r3, [sp, #12]
 800c4be:	9905      	ldr	r1, [sp, #20]
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	9804      	ldr	r0, [sp, #16]
 800c4c4:	f7fd fb36 	bl	8009b34 <__multadd>
 800c4c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4ca:	9005      	str	r0, [sp, #20]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d100      	bne.n	800c4d2 <_dtoa_r+0x912>
 800c4d0:	e15d      	b.n	800c78e <_dtoa_r+0xbce>
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	0039      	movs	r1, r7
 800c4d6:	220a      	movs	r2, #10
 800c4d8:	9804      	ldr	r0, [sp, #16]
 800c4da:	f7fd fb2b 	bl	8009b34 <__multadd>
 800c4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4e0:	0007      	movs	r7, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	dc49      	bgt.n	800c57a <_dtoa_r+0x9ba>
 800c4e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4e8:	2b02      	cmp	r3, #2
 800c4ea:	dc0e      	bgt.n	800c50a <_dtoa_r+0x94a>
 800c4ec:	e045      	b.n	800c57a <_dtoa_r+0x9ba>
 800c4ee:	2b04      	cmp	r3, #4
 800c4f0:	d0c6      	beq.n	800c480 <_dtoa_r+0x8c0>
 800c4f2:	331c      	adds	r3, #28
 800c4f4:	e7bd      	b.n	800c472 <_dtoa_r+0x8b2>
 800c4f6:	0013      	movs	r3, r2
 800c4f8:	e7fb      	b.n	800c4f2 <_dtoa_r+0x932>
 800c4fa:	9b07      	ldr	r3, [sp, #28]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	dc36      	bgt.n	800c56e <_dtoa_r+0x9ae>
 800c500:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c502:	2b02      	cmp	r3, #2
 800c504:	dd33      	ble.n	800c56e <_dtoa_r+0x9ae>
 800c506:	9b07      	ldr	r3, [sp, #28]
 800c508:	930b      	str	r3, [sp, #44]	; 0x2c
 800c50a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d10c      	bne.n	800c52a <_dtoa_r+0x96a>
 800c510:	0031      	movs	r1, r6
 800c512:	2205      	movs	r2, #5
 800c514:	9804      	ldr	r0, [sp, #16]
 800c516:	f7fd fb0d 	bl	8009b34 <__multadd>
 800c51a:	0006      	movs	r6, r0
 800c51c:	0001      	movs	r1, r0
 800c51e:	9805      	ldr	r0, [sp, #20]
 800c520:	f7fd fd0c 	bl	8009f3c <__mcmp>
 800c524:	2800      	cmp	r0, #0
 800c526:	dd00      	ble.n	800c52a <_dtoa_r+0x96a>
 800c528:	e59f      	b.n	800c06a <_dtoa_r+0x4aa>
 800c52a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c52c:	43db      	mvns	r3, r3
 800c52e:	9303      	str	r3, [sp, #12]
 800c530:	9b06      	ldr	r3, [sp, #24]
 800c532:	9308      	str	r3, [sp, #32]
 800c534:	2500      	movs	r5, #0
 800c536:	0031      	movs	r1, r6
 800c538:	9804      	ldr	r0, [sp, #16]
 800c53a:	f7fd faf1 	bl	8009b20 <_Bfree>
 800c53e:	2f00      	cmp	r7, #0
 800c540:	d100      	bne.n	800c544 <_dtoa_r+0x984>
 800c542:	e6a3      	b.n	800c28c <_dtoa_r+0x6cc>
 800c544:	2d00      	cmp	r5, #0
 800c546:	d005      	beq.n	800c554 <_dtoa_r+0x994>
 800c548:	42bd      	cmp	r5, r7
 800c54a:	d003      	beq.n	800c554 <_dtoa_r+0x994>
 800c54c:	0029      	movs	r1, r5
 800c54e:	9804      	ldr	r0, [sp, #16]
 800c550:	f7fd fae6 	bl	8009b20 <_Bfree>
 800c554:	0039      	movs	r1, r7
 800c556:	9804      	ldr	r0, [sp, #16]
 800c558:	f7fd fae2 	bl	8009b20 <_Bfree>
 800c55c:	e696      	b.n	800c28c <_dtoa_r+0x6cc>
 800c55e:	2600      	movs	r6, #0
 800c560:	0037      	movs	r7, r6
 800c562:	e7e2      	b.n	800c52a <_dtoa_r+0x96a>
 800c564:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c566:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800c568:	9303      	str	r3, [sp, #12]
 800c56a:	0037      	movs	r7, r6
 800c56c:	e57d      	b.n	800c06a <_dtoa_r+0x4aa>
 800c56e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c570:	2b00      	cmp	r3, #0
 800c572:	d100      	bne.n	800c576 <_dtoa_r+0x9b6>
 800c574:	e0c3      	b.n	800c6fe <_dtoa_r+0xb3e>
 800c576:	9b07      	ldr	r3, [sp, #28]
 800c578:	930b      	str	r3, [sp, #44]	; 0x2c
 800c57a:	2c00      	cmp	r4, #0
 800c57c:	dd05      	ble.n	800c58a <_dtoa_r+0x9ca>
 800c57e:	0039      	movs	r1, r7
 800c580:	0022      	movs	r2, r4
 800c582:	9804      	ldr	r0, [sp, #16]
 800c584:	f7fd fc6c 	bl	8009e60 <__lshift>
 800c588:	0007      	movs	r7, r0
 800c58a:	0038      	movs	r0, r7
 800c58c:	2d00      	cmp	r5, #0
 800c58e:	d024      	beq.n	800c5da <_dtoa_r+0xa1a>
 800c590:	6879      	ldr	r1, [r7, #4]
 800c592:	9804      	ldr	r0, [sp, #16]
 800c594:	f7fd fa9c 	bl	8009ad0 <_Balloc>
 800c598:	1e04      	subs	r4, r0, #0
 800c59a:	d111      	bne.n	800c5c0 <_dtoa_r+0xa00>
 800c59c:	0022      	movs	r2, r4
 800c59e:	4b05      	ldr	r3, [pc, #20]	; (800c5b4 <_dtoa_r+0x9f4>)
 800c5a0:	4805      	ldr	r0, [pc, #20]	; (800c5b8 <_dtoa_r+0x9f8>)
 800c5a2:	4906      	ldr	r1, [pc, #24]	; (800c5bc <_dtoa_r+0x9fc>)
 800c5a4:	e43c      	b.n	800be20 <_dtoa_r+0x260>
 800c5a6:	46c0      	nop			; (mov r8, r8)
 800c5a8:	40240000 	.word	0x40240000
 800c5ac:	00000433 	.word	0x00000433
 800c5b0:	7ff00000 	.word	0x7ff00000
 800c5b4:	0800fa97 	.word	0x0800fa97
 800c5b8:	0800fca1 	.word	0x0800fca1
 800c5bc:	000002ef 	.word	0x000002ef
 800c5c0:	0039      	movs	r1, r7
 800c5c2:	693a      	ldr	r2, [r7, #16]
 800c5c4:	310c      	adds	r1, #12
 800c5c6:	3202      	adds	r2, #2
 800c5c8:	0092      	lsls	r2, r2, #2
 800c5ca:	300c      	adds	r0, #12
 800c5cc:	f7fc ff26 	bl	800941c <memcpy>
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	0021      	movs	r1, r4
 800c5d4:	9804      	ldr	r0, [sp, #16]
 800c5d6:	f7fd fc43 	bl	8009e60 <__lshift>
 800c5da:	9b06      	ldr	r3, [sp, #24]
 800c5dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5de:	9307      	str	r3, [sp, #28]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	189b      	adds	r3, r3, r2
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	003d      	movs	r5, r7
 800c5e8:	0007      	movs	r7, r0
 800c5ea:	930e      	str	r3, [sp, #56]	; 0x38
 800c5ec:	9b08      	ldr	r3, [sp, #32]
 800c5ee:	4013      	ands	r3, r2
 800c5f0:	930d      	str	r3, [sp, #52]	; 0x34
 800c5f2:	0031      	movs	r1, r6
 800c5f4:	9805      	ldr	r0, [sp, #20]
 800c5f6:	f7ff fa53 	bl	800baa0 <quorem>
 800c5fa:	0029      	movs	r1, r5
 800c5fc:	0004      	movs	r4, r0
 800c5fe:	900b      	str	r0, [sp, #44]	; 0x2c
 800c600:	9805      	ldr	r0, [sp, #20]
 800c602:	f7fd fc9b 	bl	8009f3c <__mcmp>
 800c606:	003a      	movs	r2, r7
 800c608:	900c      	str	r0, [sp, #48]	; 0x30
 800c60a:	0031      	movs	r1, r6
 800c60c:	9804      	ldr	r0, [sp, #16]
 800c60e:	f7fd fcb1 	bl	8009f74 <__mdiff>
 800c612:	2201      	movs	r2, #1
 800c614:	68c3      	ldr	r3, [r0, #12]
 800c616:	3430      	adds	r4, #48	; 0x30
 800c618:	9008      	str	r0, [sp, #32]
 800c61a:	920a      	str	r2, [sp, #40]	; 0x28
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d104      	bne.n	800c62a <_dtoa_r+0xa6a>
 800c620:	0001      	movs	r1, r0
 800c622:	9805      	ldr	r0, [sp, #20]
 800c624:	f7fd fc8a 	bl	8009f3c <__mcmp>
 800c628:	900a      	str	r0, [sp, #40]	; 0x28
 800c62a:	9908      	ldr	r1, [sp, #32]
 800c62c:	9804      	ldr	r0, [sp, #16]
 800c62e:	f7fd fa77 	bl	8009b20 <_Bfree>
 800c632:	9b07      	ldr	r3, [sp, #28]
 800c634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c636:	3301      	adds	r3, #1
 800c638:	9308      	str	r3, [sp, #32]
 800c63a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c63c:	4313      	orrs	r3, r2
 800c63e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c640:	4313      	orrs	r3, r2
 800c642:	d109      	bne.n	800c658 <_dtoa_r+0xa98>
 800c644:	2c39      	cmp	r4, #57	; 0x39
 800c646:	d022      	beq.n	800c68e <_dtoa_r+0xace>
 800c648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	dd01      	ble.n	800c652 <_dtoa_r+0xa92>
 800c64e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c650:	3431      	adds	r4, #49	; 0x31
 800c652:	9b07      	ldr	r3, [sp, #28]
 800c654:	701c      	strb	r4, [r3, #0]
 800c656:	e76e      	b.n	800c536 <_dtoa_r+0x976>
 800c658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	db04      	blt.n	800c668 <_dtoa_r+0xaa8>
 800c65e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c660:	4313      	orrs	r3, r2
 800c662:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c664:	4313      	orrs	r3, r2
 800c666:	d11e      	bne.n	800c6a6 <_dtoa_r+0xae6>
 800c668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	ddf1      	ble.n	800c652 <_dtoa_r+0xa92>
 800c66e:	9905      	ldr	r1, [sp, #20]
 800c670:	2201      	movs	r2, #1
 800c672:	9804      	ldr	r0, [sp, #16]
 800c674:	f7fd fbf4 	bl	8009e60 <__lshift>
 800c678:	0031      	movs	r1, r6
 800c67a:	9005      	str	r0, [sp, #20]
 800c67c:	f7fd fc5e 	bl	8009f3c <__mcmp>
 800c680:	2800      	cmp	r0, #0
 800c682:	dc02      	bgt.n	800c68a <_dtoa_r+0xaca>
 800c684:	d1e5      	bne.n	800c652 <_dtoa_r+0xa92>
 800c686:	07e3      	lsls	r3, r4, #31
 800c688:	d5e3      	bpl.n	800c652 <_dtoa_r+0xa92>
 800c68a:	2c39      	cmp	r4, #57	; 0x39
 800c68c:	d1df      	bne.n	800c64e <_dtoa_r+0xa8e>
 800c68e:	2339      	movs	r3, #57	; 0x39
 800c690:	9a07      	ldr	r2, [sp, #28]
 800c692:	7013      	strb	r3, [r2, #0]
 800c694:	9b08      	ldr	r3, [sp, #32]
 800c696:	9308      	str	r3, [sp, #32]
 800c698:	3b01      	subs	r3, #1
 800c69a:	781a      	ldrb	r2, [r3, #0]
 800c69c:	2a39      	cmp	r2, #57	; 0x39
 800c69e:	d063      	beq.n	800c768 <_dtoa_r+0xba8>
 800c6a0:	3201      	adds	r2, #1
 800c6a2:	701a      	strb	r2, [r3, #0]
 800c6a4:	e747      	b.n	800c536 <_dtoa_r+0x976>
 800c6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	dd03      	ble.n	800c6b4 <_dtoa_r+0xaf4>
 800c6ac:	2c39      	cmp	r4, #57	; 0x39
 800c6ae:	d0ee      	beq.n	800c68e <_dtoa_r+0xace>
 800c6b0:	3401      	adds	r4, #1
 800c6b2:	e7ce      	b.n	800c652 <_dtoa_r+0xa92>
 800c6b4:	9b07      	ldr	r3, [sp, #28]
 800c6b6:	9a07      	ldr	r2, [sp, #28]
 800c6b8:	701c      	strb	r4, [r3, #0]
 800c6ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d03e      	beq.n	800c73e <_dtoa_r+0xb7e>
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	220a      	movs	r2, #10
 800c6c4:	9905      	ldr	r1, [sp, #20]
 800c6c6:	9804      	ldr	r0, [sp, #16]
 800c6c8:	f7fd fa34 	bl	8009b34 <__multadd>
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	9005      	str	r0, [sp, #20]
 800c6d0:	220a      	movs	r2, #10
 800c6d2:	0029      	movs	r1, r5
 800c6d4:	9804      	ldr	r0, [sp, #16]
 800c6d6:	42bd      	cmp	r5, r7
 800c6d8:	d106      	bne.n	800c6e8 <_dtoa_r+0xb28>
 800c6da:	f7fd fa2b 	bl	8009b34 <__multadd>
 800c6de:	0005      	movs	r5, r0
 800c6e0:	0007      	movs	r7, r0
 800c6e2:	9b08      	ldr	r3, [sp, #32]
 800c6e4:	9307      	str	r3, [sp, #28]
 800c6e6:	e784      	b.n	800c5f2 <_dtoa_r+0xa32>
 800c6e8:	f7fd fa24 	bl	8009b34 <__multadd>
 800c6ec:	0039      	movs	r1, r7
 800c6ee:	0005      	movs	r5, r0
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	220a      	movs	r2, #10
 800c6f4:	9804      	ldr	r0, [sp, #16]
 800c6f6:	f7fd fa1d 	bl	8009b34 <__multadd>
 800c6fa:	0007      	movs	r7, r0
 800c6fc:	e7f1      	b.n	800c6e2 <_dtoa_r+0xb22>
 800c6fe:	9b07      	ldr	r3, [sp, #28]
 800c700:	930b      	str	r3, [sp, #44]	; 0x2c
 800c702:	2500      	movs	r5, #0
 800c704:	0031      	movs	r1, r6
 800c706:	9805      	ldr	r0, [sp, #20]
 800c708:	f7ff f9ca 	bl	800baa0 <quorem>
 800c70c:	9b06      	ldr	r3, [sp, #24]
 800c70e:	3030      	adds	r0, #48	; 0x30
 800c710:	5558      	strb	r0, [r3, r5]
 800c712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c714:	3501      	adds	r5, #1
 800c716:	0004      	movs	r4, r0
 800c718:	42ab      	cmp	r3, r5
 800c71a:	dd07      	ble.n	800c72c <_dtoa_r+0xb6c>
 800c71c:	2300      	movs	r3, #0
 800c71e:	220a      	movs	r2, #10
 800c720:	9905      	ldr	r1, [sp, #20]
 800c722:	9804      	ldr	r0, [sp, #16]
 800c724:	f7fd fa06 	bl	8009b34 <__multadd>
 800c728:	9005      	str	r0, [sp, #20]
 800c72a:	e7eb      	b.n	800c704 <_dtoa_r+0xb44>
 800c72c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c72e:	2301      	movs	r3, #1
 800c730:	2a00      	cmp	r2, #0
 800c732:	dd00      	ble.n	800c736 <_dtoa_r+0xb76>
 800c734:	0013      	movs	r3, r2
 800c736:	2500      	movs	r5, #0
 800c738:	9a06      	ldr	r2, [sp, #24]
 800c73a:	18d3      	adds	r3, r2, r3
 800c73c:	9308      	str	r3, [sp, #32]
 800c73e:	9905      	ldr	r1, [sp, #20]
 800c740:	2201      	movs	r2, #1
 800c742:	9804      	ldr	r0, [sp, #16]
 800c744:	f7fd fb8c 	bl	8009e60 <__lshift>
 800c748:	0031      	movs	r1, r6
 800c74a:	9005      	str	r0, [sp, #20]
 800c74c:	f7fd fbf6 	bl	8009f3c <__mcmp>
 800c750:	2800      	cmp	r0, #0
 800c752:	dc9f      	bgt.n	800c694 <_dtoa_r+0xad4>
 800c754:	d101      	bne.n	800c75a <_dtoa_r+0xb9a>
 800c756:	07e4      	lsls	r4, r4, #31
 800c758:	d49c      	bmi.n	800c694 <_dtoa_r+0xad4>
 800c75a:	9b08      	ldr	r3, [sp, #32]
 800c75c:	9308      	str	r3, [sp, #32]
 800c75e:	3b01      	subs	r3, #1
 800c760:	781a      	ldrb	r2, [r3, #0]
 800c762:	2a30      	cmp	r2, #48	; 0x30
 800c764:	d0fa      	beq.n	800c75c <_dtoa_r+0xb9c>
 800c766:	e6e6      	b.n	800c536 <_dtoa_r+0x976>
 800c768:	9a06      	ldr	r2, [sp, #24]
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d193      	bne.n	800c696 <_dtoa_r+0xad6>
 800c76e:	9b03      	ldr	r3, [sp, #12]
 800c770:	3301      	adds	r3, #1
 800c772:	9303      	str	r3, [sp, #12]
 800c774:	2331      	movs	r3, #49	; 0x31
 800c776:	7013      	strb	r3, [r2, #0]
 800c778:	e6dd      	b.n	800c536 <_dtoa_r+0x976>
 800c77a:	4b09      	ldr	r3, [pc, #36]	; (800c7a0 <_dtoa_r+0xbe0>)
 800c77c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c77e:	9306      	str	r3, [sp, #24]
 800c780:	4b08      	ldr	r3, [pc, #32]	; (800c7a4 <_dtoa_r+0xbe4>)
 800c782:	2a00      	cmp	r2, #0
 800c784:	d001      	beq.n	800c78a <_dtoa_r+0xbca>
 800c786:	f7ff fa4c 	bl	800bc22 <_dtoa_r+0x62>
 800c78a:	f7ff fa4c 	bl	800bc26 <_dtoa_r+0x66>
 800c78e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c790:	2b00      	cmp	r3, #0
 800c792:	dcb6      	bgt.n	800c702 <_dtoa_r+0xb42>
 800c794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c796:	2b02      	cmp	r3, #2
 800c798:	dd00      	ble.n	800c79c <_dtoa_r+0xbdc>
 800c79a:	e6b6      	b.n	800c50a <_dtoa_r+0x94a>
 800c79c:	e7b1      	b.n	800c702 <_dtoa_r+0xb42>
 800c79e:	46c0      	nop			; (mov r8, r8)
 800c7a0:	0800fc94 	.word	0x0800fc94
 800c7a4:	0800fc9c 	.word	0x0800fc9c

0800c7a8 <fiprintf>:
 800c7a8:	b40e      	push	{r1, r2, r3}
 800c7aa:	b517      	push	{r0, r1, r2, r4, lr}
 800c7ac:	4c05      	ldr	r4, [pc, #20]	; (800c7c4 <fiprintf+0x1c>)
 800c7ae:	ab05      	add	r3, sp, #20
 800c7b0:	cb04      	ldmia	r3!, {r2}
 800c7b2:	0001      	movs	r1, r0
 800c7b4:	6820      	ldr	r0, [r4, #0]
 800c7b6:	9301      	str	r3, [sp, #4]
 800c7b8:	f000 f8be 	bl	800c938 <_vfiprintf_r>
 800c7bc:	bc1e      	pop	{r1, r2, r3, r4}
 800c7be:	bc08      	pop	{r3}
 800c7c0:	b003      	add	sp, #12
 800c7c2:	4718      	bx	r3
 800c7c4:	200002b8 	.word	0x200002b8

0800c7c8 <__ssprint_r>:
 800c7c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ca:	6813      	ldr	r3, [r2, #0]
 800c7cc:	b087      	sub	sp, #28
 800c7ce:	0017      	movs	r7, r2
 800c7d0:	9303      	str	r3, [sp, #12]
 800c7d2:	6893      	ldr	r3, [r2, #8]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	000c      	movs	r4, r1
 800c7d8:	9005      	str	r0, [sp, #20]
 800c7da:	9202      	str	r2, [sp, #8]
 800c7dc:	9201      	str	r2, [sp, #4]
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d10d      	bne.n	800c7fe <__ssprint_r+0x36>
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	607b      	str	r3, [r7, #4]
 800c7e8:	b007      	add	sp, #28
 800c7ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ec:	9b03      	ldr	r3, [sp, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	9302      	str	r3, [sp, #8]
 800c7f2:	9b03      	ldr	r3, [sp, #12]
 800c7f4:	685b      	ldr	r3, [r3, #4]
 800c7f6:	9301      	str	r3, [sp, #4]
 800c7f8:	9b03      	ldr	r3, [sp, #12]
 800c7fa:	3308      	adds	r3, #8
 800c7fc:	9303      	str	r3, [sp, #12]
 800c7fe:	9a01      	ldr	r2, [sp, #4]
 800c800:	68a6      	ldr	r6, [r4, #8]
 800c802:	6823      	ldr	r3, [r4, #0]
 800c804:	2a00      	cmp	r2, #0
 800c806:	d0f1      	beq.n	800c7ec <__ssprint_r+0x24>
 800c808:	42b2      	cmp	r2, r6
 800c80a:	d32e      	bcc.n	800c86a <__ssprint_r+0xa2>
 800c80c:	2190      	movs	r1, #144	; 0x90
 800c80e:	89a2      	ldrh	r2, [r4, #12]
 800c810:	00c9      	lsls	r1, r1, #3
 800c812:	420a      	tst	r2, r1
 800c814:	d029      	beq.n	800c86a <__ssprint_r+0xa2>
 800c816:	2003      	movs	r0, #3
 800c818:	6921      	ldr	r1, [r4, #16]
 800c81a:	1a5b      	subs	r3, r3, r1
 800c81c:	9304      	str	r3, [sp, #16]
 800c81e:	6963      	ldr	r3, [r4, #20]
 800c820:	4343      	muls	r3, r0
 800c822:	0fdd      	lsrs	r5, r3, #31
 800c824:	18ed      	adds	r5, r5, r3
 800c826:	9b04      	ldr	r3, [sp, #16]
 800c828:	9801      	ldr	r0, [sp, #4]
 800c82a:	3301      	adds	r3, #1
 800c82c:	181b      	adds	r3, r3, r0
 800c82e:	106d      	asrs	r5, r5, #1
 800c830:	42ab      	cmp	r3, r5
 800c832:	d900      	bls.n	800c836 <__ssprint_r+0x6e>
 800c834:	001d      	movs	r5, r3
 800c836:	0552      	lsls	r2, r2, #21
 800c838:	d532      	bpl.n	800c8a0 <__ssprint_r+0xd8>
 800c83a:	0029      	movs	r1, r5
 800c83c:	9805      	ldr	r0, [sp, #20]
 800c83e:	f7fc ff11 	bl	8009664 <_malloc_r>
 800c842:	1e06      	subs	r6, r0, #0
 800c844:	d036      	beq.n	800c8b4 <__ssprint_r+0xec>
 800c846:	9a04      	ldr	r2, [sp, #16]
 800c848:	6921      	ldr	r1, [r4, #16]
 800c84a:	f7fc fde7 	bl	800941c <memcpy>
 800c84e:	89a2      	ldrh	r2, [r4, #12]
 800c850:	4b1e      	ldr	r3, [pc, #120]	; (800c8cc <__ssprint_r+0x104>)
 800c852:	401a      	ands	r2, r3
 800c854:	2380      	movs	r3, #128	; 0x80
 800c856:	4313      	orrs	r3, r2
 800c858:	81a3      	strh	r3, [r4, #12]
 800c85a:	9b04      	ldr	r3, [sp, #16]
 800c85c:	6126      	str	r6, [r4, #16]
 800c85e:	18f6      	adds	r6, r6, r3
 800c860:	6026      	str	r6, [r4, #0]
 800c862:	6165      	str	r5, [r4, #20]
 800c864:	9e01      	ldr	r6, [sp, #4]
 800c866:	1aed      	subs	r5, r5, r3
 800c868:	60a5      	str	r5, [r4, #8]
 800c86a:	9b01      	ldr	r3, [sp, #4]
 800c86c:	429e      	cmp	r6, r3
 800c86e:	d900      	bls.n	800c872 <__ssprint_r+0xaa>
 800c870:	001e      	movs	r6, r3
 800c872:	0032      	movs	r2, r6
 800c874:	9902      	ldr	r1, [sp, #8]
 800c876:	6820      	ldr	r0, [r4, #0]
 800c878:	f000 ff99 	bl	800d7ae <memmove>
 800c87c:	9a01      	ldr	r2, [sp, #4]
 800c87e:	68a3      	ldr	r3, [r4, #8]
 800c880:	4694      	mov	ip, r2
 800c882:	1b9b      	subs	r3, r3, r6
 800c884:	60a3      	str	r3, [r4, #8]
 800c886:	6823      	ldr	r3, [r4, #0]
 800c888:	199b      	adds	r3, r3, r6
 800c88a:	6023      	str	r3, [r4, #0]
 800c88c:	9b02      	ldr	r3, [sp, #8]
 800c88e:	4463      	add	r3, ip
 800c890:	9302      	str	r3, [sp, #8]
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	1a9b      	subs	r3, r3, r2
 800c896:	60bb      	str	r3, [r7, #8]
 800c898:	d0a3      	beq.n	800c7e2 <__ssprint_r+0x1a>
 800c89a:	2300      	movs	r3, #0
 800c89c:	9301      	str	r3, [sp, #4]
 800c89e:	e7ae      	b.n	800c7fe <__ssprint_r+0x36>
 800c8a0:	002a      	movs	r2, r5
 800c8a2:	9805      	ldr	r0, [sp, #20]
 800c8a4:	f000 ff9e 	bl	800d7e4 <_realloc_r>
 800c8a8:	1e06      	subs	r6, r0, #0
 800c8aa:	d1d6      	bne.n	800c85a <__ssprint_r+0x92>
 800c8ac:	6921      	ldr	r1, [r4, #16]
 800c8ae:	9805      	ldr	r0, [sp, #20]
 800c8b0:	f7fc fe26 	bl	8009500 <_free_r>
 800c8b4:	230c      	movs	r3, #12
 800c8b6:	9a05      	ldr	r2, [sp, #20]
 800c8b8:	2001      	movs	r0, #1
 800c8ba:	6013      	str	r3, [r2, #0]
 800c8bc:	89a2      	ldrh	r2, [r4, #12]
 800c8be:	3334      	adds	r3, #52	; 0x34
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	81a3      	strh	r3, [r4, #12]
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	4240      	negs	r0, r0
 800c8c8:	60bb      	str	r3, [r7, #8]
 800c8ca:	e78b      	b.n	800c7e4 <__ssprint_r+0x1c>
 800c8cc:	fffffb7f 	.word	0xfffffb7f

0800c8d0 <__sprint_r>:
 800c8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8d2:	6893      	ldr	r3, [r2, #8]
 800c8d4:	b085      	sub	sp, #20
 800c8d6:	9001      	str	r0, [sp, #4]
 800c8d8:	000d      	movs	r5, r1
 800c8da:	0014      	movs	r4, r2
 800c8dc:	1e18      	subs	r0, r3, #0
 800c8de:	d018      	beq.n	800c912 <__sprint_r+0x42>
 800c8e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c8e2:	049b      	lsls	r3, r3, #18
 800c8e4:	d524      	bpl.n	800c930 <__sprint_r+0x60>
 800c8e6:	6817      	ldr	r7, [r2, #0]
 800c8e8:	2600      	movs	r6, #0
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	9302      	str	r3, [sp, #8]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	089b      	lsrs	r3, r3, #2
 800c8f4:	9303      	str	r3, [sp, #12]
 800c8f6:	9b03      	ldr	r3, [sp, #12]
 800c8f8:	42b3      	cmp	r3, r6
 800c8fa:	dc0e      	bgt.n	800c91a <__sprint_r+0x4a>
 800c8fc:	2203      	movs	r2, #3
 800c8fe:	9b00      	ldr	r3, [sp, #0]
 800c900:	68a0      	ldr	r0, [r4, #8]
 800c902:	4393      	bics	r3, r2
 800c904:	1ac0      	subs	r0, r0, r3
 800c906:	60a0      	str	r0, [r4, #8]
 800c908:	3708      	adds	r7, #8
 800c90a:	2800      	cmp	r0, #0
 800c90c:	d1ec      	bne.n	800c8e8 <__sprint_r+0x18>
 800c90e:	2300      	movs	r3, #0
 800c910:	60a3      	str	r3, [r4, #8]
 800c912:	2300      	movs	r3, #0
 800c914:	6063      	str	r3, [r4, #4]
 800c916:	b005      	add	sp, #20
 800c918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c91a:	9902      	ldr	r1, [sp, #8]
 800c91c:	00b3      	lsls	r3, r6, #2
 800c91e:	58c9      	ldr	r1, [r1, r3]
 800c920:	002a      	movs	r2, r5
 800c922:	9801      	ldr	r0, [sp, #4]
 800c924:	f000 ff1a 	bl	800d75c <_fputwc_r>
 800c928:	1c43      	adds	r3, r0, #1
 800c92a:	d0f0      	beq.n	800c90e <__sprint_r+0x3e>
 800c92c:	3601      	adds	r6, #1
 800c92e:	e7e2      	b.n	800c8f6 <__sprint_r+0x26>
 800c930:	9801      	ldr	r0, [sp, #4]
 800c932:	f000 fd13 	bl	800d35c <__sfvwrite_r>
 800c936:	e7ea      	b.n	800c90e <__sprint_r+0x3e>

0800c938 <_vfiprintf_r>:
 800c938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c93a:	b0c1      	sub	sp, #260	; 0x104
 800c93c:	001c      	movs	r4, r3
 800c93e:	001f      	movs	r7, r3
 800c940:	9006      	str	r0, [sp, #24]
 800c942:	9103      	str	r1, [sp, #12]
 800c944:	9207      	str	r2, [sp, #28]
 800c946:	2800      	cmp	r0, #0
 800c948:	d004      	beq.n	800c954 <_vfiprintf_r+0x1c>
 800c94a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d101      	bne.n	800c954 <_vfiprintf_r+0x1c>
 800c950:	f7fc fc04 	bl	800915c <__sinit>
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c958:	07db      	lsls	r3, r3, #31
 800c95a:	d407      	bmi.n	800c96c <_vfiprintf_r+0x34>
 800c95c:	9b03      	ldr	r3, [sp, #12]
 800c95e:	899b      	ldrh	r3, [r3, #12]
 800c960:	059b      	lsls	r3, r3, #22
 800c962:	d403      	bmi.n	800c96c <_vfiprintf_r+0x34>
 800c964:	9b03      	ldr	r3, [sp, #12]
 800c966:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c968:	f7fc fd56 	bl	8009418 <__retarget_lock_acquire_recursive>
 800c96c:	9b03      	ldr	r3, [sp, #12]
 800c96e:	220c      	movs	r2, #12
 800c970:	5e9a      	ldrsh	r2, [r3, r2]
 800c972:	2380      	movs	r3, #128	; 0x80
 800c974:	019b      	lsls	r3, r3, #6
 800c976:	421a      	tst	r2, r3
 800c978:	d107      	bne.n	800c98a <_vfiprintf_r+0x52>
 800c97a:	4313      	orrs	r3, r2
 800c97c:	9a03      	ldr	r2, [sp, #12]
 800c97e:	8193      	strh	r3, [r2, #12]
 800c980:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c982:	4aa3      	ldr	r2, [pc, #652]	; (800cc10 <_vfiprintf_r+0x2d8>)
 800c984:	4013      	ands	r3, r2
 800c986:	9a03      	ldr	r2, [sp, #12]
 800c988:	6653      	str	r3, [r2, #100]	; 0x64
 800c98a:	9b03      	ldr	r3, [sp, #12]
 800c98c:	899b      	ldrh	r3, [r3, #12]
 800c98e:	071b      	lsls	r3, r3, #28
 800c990:	d503      	bpl.n	800c99a <_vfiprintf_r+0x62>
 800c992:	9b03      	ldr	r3, [sp, #12]
 800c994:	691b      	ldr	r3, [r3, #16]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d118      	bne.n	800c9cc <_vfiprintf_r+0x94>
 800c99a:	9903      	ldr	r1, [sp, #12]
 800c99c:	9806      	ldr	r0, [sp, #24]
 800c99e:	f000 fe3b 	bl	800d618 <__swsetup_r>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	d012      	beq.n	800c9cc <_vfiprintf_r+0x94>
 800c9a6:	9b03      	ldr	r3, [sp, #12]
 800c9a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c9aa:	07db      	lsls	r3, r3, #31
 800c9ac:	d505      	bpl.n	800c9ba <_vfiprintf_r+0x82>
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	425b      	negs	r3, r3
 800c9b2:	9308      	str	r3, [sp, #32]
 800c9b4:	9808      	ldr	r0, [sp, #32]
 800c9b6:	b041      	add	sp, #260	; 0x104
 800c9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9ba:	9b03      	ldr	r3, [sp, #12]
 800c9bc:	899b      	ldrh	r3, [r3, #12]
 800c9be:	059b      	lsls	r3, r3, #22
 800c9c0:	d4f5      	bmi.n	800c9ae <_vfiprintf_r+0x76>
 800c9c2:	9b03      	ldr	r3, [sp, #12]
 800c9c4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c9c6:	f7fc fd28 	bl	800941a <__retarget_lock_release_recursive>
 800c9ca:	e7f0      	b.n	800c9ae <_vfiprintf_r+0x76>
 800c9cc:	221a      	movs	r2, #26
 800c9ce:	9b03      	ldr	r3, [sp, #12]
 800c9d0:	899b      	ldrh	r3, [r3, #12]
 800c9d2:	401a      	ands	r2, r3
 800c9d4:	2a0a      	cmp	r2, #10
 800c9d6:	d116      	bne.n	800ca06 <_vfiprintf_r+0xce>
 800c9d8:	9a03      	ldr	r2, [sp, #12]
 800c9da:	210e      	movs	r1, #14
 800c9dc:	5e52      	ldrsh	r2, [r2, r1]
 800c9de:	2a00      	cmp	r2, #0
 800c9e0:	db11      	blt.n	800ca06 <_vfiprintf_r+0xce>
 800c9e2:	9a03      	ldr	r2, [sp, #12]
 800c9e4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800c9e6:	07d2      	lsls	r2, r2, #31
 800c9e8:	d405      	bmi.n	800c9f6 <_vfiprintf_r+0xbe>
 800c9ea:	059b      	lsls	r3, r3, #22
 800c9ec:	d403      	bmi.n	800c9f6 <_vfiprintf_r+0xbe>
 800c9ee:	9b03      	ldr	r3, [sp, #12]
 800c9f0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c9f2:	f7fc fd12 	bl	800941a <__retarget_lock_release_recursive>
 800c9f6:	0023      	movs	r3, r4
 800c9f8:	9a07      	ldr	r2, [sp, #28]
 800c9fa:	9903      	ldr	r1, [sp, #12]
 800c9fc:	9806      	ldr	r0, [sp, #24]
 800c9fe:	f000 fc69 	bl	800d2d4 <__sbprintf>
 800ca02:	9008      	str	r0, [sp, #32]
 800ca04:	e7d6      	b.n	800c9b4 <_vfiprintf_r+0x7c>
 800ca06:	2300      	movs	r3, #0
 800ca08:	ad17      	add	r5, sp, #92	; 0x5c
 800ca0a:	9514      	str	r5, [sp, #80]	; 0x50
 800ca0c:	9316      	str	r3, [sp, #88]	; 0x58
 800ca0e:	9315      	str	r3, [sp, #84]	; 0x54
 800ca10:	930c      	str	r3, [sp, #48]	; 0x30
 800ca12:	930d      	str	r3, [sp, #52]	; 0x34
 800ca14:	930e      	str	r3, [sp, #56]	; 0x38
 800ca16:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca18:	9308      	str	r3, [sp, #32]
 800ca1a:	9c07      	ldr	r4, [sp, #28]
 800ca1c:	7823      	ldrb	r3, [r4, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d002      	beq.n	800ca28 <_vfiprintf_r+0xf0>
 800ca22:	2b25      	cmp	r3, #37	; 0x25
 800ca24:	d000      	beq.n	800ca28 <_vfiprintf_r+0xf0>
 800ca26:	e08d      	b.n	800cb44 <_vfiprintf_r+0x20c>
 800ca28:	9b07      	ldr	r3, [sp, #28]
 800ca2a:	1ae6      	subs	r6, r4, r3
 800ca2c:	429c      	cmp	r4, r3
 800ca2e:	d016      	beq.n	800ca5e <_vfiprintf_r+0x126>
 800ca30:	602b      	str	r3, [r5, #0]
 800ca32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ca34:	606e      	str	r6, [r5, #4]
 800ca36:	199b      	adds	r3, r3, r6
 800ca38:	9316      	str	r3, [sp, #88]	; 0x58
 800ca3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca3c:	3508      	adds	r5, #8
 800ca3e:	3301      	adds	r3, #1
 800ca40:	9315      	str	r3, [sp, #84]	; 0x54
 800ca42:	2b07      	cmp	r3, #7
 800ca44:	dd08      	ble.n	800ca58 <_vfiprintf_r+0x120>
 800ca46:	9903      	ldr	r1, [sp, #12]
 800ca48:	9806      	ldr	r0, [sp, #24]
 800ca4a:	aa14      	add	r2, sp, #80	; 0x50
 800ca4c:	f7ff ff40 	bl	800c8d0 <__sprint_r>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d000      	beq.n	800ca56 <_vfiprintf_r+0x11e>
 800ca54:	e3d9      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800ca56:	ad17      	add	r5, sp, #92	; 0x5c
 800ca58:	9b08      	ldr	r3, [sp, #32]
 800ca5a:	199b      	adds	r3, r3, r6
 800ca5c:	9308      	str	r3, [sp, #32]
 800ca5e:	7823      	ldrb	r3, [r4, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d101      	bne.n	800ca68 <_vfiprintf_r+0x130>
 800ca64:	f000 fbf6 	bl	800d254 <_vfiprintf_r+0x91c>
 800ca68:	2200      	movs	r2, #0
 800ca6a:	a912      	add	r1, sp, #72	; 0x48
 800ca6c:	70ca      	strb	r2, [r1, #3]
 800ca6e:	2101      	movs	r1, #1
 800ca70:	1c63      	adds	r3, r4, #1
 800ca72:	0014      	movs	r4, r2
 800ca74:	4249      	negs	r1, r1
 800ca76:	9105      	str	r1, [sp, #20]
 800ca78:	9209      	str	r2, [sp, #36]	; 0x24
 800ca7a:	1c5a      	adds	r2, r3, #1
 800ca7c:	781b      	ldrb	r3, [r3, #0]
 800ca7e:	9207      	str	r2, [sp, #28]
 800ca80:	0018      	movs	r0, r3
 800ca82:	3820      	subs	r0, #32
 800ca84:	285a      	cmp	r0, #90	; 0x5a
 800ca86:	d900      	bls.n	800ca8a <_vfiprintf_r+0x152>
 800ca88:	e362      	b.n	800d150 <_vfiprintf_r+0x818>
 800ca8a:	f7f3 fb4d 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ca8e:	0078      	.short	0x0078
 800ca90:	03610361 	.word	0x03610361
 800ca94:	03610081 	.word	0x03610081
 800ca98:	03610361 	.word	0x03610361
 800ca9c:	0361005d 	.word	0x0361005d
 800caa0:	00830361 	.word	0x00830361
 800caa4:	0361008b 	.word	0x0361008b
 800caa8:	008f0089 	.word	0x008f0089
 800caac:	00ad0361 	.word	0x00ad0361
 800cab0:	00af00af 	.word	0x00af00af
 800cab4:	00af00af 	.word	0x00af00af
 800cab8:	00af00af 	.word	0x00af00af
 800cabc:	00af00af 	.word	0x00af00af
 800cac0:	036100af 	.word	0x036100af
 800cac4:	03610361 	.word	0x03610361
 800cac8:	03610361 	.word	0x03610361
 800cacc:	03610361 	.word	0x03610361
 800cad0:	03610361 	.word	0x03610361
 800cad4:	00e600da 	.word	0x00e600da
 800cad8:	03610361 	.word	0x03610361
 800cadc:	03610361 	.word	0x03610361
 800cae0:	03610361 	.word	0x03610361
 800cae4:	03610361 	.word	0x03610361
 800cae8:	03610361 	.word	0x03610361
 800caec:	03610143 	.word	0x03610143
 800caf0:	03610361 	.word	0x03610361
 800caf4:	03610182 	.word	0x03610182
 800caf8:	0361027c 	.word	0x0361027c
 800cafc:	02ae0361 	.word	0x02ae0361
 800cb00:	03610361 	.word	0x03610361
 800cb04:	03610361 	.word	0x03610361
 800cb08:	03610361 	.word	0x03610361
 800cb0c:	03610361 	.word	0x03610361
 800cb10:	03610361 	.word	0x03610361
 800cb14:	00e800da 	.word	0x00e800da
 800cb18:	03610361 	.word	0x03610361
 800cb1c:	00c30361 	.word	0x00c30361
 800cb20:	00d600e8 	.word	0x00d600e8
 800cb24:	00cf0361 	.word	0x00cf0361
 800cb28:	01260361 	.word	0x01260361
 800cb2c:	01740145 	.word	0x01740145
 800cb30:	036100d6 	.word	0x036100d6
 800cb34:	007f0182 	.word	0x007f0182
 800cb38:	0361027e 	.word	0x0361027e
 800cb3c:	02cd0361 	.word	0x02cd0361
 800cb40:	007f0361 	.word	0x007f0361
 800cb44:	3401      	adds	r4, #1
 800cb46:	e769      	b.n	800ca1c <_vfiprintf_r+0xe4>
 800cb48:	9806      	ldr	r0, [sp, #24]
 800cb4a:	f7fe fe8b 	bl	800b864 <_localeconv_r>
 800cb4e:	6843      	ldr	r3, [r0, #4]
 800cb50:	0018      	movs	r0, r3
 800cb52:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb54:	f7f3 fad6 	bl	8000104 <strlen>
 800cb58:	900e      	str	r0, [sp, #56]	; 0x38
 800cb5a:	9806      	ldr	r0, [sp, #24]
 800cb5c:	f7fe fe82 	bl	800b864 <_localeconv_r>
 800cb60:	6883      	ldr	r3, [r0, #8]
 800cb62:	930d      	str	r3, [sp, #52]	; 0x34
 800cb64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d010      	beq.n	800cb8c <_vfiprintf_r+0x254>
 800cb6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d00d      	beq.n	800cb8c <_vfiprintf_r+0x254>
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d00a      	beq.n	800cb8c <_vfiprintf_r+0x254>
 800cb76:	2380      	movs	r3, #128	; 0x80
 800cb78:	00db      	lsls	r3, r3, #3
 800cb7a:	431c      	orrs	r4, r3
 800cb7c:	e006      	b.n	800cb8c <_vfiprintf_r+0x254>
 800cb7e:	ab12      	add	r3, sp, #72	; 0x48
 800cb80:	78da      	ldrb	r2, [r3, #3]
 800cb82:	3303      	adds	r3, #3
 800cb84:	2a00      	cmp	r2, #0
 800cb86:	d101      	bne.n	800cb8c <_vfiprintf_r+0x254>
 800cb88:	3220      	adds	r2, #32
 800cb8a:	701a      	strb	r2, [r3, #0]
 800cb8c:	9b07      	ldr	r3, [sp, #28]
 800cb8e:	e774      	b.n	800ca7a <_vfiprintf_r+0x142>
 800cb90:	2301      	movs	r3, #1
 800cb92:	e7f2      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cb94:	cf08      	ldmia	r7!, {r3}
 800cb96:	9309      	str	r3, [sp, #36]	; 0x24
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	daf7      	bge.n	800cb8c <_vfiprintf_r+0x254>
 800cb9c:	425b      	negs	r3, r3
 800cb9e:	9309      	str	r3, [sp, #36]	; 0x24
 800cba0:	2304      	movs	r3, #4
 800cba2:	e7ea      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cba4:	222b      	movs	r2, #43	; 0x2b
 800cba6:	ab12      	add	r3, sp, #72	; 0x48
 800cba8:	70da      	strb	r2, [r3, #3]
 800cbaa:	e7ef      	b.n	800cb8c <_vfiprintf_r+0x254>
 800cbac:	9b07      	ldr	r3, [sp, #28]
 800cbae:	1c5a      	adds	r2, r3, #1
 800cbb0:	781b      	ldrb	r3, [r3, #0]
 800cbb2:	2b2a      	cmp	r3, #42	; 0x2a
 800cbb4:	d00f      	beq.n	800cbd6 <_vfiprintf_r+0x29e>
 800cbb6:	2100      	movs	r1, #0
 800cbb8:	9105      	str	r1, [sp, #20]
 800cbba:	0019      	movs	r1, r3
 800cbbc:	3930      	subs	r1, #48	; 0x30
 800cbbe:	9207      	str	r2, [sp, #28]
 800cbc0:	2909      	cmp	r1, #9
 800cbc2:	d900      	bls.n	800cbc6 <_vfiprintf_r+0x28e>
 800cbc4:	e75c      	b.n	800ca80 <_vfiprintf_r+0x148>
 800cbc6:	200a      	movs	r0, #10
 800cbc8:	9b05      	ldr	r3, [sp, #20]
 800cbca:	4343      	muls	r3, r0
 800cbcc:	185b      	adds	r3, r3, r1
 800cbce:	9305      	str	r3, [sp, #20]
 800cbd0:	7813      	ldrb	r3, [r2, #0]
 800cbd2:	3201      	adds	r2, #1
 800cbd4:	e7f1      	b.n	800cbba <_vfiprintf_r+0x282>
 800cbd6:	cf08      	ldmia	r7!, {r3}
 800cbd8:	9305      	str	r3, [sp, #20]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	da02      	bge.n	800cbe4 <_vfiprintf_r+0x2ac>
 800cbde:	2301      	movs	r3, #1
 800cbe0:	425b      	negs	r3, r3
 800cbe2:	9305      	str	r3, [sp, #20]
 800cbe4:	9207      	str	r2, [sp, #28]
 800cbe6:	e7d1      	b.n	800cb8c <_vfiprintf_r+0x254>
 800cbe8:	2380      	movs	r3, #128	; 0x80
 800cbea:	e7c6      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cbec:	2100      	movs	r1, #0
 800cbee:	9a07      	ldr	r2, [sp, #28]
 800cbf0:	9109      	str	r1, [sp, #36]	; 0x24
 800cbf2:	200a      	movs	r0, #10
 800cbf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cbf6:	3b30      	subs	r3, #48	; 0x30
 800cbf8:	4341      	muls	r1, r0
 800cbfa:	185b      	adds	r3, r3, r1
 800cbfc:	9309      	str	r3, [sp, #36]	; 0x24
 800cbfe:	0013      	movs	r3, r2
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	3201      	adds	r2, #1
 800cc04:	0019      	movs	r1, r3
 800cc06:	3930      	subs	r1, #48	; 0x30
 800cc08:	9207      	str	r2, [sp, #28]
 800cc0a:	2909      	cmp	r1, #9
 800cc0c:	d9f1      	bls.n	800cbf2 <_vfiprintf_r+0x2ba>
 800cc0e:	e737      	b.n	800ca80 <_vfiprintf_r+0x148>
 800cc10:	ffffdfff 	.word	0xffffdfff
 800cc14:	9b07      	ldr	r3, [sp, #28]
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	2b68      	cmp	r3, #104	; 0x68
 800cc1a:	d105      	bne.n	800cc28 <_vfiprintf_r+0x2f0>
 800cc1c:	9b07      	ldr	r3, [sp, #28]
 800cc1e:	3301      	adds	r3, #1
 800cc20:	9307      	str	r3, [sp, #28]
 800cc22:	2380      	movs	r3, #128	; 0x80
 800cc24:	009b      	lsls	r3, r3, #2
 800cc26:	e7a8      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cc28:	2340      	movs	r3, #64	; 0x40
 800cc2a:	e7a6      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cc2c:	9b07      	ldr	r3, [sp, #28]
 800cc2e:	781b      	ldrb	r3, [r3, #0]
 800cc30:	2b6c      	cmp	r3, #108	; 0x6c
 800cc32:	d104      	bne.n	800cc3e <_vfiprintf_r+0x306>
 800cc34:	9b07      	ldr	r3, [sp, #28]
 800cc36:	3301      	adds	r3, #1
 800cc38:	9307      	str	r3, [sp, #28]
 800cc3a:	2320      	movs	r3, #32
 800cc3c:	e79d      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cc3e:	2310      	movs	r3, #16
 800cc40:	e79b      	b.n	800cb7a <_vfiprintf_r+0x242>
 800cc42:	003a      	movs	r2, r7
 800cc44:	ca08      	ldmia	r2!, {r3}
 800cc46:	ae27      	add	r6, sp, #156	; 0x9c
 800cc48:	7033      	strb	r3, [r6, #0]
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	9204      	str	r2, [sp, #16]
 800cc4e:	aa12      	add	r2, sp, #72	; 0x48
 800cc50:	70d3      	strb	r3, [r2, #3]
 800cc52:	2201      	movs	r2, #1
 800cc54:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc56:	9205      	str	r2, [sp, #20]
 800cc58:	e0b0      	b.n	800cdbc <_vfiprintf_r+0x484>
 800cc5a:	2310      	movs	r3, #16
 800cc5c:	431c      	orrs	r4, r3
 800cc5e:	06a3      	lsls	r3, r4, #26
 800cc60:	d52a      	bpl.n	800ccb8 <_vfiprintf_r+0x380>
 800cc62:	2307      	movs	r3, #7
 800cc64:	3707      	adds	r7, #7
 800cc66:	439f      	bics	r7, r3
 800cc68:	0039      	movs	r1, r7
 800cc6a:	c90c      	ldmia	r1!, {r2, r3}
 800cc6c:	9200      	str	r2, [sp, #0]
 800cc6e:	9301      	str	r3, [sp, #4]
 800cc70:	9104      	str	r1, [sp, #16]
 800cc72:	9a01      	ldr	r2, [sp, #4]
 800cc74:	2301      	movs	r3, #1
 800cc76:	2a00      	cmp	r2, #0
 800cc78:	da09      	bge.n	800cc8e <_vfiprintf_r+0x356>
 800cc7a:	9e00      	ldr	r6, [sp, #0]
 800cc7c:	9f01      	ldr	r7, [sp, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	4271      	negs	r1, r6
 800cc82:	41ba      	sbcs	r2, r7
 800cc84:	9100      	str	r1, [sp, #0]
 800cc86:	9201      	str	r2, [sp, #4]
 800cc88:	212d      	movs	r1, #45	; 0x2d
 800cc8a:	aa12      	add	r2, sp, #72	; 0x48
 800cc8c:	70d1      	strb	r1, [r2, #3]
 800cc8e:	9901      	ldr	r1, [sp, #4]
 800cc90:	9a00      	ldr	r2, [sp, #0]
 800cc92:	430a      	orrs	r2, r1
 800cc94:	9905      	ldr	r1, [sp, #20]
 800cc96:	3101      	adds	r1, #1
 800cc98:	d100      	bne.n	800cc9c <_vfiprintf_r+0x364>
 800cc9a:	e2e9      	b.n	800d270 <_vfiprintf_r+0x938>
 800cc9c:	2180      	movs	r1, #128	; 0x80
 800cc9e:	0027      	movs	r7, r4
 800cca0:	438f      	bics	r7, r1
 800cca2:	2a00      	cmp	r2, #0
 800cca4:	d000      	beq.n	800cca8 <_vfiprintf_r+0x370>
 800cca6:	e2e7      	b.n	800d278 <_vfiprintf_r+0x940>
 800cca8:	9a05      	ldr	r2, [sp, #20]
 800ccaa:	2a00      	cmp	r2, #0
 800ccac:	d100      	bne.n	800ccb0 <_vfiprintf_r+0x378>
 800ccae:	e243      	b.n	800d138 <_vfiprintf_r+0x800>
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d000      	beq.n	800ccb6 <_vfiprintf_r+0x37e>
 800ccb4:	e2e3      	b.n	800d27e <_vfiprintf_r+0x946>
 800ccb6:	e1e7      	b.n	800d088 <_vfiprintf_r+0x750>
 800ccb8:	003a      	movs	r2, r7
 800ccba:	ca08      	ldmia	r2!, {r3}
 800ccbc:	9204      	str	r2, [sp, #16]
 800ccbe:	06e2      	lsls	r2, r4, #27
 800ccc0:	d503      	bpl.n	800ccca <_vfiprintf_r+0x392>
 800ccc2:	9300      	str	r3, [sp, #0]
 800ccc4:	17db      	asrs	r3, r3, #31
 800ccc6:	9301      	str	r3, [sp, #4]
 800ccc8:	e7d3      	b.n	800cc72 <_vfiprintf_r+0x33a>
 800ccca:	0662      	lsls	r2, r4, #25
 800cccc:	d501      	bpl.n	800ccd2 <_vfiprintf_r+0x39a>
 800ccce:	b21b      	sxth	r3, r3
 800ccd0:	e7f7      	b.n	800ccc2 <_vfiprintf_r+0x38a>
 800ccd2:	05a2      	lsls	r2, r4, #22
 800ccd4:	d5f5      	bpl.n	800ccc2 <_vfiprintf_r+0x38a>
 800ccd6:	b25b      	sxtb	r3, r3
 800ccd8:	e7f3      	b.n	800ccc2 <_vfiprintf_r+0x38a>
 800ccda:	1d3b      	adds	r3, r7, #4
 800ccdc:	9304      	str	r3, [sp, #16]
 800ccde:	06a3      	lsls	r3, r4, #26
 800cce0:	d506      	bpl.n	800ccf0 <_vfiprintf_r+0x3b8>
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	9a08      	ldr	r2, [sp, #32]
 800cce6:	601a      	str	r2, [r3, #0]
 800cce8:	17d2      	asrs	r2, r2, #31
 800ccea:	605a      	str	r2, [r3, #4]
 800ccec:	9f04      	ldr	r7, [sp, #16]
 800ccee:	e694      	b.n	800ca1a <_vfiprintf_r+0xe2>
 800ccf0:	06e3      	lsls	r3, r4, #27
 800ccf2:	d503      	bpl.n	800ccfc <_vfiprintf_r+0x3c4>
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	9a08      	ldr	r2, [sp, #32]
 800ccf8:	601a      	str	r2, [r3, #0]
 800ccfa:	e7f7      	b.n	800ccec <_vfiprintf_r+0x3b4>
 800ccfc:	0663      	lsls	r3, r4, #25
 800ccfe:	d503      	bpl.n	800cd08 <_vfiprintf_r+0x3d0>
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	9a08      	ldr	r2, [sp, #32]
 800cd04:	801a      	strh	r2, [r3, #0]
 800cd06:	e7f1      	b.n	800ccec <_vfiprintf_r+0x3b4>
 800cd08:	05a4      	lsls	r4, r4, #22
 800cd0a:	d5f3      	bpl.n	800ccf4 <_vfiprintf_r+0x3bc>
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	9a08      	ldr	r2, [sp, #32]
 800cd10:	701a      	strb	r2, [r3, #0]
 800cd12:	e7eb      	b.n	800ccec <_vfiprintf_r+0x3b4>
 800cd14:	2310      	movs	r3, #16
 800cd16:	431c      	orrs	r4, r3
 800cd18:	2320      	movs	r3, #32
 800cd1a:	0020      	movs	r0, r4
 800cd1c:	4018      	ands	r0, r3
 800cd1e:	421c      	tst	r4, r3
 800cd20:	d00d      	beq.n	800cd3e <_vfiprintf_r+0x406>
 800cd22:	3b19      	subs	r3, #25
 800cd24:	3707      	adds	r7, #7
 800cd26:	439f      	bics	r7, r3
 800cd28:	0039      	movs	r1, r7
 800cd2a:	c90c      	ldmia	r1!, {r2, r3}
 800cd2c:	9200      	str	r2, [sp, #0]
 800cd2e:	9301      	str	r3, [sp, #4]
 800cd30:	9104      	str	r1, [sp, #16]
 800cd32:	4bcc      	ldr	r3, [pc, #816]	; (800d064 <_vfiprintf_r+0x72c>)
 800cd34:	401c      	ands	r4, r3
 800cd36:	2300      	movs	r3, #0
 800cd38:	2100      	movs	r1, #0
 800cd3a:	aa12      	add	r2, sp, #72	; 0x48
 800cd3c:	e7a6      	b.n	800cc8c <_vfiprintf_r+0x354>
 800cd3e:	003a      	movs	r2, r7
 800cd40:	ca08      	ldmia	r2!, {r3}
 800cd42:	0021      	movs	r1, r4
 800cd44:	9204      	str	r2, [sp, #16]
 800cd46:	2210      	movs	r2, #16
 800cd48:	4011      	ands	r1, r2
 800cd4a:	4214      	tst	r4, r2
 800cd4c:	d002      	beq.n	800cd54 <_vfiprintf_r+0x41c>
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	9001      	str	r0, [sp, #4]
 800cd52:	e7ee      	b.n	800cd32 <_vfiprintf_r+0x3fa>
 800cd54:	2240      	movs	r2, #64	; 0x40
 800cd56:	0020      	movs	r0, r4
 800cd58:	4010      	ands	r0, r2
 800cd5a:	4214      	tst	r4, r2
 800cd5c:	d003      	beq.n	800cd66 <_vfiprintf_r+0x42e>
 800cd5e:	b29b      	uxth	r3, r3
 800cd60:	9300      	str	r3, [sp, #0]
 800cd62:	9101      	str	r1, [sp, #4]
 800cd64:	e7e5      	b.n	800cd32 <_vfiprintf_r+0x3fa>
 800cd66:	2280      	movs	r2, #128	; 0x80
 800cd68:	0021      	movs	r1, r4
 800cd6a:	0092      	lsls	r2, r2, #2
 800cd6c:	4011      	ands	r1, r2
 800cd6e:	4214      	tst	r4, r2
 800cd70:	d0f6      	beq.n	800cd60 <_vfiprintf_r+0x428>
 800cd72:	b2db      	uxtb	r3, r3
 800cd74:	e7eb      	b.n	800cd4e <_vfiprintf_r+0x416>
 800cd76:	003b      	movs	r3, r7
 800cd78:	cb04      	ldmia	r3!, {r2}
 800cd7a:	49bb      	ldr	r1, [pc, #748]	; (800d068 <_vfiprintf_r+0x730>)
 800cd7c:	9304      	str	r3, [sp, #16]
 800cd7e:	2300      	movs	r3, #0
 800cd80:	9200      	str	r2, [sp, #0]
 800cd82:	aa13      	add	r2, sp, #76	; 0x4c
 800cd84:	8011      	strh	r1, [r2, #0]
 800cd86:	4ab9      	ldr	r2, [pc, #740]	; (800d06c <_vfiprintf_r+0x734>)
 800cd88:	9301      	str	r3, [sp, #4]
 800cd8a:	3302      	adds	r3, #2
 800cd8c:	431c      	orrs	r4, r3
 800cd8e:	920c      	str	r2, [sp, #48]	; 0x30
 800cd90:	e7d2      	b.n	800cd38 <_vfiprintf_r+0x400>
 800cd92:	003b      	movs	r3, r7
 800cd94:	2700      	movs	r7, #0
 800cd96:	cb40      	ldmia	r3!, {r6}
 800cd98:	9304      	str	r3, [sp, #16]
 800cd9a:	ab12      	add	r3, sp, #72	; 0x48
 800cd9c:	70df      	strb	r7, [r3, #3]
 800cd9e:	9b05      	ldr	r3, [sp, #20]
 800cda0:	3301      	adds	r3, #1
 800cda2:	d100      	bne.n	800cda6 <_vfiprintf_r+0x46e>
 800cda4:	e0ea      	b.n	800cf7c <_vfiprintf_r+0x644>
 800cda6:	0039      	movs	r1, r7
 800cda8:	0030      	movs	r0, r6
 800cdaa:	9a05      	ldr	r2, [sp, #20]
 800cdac:	f7fe fd8f 	bl	800b8ce <memchr>
 800cdb0:	900b      	str	r0, [sp, #44]	; 0x2c
 800cdb2:	42b8      	cmp	r0, r7
 800cdb4:	d002      	beq.n	800cdbc <_vfiprintf_r+0x484>
 800cdb6:	1b83      	subs	r3, r0, r6
 800cdb8:	9305      	str	r3, [sp, #20]
 800cdba:	970b      	str	r7, [sp, #44]	; 0x2c
 800cdbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdbe:	9a05      	ldr	r2, [sp, #20]
 800cdc0:	930a      	str	r3, [sp, #40]	; 0x28
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	da00      	bge.n	800cdc8 <_vfiprintf_r+0x490>
 800cdc6:	920a      	str	r2, [sp, #40]	; 0x28
 800cdc8:	ab12      	add	r3, sp, #72	; 0x48
 800cdca:	3303      	adds	r3, #3
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	1e5a      	subs	r2, r3, #1
 800cdd0:	4193      	sbcs	r3, r2
 800cdd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cdd4:	18d3      	adds	r3, r2, r3
 800cdd6:	930a      	str	r3, [sp, #40]	; 0x28
 800cdd8:	0022      	movs	r2, r4
 800cdda:	2302      	movs	r3, #2
 800cddc:	401a      	ands	r2, r3
 800cdde:	9210      	str	r2, [sp, #64]	; 0x40
 800cde0:	421c      	tst	r4, r3
 800cde2:	d002      	beq.n	800cdea <_vfiprintf_r+0x4b2>
 800cde4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cde6:	3302      	adds	r3, #2
 800cde8:	930a      	str	r3, [sp, #40]	; 0x28
 800cdea:	2384      	movs	r3, #132	; 0x84
 800cdec:	0022      	movs	r2, r4
 800cdee:	401a      	ands	r2, r3
 800cdf0:	9211      	str	r2, [sp, #68]	; 0x44
 800cdf2:	421c      	tst	r4, r3
 800cdf4:	d11e      	bne.n	800ce34 <_vfiprintf_r+0x4fc>
 800cdf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cdfa:	1a9f      	subs	r7, r3, r2
 800cdfc:	2f00      	cmp	r7, #0
 800cdfe:	dd19      	ble.n	800ce34 <_vfiprintf_r+0x4fc>
 800ce00:	0029      	movs	r1, r5
 800ce02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce04:	489a      	ldr	r0, [pc, #616]	; (800d070 <_vfiprintf_r+0x738>)
 800ce06:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce08:	3301      	adds	r3, #1
 800ce0a:	3108      	adds	r1, #8
 800ce0c:	6028      	str	r0, [r5, #0]
 800ce0e:	2f10      	cmp	r7, #16
 800ce10:	dd00      	ble.n	800ce14 <_vfiprintf_r+0x4dc>
 800ce12:	e1a7      	b.n	800d164 <_vfiprintf_r+0x82c>
 800ce14:	606f      	str	r7, [r5, #4]
 800ce16:	18bf      	adds	r7, r7, r2
 800ce18:	000d      	movs	r5, r1
 800ce1a:	9716      	str	r7, [sp, #88]	; 0x58
 800ce1c:	9315      	str	r3, [sp, #84]	; 0x54
 800ce1e:	2b07      	cmp	r3, #7
 800ce20:	dd08      	ble.n	800ce34 <_vfiprintf_r+0x4fc>
 800ce22:	9903      	ldr	r1, [sp, #12]
 800ce24:	9806      	ldr	r0, [sp, #24]
 800ce26:	aa14      	add	r2, sp, #80	; 0x50
 800ce28:	f7ff fd52 	bl	800c8d0 <__sprint_r>
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	d000      	beq.n	800ce32 <_vfiprintf_r+0x4fa>
 800ce30:	e1eb      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800ce32:	ad17      	add	r5, sp, #92	; 0x5c
 800ce34:	a912      	add	r1, sp, #72	; 0x48
 800ce36:	78c8      	ldrb	r0, [r1, #3]
 800ce38:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce3c:	3103      	adds	r1, #3
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	d012      	beq.n	800ce68 <_vfiprintf_r+0x530>
 800ce42:	6029      	str	r1, [r5, #0]
 800ce44:	2101      	movs	r1, #1
 800ce46:	3301      	adds	r3, #1
 800ce48:	1852      	adds	r2, r2, r1
 800ce4a:	6069      	str	r1, [r5, #4]
 800ce4c:	9216      	str	r2, [sp, #88]	; 0x58
 800ce4e:	9315      	str	r3, [sp, #84]	; 0x54
 800ce50:	3508      	adds	r5, #8
 800ce52:	2b07      	cmp	r3, #7
 800ce54:	dd08      	ble.n	800ce68 <_vfiprintf_r+0x530>
 800ce56:	9903      	ldr	r1, [sp, #12]
 800ce58:	9806      	ldr	r0, [sp, #24]
 800ce5a:	aa14      	add	r2, sp, #80	; 0x50
 800ce5c:	f7ff fd38 	bl	800c8d0 <__sprint_r>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d000      	beq.n	800ce66 <_vfiprintf_r+0x52e>
 800ce64:	e1d1      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800ce66:	ad17      	add	r5, sp, #92	; 0x5c
 800ce68:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ce6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce6e:	2900      	cmp	r1, #0
 800ce70:	d013      	beq.n	800ce9a <_vfiprintf_r+0x562>
 800ce72:	a913      	add	r1, sp, #76	; 0x4c
 800ce74:	6029      	str	r1, [r5, #0]
 800ce76:	2102      	movs	r1, #2
 800ce78:	3301      	adds	r3, #1
 800ce7a:	1852      	adds	r2, r2, r1
 800ce7c:	6069      	str	r1, [r5, #4]
 800ce7e:	9216      	str	r2, [sp, #88]	; 0x58
 800ce80:	9315      	str	r3, [sp, #84]	; 0x54
 800ce82:	3508      	adds	r5, #8
 800ce84:	2b07      	cmp	r3, #7
 800ce86:	dd08      	ble.n	800ce9a <_vfiprintf_r+0x562>
 800ce88:	9903      	ldr	r1, [sp, #12]
 800ce8a:	9806      	ldr	r0, [sp, #24]
 800ce8c:	aa14      	add	r2, sp, #80	; 0x50
 800ce8e:	f7ff fd1f 	bl	800c8d0 <__sprint_r>
 800ce92:	2800      	cmp	r0, #0
 800ce94:	d000      	beq.n	800ce98 <_vfiprintf_r+0x560>
 800ce96:	e1b8      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800ce98:	ad17      	add	r5, sp, #92	; 0x5c
 800ce9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce9c:	2b80      	cmp	r3, #128	; 0x80
 800ce9e:	d11e      	bne.n	800cede <_vfiprintf_r+0x5a6>
 800cea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cea4:	1a9f      	subs	r7, r3, r2
 800cea6:	2f00      	cmp	r7, #0
 800cea8:	dd19      	ble.n	800cede <_vfiprintf_r+0x5a6>
 800ceaa:	0029      	movs	r1, r5
 800ceac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceae:	4871      	ldr	r0, [pc, #452]	; (800d074 <_vfiprintf_r+0x73c>)
 800ceb0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ceb2:	3301      	adds	r3, #1
 800ceb4:	3108      	adds	r1, #8
 800ceb6:	6028      	str	r0, [r5, #0]
 800ceb8:	2f10      	cmp	r7, #16
 800ceba:	dd00      	ble.n	800cebe <_vfiprintf_r+0x586>
 800cebc:	e164      	b.n	800d188 <_vfiprintf_r+0x850>
 800cebe:	606f      	str	r7, [r5, #4]
 800cec0:	18bf      	adds	r7, r7, r2
 800cec2:	000d      	movs	r5, r1
 800cec4:	9716      	str	r7, [sp, #88]	; 0x58
 800cec6:	9315      	str	r3, [sp, #84]	; 0x54
 800cec8:	2b07      	cmp	r3, #7
 800ceca:	dd08      	ble.n	800cede <_vfiprintf_r+0x5a6>
 800cecc:	9903      	ldr	r1, [sp, #12]
 800cece:	9806      	ldr	r0, [sp, #24]
 800ced0:	aa14      	add	r2, sp, #80	; 0x50
 800ced2:	f7ff fcfd 	bl	800c8d0 <__sprint_r>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d000      	beq.n	800cedc <_vfiprintf_r+0x5a4>
 800ceda:	e196      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800cedc:	ad17      	add	r5, sp, #92	; 0x5c
 800cede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cee0:	9a05      	ldr	r2, [sp, #20]
 800cee2:	1a9f      	subs	r7, r3, r2
 800cee4:	2f00      	cmp	r7, #0
 800cee6:	dd19      	ble.n	800cf1c <_vfiprintf_r+0x5e4>
 800cee8:	0029      	movs	r1, r5
 800ceea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceec:	4861      	ldr	r0, [pc, #388]	; (800d074 <_vfiprintf_r+0x73c>)
 800ceee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cef0:	3301      	adds	r3, #1
 800cef2:	3108      	adds	r1, #8
 800cef4:	6028      	str	r0, [r5, #0]
 800cef6:	2f10      	cmp	r7, #16
 800cef8:	dd00      	ble.n	800cefc <_vfiprintf_r+0x5c4>
 800cefa:	e157      	b.n	800d1ac <_vfiprintf_r+0x874>
 800cefc:	606f      	str	r7, [r5, #4]
 800cefe:	18bf      	adds	r7, r7, r2
 800cf00:	000d      	movs	r5, r1
 800cf02:	9716      	str	r7, [sp, #88]	; 0x58
 800cf04:	9315      	str	r3, [sp, #84]	; 0x54
 800cf06:	2b07      	cmp	r3, #7
 800cf08:	dd08      	ble.n	800cf1c <_vfiprintf_r+0x5e4>
 800cf0a:	9903      	ldr	r1, [sp, #12]
 800cf0c:	9806      	ldr	r0, [sp, #24]
 800cf0e:	aa14      	add	r2, sp, #80	; 0x50
 800cf10:	f7ff fcde 	bl	800c8d0 <__sprint_r>
 800cf14:	2800      	cmp	r0, #0
 800cf16:	d000      	beq.n	800cf1a <_vfiprintf_r+0x5e2>
 800cf18:	e177      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800cf1a:	ad17      	add	r5, sp, #92	; 0x5c
 800cf1c:	9b05      	ldr	r3, [sp, #20]
 800cf1e:	9a05      	ldr	r2, [sp, #20]
 800cf20:	606b      	str	r3, [r5, #4]
 800cf22:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf24:	602e      	str	r6, [r5, #0]
 800cf26:	189b      	adds	r3, r3, r2
 800cf28:	9316      	str	r3, [sp, #88]	; 0x58
 800cf2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf2c:	3508      	adds	r5, #8
 800cf2e:	3301      	adds	r3, #1
 800cf30:	9315      	str	r3, [sp, #84]	; 0x54
 800cf32:	2b07      	cmp	r3, #7
 800cf34:	dd08      	ble.n	800cf48 <_vfiprintf_r+0x610>
 800cf36:	9903      	ldr	r1, [sp, #12]
 800cf38:	9806      	ldr	r0, [sp, #24]
 800cf3a:	aa14      	add	r2, sp, #80	; 0x50
 800cf3c:	f7ff fcc8 	bl	800c8d0 <__sprint_r>
 800cf40:	2800      	cmp	r0, #0
 800cf42:	d000      	beq.n	800cf46 <_vfiprintf_r+0x60e>
 800cf44:	e161      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800cf46:	ad17      	add	r5, sp, #92	; 0x5c
 800cf48:	0764      	lsls	r4, r4, #29
 800cf4a:	d500      	bpl.n	800cf4e <_vfiprintf_r+0x616>
 800cf4c:	e140      	b.n	800d1d0 <_vfiprintf_r+0x898>
 800cf4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf52:	4293      	cmp	r3, r2
 800cf54:	da00      	bge.n	800cf58 <_vfiprintf_r+0x620>
 800cf56:	0013      	movs	r3, r2
 800cf58:	9a08      	ldr	r2, [sp, #32]
 800cf5a:	18d3      	adds	r3, r2, r3
 800cf5c:	9308      	str	r3, [sp, #32]
 800cf5e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d007      	beq.n	800cf74 <_vfiprintf_r+0x63c>
 800cf64:	9903      	ldr	r1, [sp, #12]
 800cf66:	9806      	ldr	r0, [sp, #24]
 800cf68:	aa14      	add	r2, sp, #80	; 0x50
 800cf6a:	f7ff fcb1 	bl	800c8d0 <__sprint_r>
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d000      	beq.n	800cf74 <_vfiprintf_r+0x63c>
 800cf72:	e14a      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800cf74:	2300      	movs	r3, #0
 800cf76:	ad17      	add	r5, sp, #92	; 0x5c
 800cf78:	9315      	str	r3, [sp, #84]	; 0x54
 800cf7a:	e6b7      	b.n	800ccec <_vfiprintf_r+0x3b4>
 800cf7c:	0030      	movs	r0, r6
 800cf7e:	f7f3 f8c1 	bl	8000104 <strlen>
 800cf82:	9005      	str	r0, [sp, #20]
 800cf84:	e719      	b.n	800cdba <_vfiprintf_r+0x482>
 800cf86:	2310      	movs	r3, #16
 800cf88:	431c      	orrs	r4, r3
 800cf8a:	2320      	movs	r3, #32
 800cf8c:	0020      	movs	r0, r4
 800cf8e:	4018      	ands	r0, r3
 800cf90:	421c      	tst	r4, r3
 800cf92:	d009      	beq.n	800cfa8 <_vfiprintf_r+0x670>
 800cf94:	3b19      	subs	r3, #25
 800cf96:	3707      	adds	r7, #7
 800cf98:	439f      	bics	r7, r3
 800cf9a:	0039      	movs	r1, r7
 800cf9c:	c90c      	ldmia	r1!, {r2, r3}
 800cf9e:	9200      	str	r2, [sp, #0]
 800cfa0:	9301      	str	r3, [sp, #4]
 800cfa2:	9104      	str	r1, [sp, #16]
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e6c7      	b.n	800cd38 <_vfiprintf_r+0x400>
 800cfa8:	003b      	movs	r3, r7
 800cfaa:	cb04      	ldmia	r3!, {r2}
 800cfac:	0021      	movs	r1, r4
 800cfae:	9304      	str	r3, [sp, #16]
 800cfb0:	2310      	movs	r3, #16
 800cfb2:	4019      	ands	r1, r3
 800cfb4:	421c      	tst	r4, r3
 800cfb6:	d003      	beq.n	800cfc0 <_vfiprintf_r+0x688>
 800cfb8:	9200      	str	r2, [sp, #0]
 800cfba:	9001      	str	r0, [sp, #4]
 800cfbc:	3b0f      	subs	r3, #15
 800cfbe:	e6bb      	b.n	800cd38 <_vfiprintf_r+0x400>
 800cfc0:	2340      	movs	r3, #64	; 0x40
 800cfc2:	0020      	movs	r0, r4
 800cfc4:	4018      	ands	r0, r3
 800cfc6:	421c      	tst	r4, r3
 800cfc8:	d003      	beq.n	800cfd2 <_vfiprintf_r+0x69a>
 800cfca:	b293      	uxth	r3, r2
 800cfcc:	9300      	str	r3, [sp, #0]
 800cfce:	9101      	str	r1, [sp, #4]
 800cfd0:	e7e8      	b.n	800cfa4 <_vfiprintf_r+0x66c>
 800cfd2:	2380      	movs	r3, #128	; 0x80
 800cfd4:	0021      	movs	r1, r4
 800cfd6:	009b      	lsls	r3, r3, #2
 800cfd8:	4019      	ands	r1, r3
 800cfda:	421c      	tst	r4, r3
 800cfdc:	d003      	beq.n	800cfe6 <_vfiprintf_r+0x6ae>
 800cfde:	b2d3      	uxtb	r3, r2
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	9001      	str	r0, [sp, #4]
 800cfe4:	e7de      	b.n	800cfa4 <_vfiprintf_r+0x66c>
 800cfe6:	9200      	str	r2, [sp, #0]
 800cfe8:	e7f1      	b.n	800cfce <_vfiprintf_r+0x696>
 800cfea:	4a23      	ldr	r2, [pc, #140]	; (800d078 <_vfiprintf_r+0x740>)
 800cfec:	0020      	movs	r0, r4
 800cfee:	920c      	str	r2, [sp, #48]	; 0x30
 800cff0:	2220      	movs	r2, #32
 800cff2:	4010      	ands	r0, r2
 800cff4:	4214      	tst	r4, r2
 800cff6:	d019      	beq.n	800d02c <_vfiprintf_r+0x6f4>
 800cff8:	3a19      	subs	r2, #25
 800cffa:	3707      	adds	r7, #7
 800cffc:	4397      	bics	r7, r2
 800cffe:	0038      	movs	r0, r7
 800d000:	c806      	ldmia	r0!, {r1, r2}
 800d002:	9100      	str	r1, [sp, #0]
 800d004:	9201      	str	r2, [sp, #4]
 800d006:	9004      	str	r0, [sp, #16]
 800d008:	07e2      	lsls	r2, r4, #31
 800d00a:	d509      	bpl.n	800d020 <_vfiprintf_r+0x6e8>
 800d00c:	9a00      	ldr	r2, [sp, #0]
 800d00e:	9901      	ldr	r1, [sp, #4]
 800d010:	430a      	orrs	r2, r1
 800d012:	d005      	beq.n	800d020 <_vfiprintf_r+0x6e8>
 800d014:	aa13      	add	r2, sp, #76	; 0x4c
 800d016:	2130      	movs	r1, #48	; 0x30
 800d018:	7053      	strb	r3, [r2, #1]
 800d01a:	2302      	movs	r3, #2
 800d01c:	7011      	strb	r1, [r2, #0]
 800d01e:	431c      	orrs	r4, r3
 800d020:	4b10      	ldr	r3, [pc, #64]	; (800d064 <_vfiprintf_r+0x72c>)
 800d022:	401c      	ands	r4, r3
 800d024:	2302      	movs	r3, #2
 800d026:	e687      	b.n	800cd38 <_vfiprintf_r+0x400>
 800d028:	4a10      	ldr	r2, [pc, #64]	; (800d06c <_vfiprintf_r+0x734>)
 800d02a:	e7df      	b.n	800cfec <_vfiprintf_r+0x6b4>
 800d02c:	0039      	movs	r1, r7
 800d02e:	c904      	ldmia	r1!, {r2}
 800d030:	0026      	movs	r6, r4
 800d032:	9104      	str	r1, [sp, #16]
 800d034:	2110      	movs	r1, #16
 800d036:	400e      	ands	r6, r1
 800d038:	420c      	tst	r4, r1
 800d03a:	d002      	beq.n	800d042 <_vfiprintf_r+0x70a>
 800d03c:	9200      	str	r2, [sp, #0]
 800d03e:	9001      	str	r0, [sp, #4]
 800d040:	e7e2      	b.n	800d008 <_vfiprintf_r+0x6d0>
 800d042:	2140      	movs	r1, #64	; 0x40
 800d044:	0020      	movs	r0, r4
 800d046:	4008      	ands	r0, r1
 800d048:	420c      	tst	r4, r1
 800d04a:	d003      	beq.n	800d054 <_vfiprintf_r+0x71c>
 800d04c:	b292      	uxth	r2, r2
 800d04e:	9200      	str	r2, [sp, #0]
 800d050:	9601      	str	r6, [sp, #4]
 800d052:	e7d9      	b.n	800d008 <_vfiprintf_r+0x6d0>
 800d054:	2180      	movs	r1, #128	; 0x80
 800d056:	0026      	movs	r6, r4
 800d058:	0089      	lsls	r1, r1, #2
 800d05a:	400e      	ands	r6, r1
 800d05c:	420c      	tst	r4, r1
 800d05e:	d0f6      	beq.n	800d04e <_vfiprintf_r+0x716>
 800d060:	b2d2      	uxtb	r2, r2
 800d062:	e7eb      	b.n	800d03c <_vfiprintf_r+0x704>
 800d064:	fffffbff 	.word	0xfffffbff
 800d068:	00007830 	.word	0x00007830
 800d06c:	0800fc14 	.word	0x0800fc14
 800d070:	0800fcf9 	.word	0x0800fcf9
 800d074:	0800fd09 	.word	0x0800fd09
 800d078:	0800fc25 	.word	0x0800fc25
 800d07c:	9b01      	ldr	r3, [sp, #4]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d109      	bne.n	800d096 <_vfiprintf_r+0x75e>
 800d082:	9b00      	ldr	r3, [sp, #0]
 800d084:	2b09      	cmp	r3, #9
 800d086:	d806      	bhi.n	800d096 <_vfiprintf_r+0x75e>
 800d088:	26b7      	movs	r6, #183	; 0xb7
 800d08a:	ab12      	add	r3, sp, #72	; 0x48
 800d08c:	18f6      	adds	r6, r6, r3
 800d08e:	9b00      	ldr	r3, [sp, #0]
 800d090:	3330      	adds	r3, #48	; 0x30
 800d092:	7033      	strb	r3, [r6, #0]
 800d094:	e115      	b.n	800d2c2 <_vfiprintf_r+0x98a>
 800d096:	2380      	movs	r3, #128	; 0x80
 800d098:	2400      	movs	r4, #0
 800d09a:	00db      	lsls	r3, r3, #3
 800d09c:	403b      	ands	r3, r7
 800d09e:	ae40      	add	r6, sp, #256	; 0x100
 800d0a0:	930a      	str	r3, [sp, #40]	; 0x28
 800d0a2:	220a      	movs	r2, #10
 800d0a4:	9800      	ldr	r0, [sp, #0]
 800d0a6:	9901      	ldr	r1, [sp, #4]
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	f7f3 f9fb 	bl	80004a4 <__aeabi_uldivmod>
 800d0ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0b0:	3e01      	subs	r6, #1
 800d0b2:	3230      	adds	r2, #48	; 0x30
 800d0b4:	900b      	str	r0, [sp, #44]	; 0x2c
 800d0b6:	9110      	str	r1, [sp, #64]	; 0x40
 800d0b8:	7032      	strb	r2, [r6, #0]
 800d0ba:	3401      	adds	r4, #1
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d01a      	beq.n	800d0f6 <_vfiprintf_r+0x7be>
 800d0c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	42a3      	cmp	r3, r4
 800d0c6:	d116      	bne.n	800d0f6 <_vfiprintf_r+0x7be>
 800d0c8:	2cff      	cmp	r4, #255	; 0xff
 800d0ca:	d014      	beq.n	800d0f6 <_vfiprintf_r+0x7be>
 800d0cc:	9b01      	ldr	r3, [sp, #4]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d102      	bne.n	800d0d8 <_vfiprintf_r+0x7a0>
 800d0d2:	9b00      	ldr	r3, [sp, #0]
 800d0d4:	2b09      	cmp	r3, #9
 800d0d6:	d90e      	bls.n	800d0f6 <_vfiprintf_r+0x7be>
 800d0d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0da:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d0dc:	1af6      	subs	r6, r6, r3
 800d0de:	001a      	movs	r2, r3
 800d0e0:	0030      	movs	r0, r6
 800d0e2:	f7fe fbab 	bl	800b83c <strncpy>
 800d0e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0e8:	2400      	movs	r4, #0
 800d0ea:	785b      	ldrb	r3, [r3, #1]
 800d0ec:	1e5a      	subs	r2, r3, #1
 800d0ee:	4193      	sbcs	r3, r2
 800d0f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d0f2:	18d3      	adds	r3, r2, r3
 800d0f4:	930d      	str	r3, [sp, #52]	; 0x34
 800d0f6:	9b01      	ldr	r3, [sp, #4]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d103      	bne.n	800d104 <_vfiprintf_r+0x7cc>
 800d0fc:	9b00      	ldr	r3, [sp, #0]
 800d0fe:	2b09      	cmp	r3, #9
 800d100:	d800      	bhi.n	800d104 <_vfiprintf_r+0x7cc>
 800d102:	e0de      	b.n	800d2c2 <_vfiprintf_r+0x98a>
 800d104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d106:	9300      	str	r3, [sp, #0]
 800d108:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d10a:	9301      	str	r3, [sp, #4]
 800d10c:	e7c9      	b.n	800d0a2 <_vfiprintf_r+0x76a>
 800d10e:	200f      	movs	r0, #15
 800d110:	9b00      	ldr	r3, [sp, #0]
 800d112:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d114:	4003      	ands	r3, r0
 800d116:	5cd3      	ldrb	r3, [r2, r3]
 800d118:	3e01      	subs	r6, #1
 800d11a:	7033      	strb	r3, [r6, #0]
 800d11c:	9b01      	ldr	r3, [sp, #4]
 800d11e:	0719      	lsls	r1, r3, #28
 800d120:	9b00      	ldr	r3, [sp, #0]
 800d122:	091a      	lsrs	r2, r3, #4
 800d124:	9b01      	ldr	r3, [sp, #4]
 800d126:	4311      	orrs	r1, r2
 800d128:	091b      	lsrs	r3, r3, #4
 800d12a:	9301      	str	r3, [sp, #4]
 800d12c:	000b      	movs	r3, r1
 800d12e:	9a01      	ldr	r2, [sp, #4]
 800d130:	9100      	str	r1, [sp, #0]
 800d132:	4313      	orrs	r3, r2
 800d134:	d1ec      	bne.n	800d110 <_vfiprintf_r+0x7d8>
 800d136:	e0c4      	b.n	800d2c2 <_vfiprintf_r+0x98a>
 800d138:	ae40      	add	r6, sp, #256	; 0x100
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d000      	beq.n	800d140 <_vfiprintf_r+0x808>
 800d13e:	e0c0      	b.n	800d2c2 <_vfiprintf_r+0x98a>
 800d140:	07e4      	lsls	r4, r4, #31
 800d142:	d400      	bmi.n	800d146 <_vfiprintf_r+0x80e>
 800d144:	e0bd      	b.n	800d2c2 <_vfiprintf_r+0x98a>
 800d146:	26b7      	movs	r6, #183	; 0xb7
 800d148:	ab12      	add	r3, sp, #72	; 0x48
 800d14a:	18f6      	adds	r6, r6, r3
 800d14c:	2330      	movs	r3, #48	; 0x30
 800d14e:	e7a0      	b.n	800d092 <_vfiprintf_r+0x75a>
 800d150:	2b00      	cmp	r3, #0
 800d152:	d100      	bne.n	800d156 <_vfiprintf_r+0x81e>
 800d154:	e07e      	b.n	800d254 <_vfiprintf_r+0x91c>
 800d156:	ae27      	add	r6, sp, #156	; 0x9c
 800d158:	7033      	strb	r3, [r6, #0]
 800d15a:	2300      	movs	r3, #0
 800d15c:	aa12      	add	r2, sp, #72	; 0x48
 800d15e:	70d3      	strb	r3, [r2, #3]
 800d160:	9704      	str	r7, [sp, #16]
 800d162:	e576      	b.n	800cc52 <_vfiprintf_r+0x31a>
 800d164:	2010      	movs	r0, #16
 800d166:	1812      	adds	r2, r2, r0
 800d168:	6068      	str	r0, [r5, #4]
 800d16a:	9216      	str	r2, [sp, #88]	; 0x58
 800d16c:	9315      	str	r3, [sp, #84]	; 0x54
 800d16e:	2b07      	cmp	r3, #7
 800d170:	dd07      	ble.n	800d182 <_vfiprintf_r+0x84a>
 800d172:	9903      	ldr	r1, [sp, #12]
 800d174:	9806      	ldr	r0, [sp, #24]
 800d176:	aa14      	add	r2, sp, #80	; 0x50
 800d178:	f7ff fbaa 	bl	800c8d0 <__sprint_r>
 800d17c:	2800      	cmp	r0, #0
 800d17e:	d144      	bne.n	800d20a <_vfiprintf_r+0x8d2>
 800d180:	a917      	add	r1, sp, #92	; 0x5c
 800d182:	000d      	movs	r5, r1
 800d184:	3f10      	subs	r7, #16
 800d186:	e63b      	b.n	800ce00 <_vfiprintf_r+0x4c8>
 800d188:	2010      	movs	r0, #16
 800d18a:	1812      	adds	r2, r2, r0
 800d18c:	6068      	str	r0, [r5, #4]
 800d18e:	9216      	str	r2, [sp, #88]	; 0x58
 800d190:	9315      	str	r3, [sp, #84]	; 0x54
 800d192:	2b07      	cmp	r3, #7
 800d194:	dd07      	ble.n	800d1a6 <_vfiprintf_r+0x86e>
 800d196:	9903      	ldr	r1, [sp, #12]
 800d198:	9806      	ldr	r0, [sp, #24]
 800d19a:	aa14      	add	r2, sp, #80	; 0x50
 800d19c:	f7ff fb98 	bl	800c8d0 <__sprint_r>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d132      	bne.n	800d20a <_vfiprintf_r+0x8d2>
 800d1a4:	a917      	add	r1, sp, #92	; 0x5c
 800d1a6:	000d      	movs	r5, r1
 800d1a8:	3f10      	subs	r7, #16
 800d1aa:	e67e      	b.n	800ceaa <_vfiprintf_r+0x572>
 800d1ac:	2010      	movs	r0, #16
 800d1ae:	1812      	adds	r2, r2, r0
 800d1b0:	6068      	str	r0, [r5, #4]
 800d1b2:	9216      	str	r2, [sp, #88]	; 0x58
 800d1b4:	9315      	str	r3, [sp, #84]	; 0x54
 800d1b6:	2b07      	cmp	r3, #7
 800d1b8:	dd07      	ble.n	800d1ca <_vfiprintf_r+0x892>
 800d1ba:	9903      	ldr	r1, [sp, #12]
 800d1bc:	9806      	ldr	r0, [sp, #24]
 800d1be:	aa14      	add	r2, sp, #80	; 0x50
 800d1c0:	f7ff fb86 	bl	800c8d0 <__sprint_r>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d120      	bne.n	800d20a <_vfiprintf_r+0x8d2>
 800d1c8:	a917      	add	r1, sp, #92	; 0x5c
 800d1ca:	000d      	movs	r5, r1
 800d1cc:	3f10      	subs	r7, #16
 800d1ce:	e68b      	b.n	800cee8 <_vfiprintf_r+0x5b0>
 800d1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d1d4:	2610      	movs	r6, #16
 800d1d6:	1a9c      	subs	r4, r3, r2
 800d1d8:	2c00      	cmp	r4, #0
 800d1da:	dc00      	bgt.n	800d1de <_vfiprintf_r+0x8a6>
 800d1dc:	e6b7      	b.n	800cf4e <_vfiprintf_r+0x616>
 800d1de:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d1e0:	4a3b      	ldr	r2, [pc, #236]	; (800d2d0 <_vfiprintf_r+0x998>)
 800d1e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d1e4:	3101      	adds	r1, #1
 800d1e6:	602a      	str	r2, [r5, #0]
 800d1e8:	2c10      	cmp	r4, #16
 800d1ea:	dc22      	bgt.n	800d232 <_vfiprintf_r+0x8fa>
 800d1ec:	606c      	str	r4, [r5, #4]
 800d1ee:	18e4      	adds	r4, r4, r3
 800d1f0:	9416      	str	r4, [sp, #88]	; 0x58
 800d1f2:	9115      	str	r1, [sp, #84]	; 0x54
 800d1f4:	2907      	cmp	r1, #7
 800d1f6:	dc00      	bgt.n	800d1fa <_vfiprintf_r+0x8c2>
 800d1f8:	e6a9      	b.n	800cf4e <_vfiprintf_r+0x616>
 800d1fa:	9903      	ldr	r1, [sp, #12]
 800d1fc:	9806      	ldr	r0, [sp, #24]
 800d1fe:	aa14      	add	r2, sp, #80	; 0x50
 800d200:	f7ff fb66 	bl	800c8d0 <__sprint_r>
 800d204:	2800      	cmp	r0, #0
 800d206:	d100      	bne.n	800d20a <_vfiprintf_r+0x8d2>
 800d208:	e6a1      	b.n	800cf4e <_vfiprintf_r+0x616>
 800d20a:	9b03      	ldr	r3, [sp, #12]
 800d20c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d20e:	07db      	lsls	r3, r3, #31
 800d210:	d407      	bmi.n	800d222 <_vfiprintf_r+0x8ea>
 800d212:	9b03      	ldr	r3, [sp, #12]
 800d214:	899b      	ldrh	r3, [r3, #12]
 800d216:	059b      	lsls	r3, r3, #22
 800d218:	d403      	bmi.n	800d222 <_vfiprintf_r+0x8ea>
 800d21a:	9b03      	ldr	r3, [sp, #12]
 800d21c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800d21e:	f7fc f8fc 	bl	800941a <__retarget_lock_release_recursive>
 800d222:	9b03      	ldr	r3, [sp, #12]
 800d224:	899b      	ldrh	r3, [r3, #12]
 800d226:	065b      	lsls	r3, r3, #25
 800d228:	d401      	bmi.n	800d22e <_vfiprintf_r+0x8f6>
 800d22a:	f7ff fbc3 	bl	800c9b4 <_vfiprintf_r+0x7c>
 800d22e:	f7ff fbbe 	bl	800c9ae <_vfiprintf_r+0x76>
 800d232:	3310      	adds	r3, #16
 800d234:	606e      	str	r6, [r5, #4]
 800d236:	9316      	str	r3, [sp, #88]	; 0x58
 800d238:	9115      	str	r1, [sp, #84]	; 0x54
 800d23a:	3508      	adds	r5, #8
 800d23c:	2907      	cmp	r1, #7
 800d23e:	dd07      	ble.n	800d250 <_vfiprintf_r+0x918>
 800d240:	9903      	ldr	r1, [sp, #12]
 800d242:	9806      	ldr	r0, [sp, #24]
 800d244:	aa14      	add	r2, sp, #80	; 0x50
 800d246:	f7ff fb43 	bl	800c8d0 <__sprint_r>
 800d24a:	2800      	cmp	r0, #0
 800d24c:	d1dd      	bne.n	800d20a <_vfiprintf_r+0x8d2>
 800d24e:	ad17      	add	r5, sp, #92	; 0x5c
 800d250:	3c10      	subs	r4, #16
 800d252:	e7c4      	b.n	800d1de <_vfiprintf_r+0x8a6>
 800d254:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d256:	2b00      	cmp	r3, #0
 800d258:	d102      	bne.n	800d260 <_vfiprintf_r+0x928>
 800d25a:	2300      	movs	r3, #0
 800d25c:	9315      	str	r3, [sp, #84]	; 0x54
 800d25e:	e7d4      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800d260:	9903      	ldr	r1, [sp, #12]
 800d262:	9806      	ldr	r0, [sp, #24]
 800d264:	aa14      	add	r2, sp, #80	; 0x50
 800d266:	f7ff fb33 	bl	800c8d0 <__sprint_r>
 800d26a:	2800      	cmp	r0, #0
 800d26c:	d0f5      	beq.n	800d25a <_vfiprintf_r+0x922>
 800d26e:	e7cc      	b.n	800d20a <_vfiprintf_r+0x8d2>
 800d270:	0027      	movs	r7, r4
 800d272:	2a00      	cmp	r2, #0
 800d274:	d100      	bne.n	800d278 <_vfiprintf_r+0x940>
 800d276:	e51b      	b.n	800ccb0 <_vfiprintf_r+0x378>
 800d278:	2b01      	cmp	r3, #1
 800d27a:	d100      	bne.n	800d27e <_vfiprintf_r+0x946>
 800d27c:	e6fe      	b.n	800d07c <_vfiprintf_r+0x744>
 800d27e:	ae40      	add	r6, sp, #256	; 0x100
 800d280:	2b02      	cmp	r3, #2
 800d282:	d100      	bne.n	800d286 <_vfiprintf_r+0x94e>
 800d284:	e743      	b.n	800d10e <_vfiprintf_r+0x7d6>
 800d286:	2307      	movs	r3, #7
 800d288:	469c      	mov	ip, r3
 800d28a:	4663      	mov	r3, ip
 800d28c:	9900      	ldr	r1, [sp, #0]
 800d28e:	0032      	movs	r2, r6
 800d290:	400b      	ands	r3, r1
 800d292:	9901      	ldr	r1, [sp, #4]
 800d294:	3e01      	subs	r6, #1
 800d296:	074c      	lsls	r4, r1, #29
 800d298:	9900      	ldr	r1, [sp, #0]
 800d29a:	3330      	adds	r3, #48	; 0x30
 800d29c:	08c8      	lsrs	r0, r1, #3
 800d29e:	9901      	ldr	r1, [sp, #4]
 800d2a0:	4304      	orrs	r4, r0
 800d2a2:	08c9      	lsrs	r1, r1, #3
 800d2a4:	9101      	str	r1, [sp, #4]
 800d2a6:	0021      	movs	r1, r4
 800d2a8:	9801      	ldr	r0, [sp, #4]
 800d2aa:	7033      	strb	r3, [r6, #0]
 800d2ac:	9400      	str	r4, [sp, #0]
 800d2ae:	4301      	orrs	r1, r0
 800d2b0:	d1eb      	bne.n	800d28a <_vfiprintf_r+0x952>
 800d2b2:	07f9      	lsls	r1, r7, #31
 800d2b4:	d505      	bpl.n	800d2c2 <_vfiprintf_r+0x98a>
 800d2b6:	2b30      	cmp	r3, #48	; 0x30
 800d2b8:	d003      	beq.n	800d2c2 <_vfiprintf_r+0x98a>
 800d2ba:	2330      	movs	r3, #48	; 0x30
 800d2bc:	3e01      	subs	r6, #1
 800d2be:	7033      	strb	r3, [r6, #0]
 800d2c0:	1e96      	subs	r6, r2, #2
 800d2c2:	9b05      	ldr	r3, [sp, #20]
 800d2c4:	003c      	movs	r4, r7
 800d2c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2c8:	ab40      	add	r3, sp, #256	; 0x100
 800d2ca:	1b9b      	subs	r3, r3, r6
 800d2cc:	9305      	str	r3, [sp, #20]
 800d2ce:	e575      	b.n	800cdbc <_vfiprintf_r+0x484>
 800d2d0:	0800fcf9 	.word	0x0800fcf9

0800d2d4 <__sbprintf>:
 800d2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2d6:	0015      	movs	r5, r2
 800d2d8:	2202      	movs	r2, #2
 800d2da:	4c1e      	ldr	r4, [pc, #120]	; (800d354 <__sbprintf+0x80>)
 800d2dc:	001f      	movs	r7, r3
 800d2de:	898b      	ldrh	r3, [r1, #12]
 800d2e0:	44a5      	add	sp, r4
 800d2e2:	4393      	bics	r3, r2
 800d2e4:	466a      	mov	r2, sp
 800d2e6:	8193      	strh	r3, [r2, #12]
 800d2e8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d2ea:	0006      	movs	r6, r0
 800d2ec:	9319      	str	r3, [sp, #100]	; 0x64
 800d2ee:	89cb      	ldrh	r3, [r1, #14]
 800d2f0:	a816      	add	r0, sp, #88	; 0x58
 800d2f2:	81d3      	strh	r3, [r2, #14]
 800d2f4:	69cb      	ldr	r3, [r1, #28]
 800d2f6:	000c      	movs	r4, r1
 800d2f8:	9307      	str	r3, [sp, #28]
 800d2fa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800d2fc:	9309      	str	r3, [sp, #36]	; 0x24
 800d2fe:	ab1a      	add	r3, sp, #104	; 0x68
 800d300:	9300      	str	r3, [sp, #0]
 800d302:	9304      	str	r3, [sp, #16]
 800d304:	2380      	movs	r3, #128	; 0x80
 800d306:	00db      	lsls	r3, r3, #3
 800d308:	9302      	str	r3, [sp, #8]
 800d30a:	9305      	str	r3, [sp, #20]
 800d30c:	2300      	movs	r3, #0
 800d30e:	9306      	str	r3, [sp, #24]
 800d310:	f7fc f880 	bl	8009414 <__retarget_lock_init_recursive>
 800d314:	002a      	movs	r2, r5
 800d316:	003b      	movs	r3, r7
 800d318:	4669      	mov	r1, sp
 800d31a:	0030      	movs	r0, r6
 800d31c:	f7ff fb0c 	bl	800c938 <_vfiprintf_r>
 800d320:	1e05      	subs	r5, r0, #0
 800d322:	db07      	blt.n	800d334 <__sbprintf+0x60>
 800d324:	4669      	mov	r1, sp
 800d326:	0030      	movs	r0, r6
 800d328:	f7fe fa62 	bl	800b7f0 <_fflush_r>
 800d32c:	2800      	cmp	r0, #0
 800d32e:	d001      	beq.n	800d334 <__sbprintf+0x60>
 800d330:	2501      	movs	r5, #1
 800d332:	426d      	negs	r5, r5
 800d334:	466b      	mov	r3, sp
 800d336:	899a      	ldrh	r2, [r3, #12]
 800d338:	2340      	movs	r3, #64	; 0x40
 800d33a:	421a      	tst	r2, r3
 800d33c:	d002      	beq.n	800d344 <__sbprintf+0x70>
 800d33e:	89a2      	ldrh	r2, [r4, #12]
 800d340:	4313      	orrs	r3, r2
 800d342:	81a3      	strh	r3, [r4, #12]
 800d344:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d346:	f7fc f866 	bl	8009416 <__retarget_lock_close_recursive>
 800d34a:	0028      	movs	r0, r5
 800d34c:	4b02      	ldr	r3, [pc, #8]	; (800d358 <__sbprintf+0x84>)
 800d34e:	449d      	add	sp, r3
 800d350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d352:	46c0      	nop			; (mov r8, r8)
 800d354:	fffffb94 	.word	0xfffffb94
 800d358:	0000046c 	.word	0x0000046c

0800d35c <__sfvwrite_r>:
 800d35c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d35e:	6893      	ldr	r3, [r2, #8]
 800d360:	b087      	sub	sp, #28
 800d362:	000c      	movs	r4, r1
 800d364:	9002      	str	r0, [sp, #8]
 800d366:	9204      	str	r2, [sp, #16]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d102      	bne.n	800d372 <__sfvwrite_r+0x16>
 800d36c:	2000      	movs	r0, #0
 800d36e:	b007      	add	sp, #28
 800d370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d372:	898b      	ldrh	r3, [r1, #12]
 800d374:	071b      	lsls	r3, r3, #28
 800d376:	d557      	bpl.n	800d428 <__sfvwrite_r+0xcc>
 800d378:	690b      	ldr	r3, [r1, #16]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d054      	beq.n	800d428 <__sfvwrite_r+0xcc>
 800d37e:	9b04      	ldr	r3, [sp, #16]
 800d380:	2202      	movs	r2, #2
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	9301      	str	r3, [sp, #4]
 800d386:	89a3      	ldrh	r3, [r4, #12]
 800d388:	001f      	movs	r7, r3
 800d38a:	4017      	ands	r7, r2
 800d38c:	4213      	tst	r3, r2
 800d38e:	d171      	bne.n	800d474 <__sfvwrite_r+0x118>
 800d390:	2201      	movs	r2, #1
 800d392:	2101      	movs	r1, #1
 800d394:	401a      	ands	r2, r3
 800d396:	420b      	tst	r3, r1
 800d398:	d100      	bne.n	800d39c <__sfvwrite_r+0x40>
 800d39a:	e0a5      	b.n	800d4e8 <__sfvwrite_r+0x18c>
 800d39c:	0038      	movs	r0, r7
 800d39e:	003e      	movs	r6, r7
 800d3a0:	9703      	str	r7, [sp, #12]
 800d3a2:	9b03      	ldr	r3, [sp, #12]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d100      	bne.n	800d3aa <__sfvwrite_r+0x4e>
 800d3a8:	e10b      	b.n	800d5c2 <__sfvwrite_r+0x266>
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	d10a      	bne.n	800d3c4 <__sfvwrite_r+0x68>
 800d3ae:	001a      	movs	r2, r3
 800d3b0:	210a      	movs	r1, #10
 800d3b2:	0030      	movs	r0, r6
 800d3b4:	f7fe fa8b 	bl	800b8ce <memchr>
 800d3b8:	9b03      	ldr	r3, [sp, #12]
 800d3ba:	1c5f      	adds	r7, r3, #1
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	d001      	beq.n	800d3c4 <__sfvwrite_r+0x68>
 800d3c0:	3001      	adds	r0, #1
 800d3c2:	1b87      	subs	r7, r0, r6
 800d3c4:	9b03      	ldr	r3, [sp, #12]
 800d3c6:	9705      	str	r7, [sp, #20]
 800d3c8:	429f      	cmp	r7, r3
 800d3ca:	d900      	bls.n	800d3ce <__sfvwrite_r+0x72>
 800d3cc:	9305      	str	r3, [sp, #20]
 800d3ce:	6820      	ldr	r0, [r4, #0]
 800d3d0:	6922      	ldr	r2, [r4, #16]
 800d3d2:	68a5      	ldr	r5, [r4, #8]
 800d3d4:	6963      	ldr	r3, [r4, #20]
 800d3d6:	4290      	cmp	r0, r2
 800d3d8:	d800      	bhi.n	800d3dc <__sfvwrite_r+0x80>
 800d3da:	e0fb      	b.n	800d5d4 <__sfvwrite_r+0x278>
 800d3dc:	9a05      	ldr	r2, [sp, #20]
 800d3de:	18ed      	adds	r5, r5, r3
 800d3e0:	42aa      	cmp	r2, r5
 800d3e2:	dc00      	bgt.n	800d3e6 <__sfvwrite_r+0x8a>
 800d3e4:	e0f6      	b.n	800d5d4 <__sfvwrite_r+0x278>
 800d3e6:	0031      	movs	r1, r6
 800d3e8:	002a      	movs	r2, r5
 800d3ea:	f000 f9e0 	bl	800d7ae <memmove>
 800d3ee:	6823      	ldr	r3, [r4, #0]
 800d3f0:	0021      	movs	r1, r4
 800d3f2:	195b      	adds	r3, r3, r5
 800d3f4:	9802      	ldr	r0, [sp, #8]
 800d3f6:	6023      	str	r3, [r4, #0]
 800d3f8:	f7fe f9fa 	bl	800b7f0 <_fflush_r>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d16e      	bne.n	800d4de <__sfvwrite_r+0x182>
 800d400:	2001      	movs	r0, #1
 800d402:	1b7f      	subs	r7, r7, r5
 800d404:	d105      	bne.n	800d412 <__sfvwrite_r+0xb6>
 800d406:	0021      	movs	r1, r4
 800d408:	9802      	ldr	r0, [sp, #8]
 800d40a:	f7fe f9f1 	bl	800b7f0 <_fflush_r>
 800d40e:	2800      	cmp	r0, #0
 800d410:	d165      	bne.n	800d4de <__sfvwrite_r+0x182>
 800d412:	9b03      	ldr	r3, [sp, #12]
 800d414:	9a04      	ldr	r2, [sp, #16]
 800d416:	1b5b      	subs	r3, r3, r5
 800d418:	9303      	str	r3, [sp, #12]
 800d41a:	9b04      	ldr	r3, [sp, #16]
 800d41c:	1976      	adds	r6, r6, r5
 800d41e:	689b      	ldr	r3, [r3, #8]
 800d420:	1b5b      	subs	r3, r3, r5
 800d422:	6093      	str	r3, [r2, #8]
 800d424:	d1bd      	bne.n	800d3a2 <__sfvwrite_r+0x46>
 800d426:	e7a1      	b.n	800d36c <__sfvwrite_r+0x10>
 800d428:	0021      	movs	r1, r4
 800d42a:	9802      	ldr	r0, [sp, #8]
 800d42c:	f000 f8f4 	bl	800d618 <__swsetup_r>
 800d430:	2800      	cmp	r0, #0
 800d432:	d0a4      	beq.n	800d37e <__sfvwrite_r+0x22>
 800d434:	2001      	movs	r0, #1
 800d436:	4240      	negs	r0, r0
 800d438:	e799      	b.n	800d36e <__sfvwrite_r+0x12>
 800d43a:	9b01      	ldr	r3, [sp, #4]
 800d43c:	681e      	ldr	r6, [r3, #0]
 800d43e:	685d      	ldr	r5, [r3, #4]
 800d440:	3308      	adds	r3, #8
 800d442:	9301      	str	r3, [sp, #4]
 800d444:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800d446:	69e1      	ldr	r1, [r4, #28]
 800d448:	2d00      	cmp	r5, #0
 800d44a:	d0f6      	beq.n	800d43a <__sfvwrite_r+0xde>
 800d44c:	4a6e      	ldr	r2, [pc, #440]	; (800d608 <__sfvwrite_r+0x2ac>)
 800d44e:	002b      	movs	r3, r5
 800d450:	4295      	cmp	r5, r2
 800d452:	d900      	bls.n	800d456 <__sfvwrite_r+0xfa>
 800d454:	0013      	movs	r3, r2
 800d456:	0032      	movs	r2, r6
 800d458:	9802      	ldr	r0, [sp, #8]
 800d45a:	47b8      	blx	r7
 800d45c:	2800      	cmp	r0, #0
 800d45e:	dd3e      	ble.n	800d4de <__sfvwrite_r+0x182>
 800d460:	9b04      	ldr	r3, [sp, #16]
 800d462:	9a04      	ldr	r2, [sp, #16]
 800d464:	689b      	ldr	r3, [r3, #8]
 800d466:	1836      	adds	r6, r6, r0
 800d468:	1a1b      	subs	r3, r3, r0
 800d46a:	1a2d      	subs	r5, r5, r0
 800d46c:	6093      	str	r3, [r2, #8]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d1e8      	bne.n	800d444 <__sfvwrite_r+0xe8>
 800d472:	e77b      	b.n	800d36c <__sfvwrite_r+0x10>
 800d474:	2600      	movs	r6, #0
 800d476:	0035      	movs	r5, r6
 800d478:	e7e4      	b.n	800d444 <__sfvwrite_r+0xe8>
 800d47a:	9b01      	ldr	r3, [sp, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	9303      	str	r3, [sp, #12]
 800d480:	9b01      	ldr	r3, [sp, #4]
 800d482:	685d      	ldr	r5, [r3, #4]
 800d484:	3308      	adds	r3, #8
 800d486:	9301      	str	r3, [sp, #4]
 800d488:	220c      	movs	r2, #12
 800d48a:	5ea3      	ldrsh	r3, [r4, r2]
 800d48c:	6820      	ldr	r0, [r4, #0]
 800d48e:	68a6      	ldr	r6, [r4, #8]
 800d490:	2d00      	cmp	r5, #0
 800d492:	d0f2      	beq.n	800d47a <__sfvwrite_r+0x11e>
 800d494:	2180      	movs	r1, #128	; 0x80
 800d496:	0089      	lsls	r1, r1, #2
 800d498:	b29a      	uxth	r2, r3
 800d49a:	420b      	tst	r3, r1
 800d49c:	d062      	beq.n	800d564 <__sfvwrite_r+0x208>
 800d49e:	42ae      	cmp	r6, r5
 800d4a0:	d837      	bhi.n	800d512 <__sfvwrite_r+0x1b6>
 800d4a2:	2390      	movs	r3, #144	; 0x90
 800d4a4:	00db      	lsls	r3, r3, #3
 800d4a6:	421a      	tst	r2, r3
 800d4a8:	d033      	beq.n	800d512 <__sfvwrite_r+0x1b6>
 800d4aa:	6921      	ldr	r1, [r4, #16]
 800d4ac:	1a43      	subs	r3, r0, r1
 800d4ae:	2003      	movs	r0, #3
 800d4b0:	9305      	str	r3, [sp, #20]
 800d4b2:	6963      	ldr	r3, [r4, #20]
 800d4b4:	4343      	muls	r3, r0
 800d4b6:	0fdf      	lsrs	r7, r3, #31
 800d4b8:	18ff      	adds	r7, r7, r3
 800d4ba:	9b05      	ldr	r3, [sp, #20]
 800d4bc:	107f      	asrs	r7, r7, #1
 800d4be:	3301      	adds	r3, #1
 800d4c0:	195b      	adds	r3, r3, r5
 800d4c2:	42bb      	cmp	r3, r7
 800d4c4:	d900      	bls.n	800d4c8 <__sfvwrite_r+0x16c>
 800d4c6:	001f      	movs	r7, r3
 800d4c8:	0552      	lsls	r2, r2, #21
 800d4ca:	d53c      	bpl.n	800d546 <__sfvwrite_r+0x1ea>
 800d4cc:	0039      	movs	r1, r7
 800d4ce:	9802      	ldr	r0, [sp, #8]
 800d4d0:	f7fc f8c8 	bl	8009664 <_malloc_r>
 800d4d4:	1e06      	subs	r6, r0, #0
 800d4d6:	d10a      	bne.n	800d4ee <__sfvwrite_r+0x192>
 800d4d8:	230c      	movs	r3, #12
 800d4da:	9a02      	ldr	r2, [sp, #8]
 800d4dc:	6013      	str	r3, [r2, #0]
 800d4de:	2340      	movs	r3, #64	; 0x40
 800d4e0:	89a2      	ldrh	r2, [r4, #12]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	81a3      	strh	r3, [r4, #12]
 800d4e6:	e7a5      	b.n	800d434 <__sfvwrite_r+0xd8>
 800d4e8:	0015      	movs	r5, r2
 800d4ea:	9203      	str	r2, [sp, #12]
 800d4ec:	e7cc      	b.n	800d488 <__sfvwrite_r+0x12c>
 800d4ee:	9a05      	ldr	r2, [sp, #20]
 800d4f0:	6921      	ldr	r1, [r4, #16]
 800d4f2:	f7fb ff93 	bl	800941c <memcpy>
 800d4f6:	89a2      	ldrh	r2, [r4, #12]
 800d4f8:	4b44      	ldr	r3, [pc, #272]	; (800d60c <__sfvwrite_r+0x2b0>)
 800d4fa:	401a      	ands	r2, r3
 800d4fc:	2380      	movs	r3, #128	; 0x80
 800d4fe:	4313      	orrs	r3, r2
 800d500:	81a3      	strh	r3, [r4, #12]
 800d502:	9b05      	ldr	r3, [sp, #20]
 800d504:	6126      	str	r6, [r4, #16]
 800d506:	18f6      	adds	r6, r6, r3
 800d508:	6026      	str	r6, [r4, #0]
 800d50a:	002e      	movs	r6, r5
 800d50c:	6167      	str	r7, [r4, #20]
 800d50e:	1aff      	subs	r7, r7, r3
 800d510:	60a7      	str	r7, [r4, #8]
 800d512:	002f      	movs	r7, r5
 800d514:	42ae      	cmp	r6, r5
 800d516:	d900      	bls.n	800d51a <__sfvwrite_r+0x1be>
 800d518:	002e      	movs	r6, r5
 800d51a:	0032      	movs	r2, r6
 800d51c:	9903      	ldr	r1, [sp, #12]
 800d51e:	6820      	ldr	r0, [r4, #0]
 800d520:	f000 f945 	bl	800d7ae <memmove>
 800d524:	68a3      	ldr	r3, [r4, #8]
 800d526:	1b9b      	subs	r3, r3, r6
 800d528:	60a3      	str	r3, [r4, #8]
 800d52a:	6823      	ldr	r3, [r4, #0]
 800d52c:	199b      	adds	r3, r3, r6
 800d52e:	6023      	str	r3, [r4, #0]
 800d530:	9b03      	ldr	r3, [sp, #12]
 800d532:	9a04      	ldr	r2, [sp, #16]
 800d534:	19db      	adds	r3, r3, r7
 800d536:	9303      	str	r3, [sp, #12]
 800d538:	9b04      	ldr	r3, [sp, #16]
 800d53a:	1bed      	subs	r5, r5, r7
 800d53c:	689b      	ldr	r3, [r3, #8]
 800d53e:	1bdb      	subs	r3, r3, r7
 800d540:	6093      	str	r3, [r2, #8]
 800d542:	d1a1      	bne.n	800d488 <__sfvwrite_r+0x12c>
 800d544:	e712      	b.n	800d36c <__sfvwrite_r+0x10>
 800d546:	003a      	movs	r2, r7
 800d548:	9802      	ldr	r0, [sp, #8]
 800d54a:	f000 f94b 	bl	800d7e4 <_realloc_r>
 800d54e:	1e06      	subs	r6, r0, #0
 800d550:	d1d7      	bne.n	800d502 <__sfvwrite_r+0x1a6>
 800d552:	6921      	ldr	r1, [r4, #16]
 800d554:	9802      	ldr	r0, [sp, #8]
 800d556:	f7fb ffd3 	bl	8009500 <_free_r>
 800d55a:	2280      	movs	r2, #128	; 0x80
 800d55c:	89a3      	ldrh	r3, [r4, #12]
 800d55e:	4393      	bics	r3, r2
 800d560:	81a3      	strh	r3, [r4, #12]
 800d562:	e7b9      	b.n	800d4d8 <__sfvwrite_r+0x17c>
 800d564:	6923      	ldr	r3, [r4, #16]
 800d566:	4283      	cmp	r3, r0
 800d568:	d302      	bcc.n	800d570 <__sfvwrite_r+0x214>
 800d56a:	6967      	ldr	r7, [r4, #20]
 800d56c:	42af      	cmp	r7, r5
 800d56e:	d916      	bls.n	800d59e <__sfvwrite_r+0x242>
 800d570:	42ae      	cmp	r6, r5
 800d572:	d900      	bls.n	800d576 <__sfvwrite_r+0x21a>
 800d574:	002e      	movs	r6, r5
 800d576:	0032      	movs	r2, r6
 800d578:	9903      	ldr	r1, [sp, #12]
 800d57a:	f000 f918 	bl	800d7ae <memmove>
 800d57e:	68a3      	ldr	r3, [r4, #8]
 800d580:	6822      	ldr	r2, [r4, #0]
 800d582:	1b9b      	subs	r3, r3, r6
 800d584:	1992      	adds	r2, r2, r6
 800d586:	0037      	movs	r7, r6
 800d588:	60a3      	str	r3, [r4, #8]
 800d58a:	6022      	str	r2, [r4, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d1cf      	bne.n	800d530 <__sfvwrite_r+0x1d4>
 800d590:	0021      	movs	r1, r4
 800d592:	9802      	ldr	r0, [sp, #8]
 800d594:	f7fe f92c 	bl	800b7f0 <_fflush_r>
 800d598:	2800      	cmp	r0, #0
 800d59a:	d0c9      	beq.n	800d530 <__sfvwrite_r+0x1d4>
 800d59c:	e79f      	b.n	800d4de <__sfvwrite_r+0x182>
 800d59e:	4b1c      	ldr	r3, [pc, #112]	; (800d610 <__sfvwrite_r+0x2b4>)
 800d5a0:	0028      	movs	r0, r5
 800d5a2:	429d      	cmp	r5, r3
 800d5a4:	d900      	bls.n	800d5a8 <__sfvwrite_r+0x24c>
 800d5a6:	481b      	ldr	r0, [pc, #108]	; (800d614 <__sfvwrite_r+0x2b8>)
 800d5a8:	0039      	movs	r1, r7
 800d5aa:	f7f2 fe51 	bl	8000250 <__divsi3>
 800d5ae:	003b      	movs	r3, r7
 800d5b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d5b2:	4343      	muls	r3, r0
 800d5b4:	9a03      	ldr	r2, [sp, #12]
 800d5b6:	69e1      	ldr	r1, [r4, #28]
 800d5b8:	9802      	ldr	r0, [sp, #8]
 800d5ba:	47b0      	blx	r6
 800d5bc:	1e07      	subs	r7, r0, #0
 800d5be:	dcb7      	bgt.n	800d530 <__sfvwrite_r+0x1d4>
 800d5c0:	e78d      	b.n	800d4de <__sfvwrite_r+0x182>
 800d5c2:	9b01      	ldr	r3, [sp, #4]
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	681e      	ldr	r6, [r3, #0]
 800d5c8:	685b      	ldr	r3, [r3, #4]
 800d5ca:	9303      	str	r3, [sp, #12]
 800d5cc:	9b01      	ldr	r3, [sp, #4]
 800d5ce:	3308      	adds	r3, #8
 800d5d0:	9301      	str	r3, [sp, #4]
 800d5d2:	e6e6      	b.n	800d3a2 <__sfvwrite_r+0x46>
 800d5d4:	9a05      	ldr	r2, [sp, #20]
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	dc08      	bgt.n	800d5ec <__sfvwrite_r+0x290>
 800d5da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d5dc:	0032      	movs	r2, r6
 800d5de:	69e1      	ldr	r1, [r4, #28]
 800d5e0:	9802      	ldr	r0, [sp, #8]
 800d5e2:	47a8      	blx	r5
 800d5e4:	1e05      	subs	r5, r0, #0
 800d5e6:	dd00      	ble.n	800d5ea <__sfvwrite_r+0x28e>
 800d5e8:	e70a      	b.n	800d400 <__sfvwrite_r+0xa4>
 800d5ea:	e778      	b.n	800d4de <__sfvwrite_r+0x182>
 800d5ec:	9a05      	ldr	r2, [sp, #20]
 800d5ee:	0031      	movs	r1, r6
 800d5f0:	f000 f8dd 	bl	800d7ae <memmove>
 800d5f4:	9a05      	ldr	r2, [sp, #20]
 800d5f6:	68a3      	ldr	r3, [r4, #8]
 800d5f8:	0015      	movs	r5, r2
 800d5fa:	1a9b      	subs	r3, r3, r2
 800d5fc:	60a3      	str	r3, [r4, #8]
 800d5fe:	6823      	ldr	r3, [r4, #0]
 800d600:	189b      	adds	r3, r3, r2
 800d602:	6023      	str	r3, [r4, #0]
 800d604:	e6fc      	b.n	800d400 <__sfvwrite_r+0xa4>
 800d606:	46c0      	nop			; (mov r8, r8)
 800d608:	7ffffc00 	.word	0x7ffffc00
 800d60c:	fffffb7f 	.word	0xfffffb7f
 800d610:	7ffffffe 	.word	0x7ffffffe
 800d614:	7fffffff 	.word	0x7fffffff

0800d618 <__swsetup_r>:
 800d618:	4b30      	ldr	r3, [pc, #192]	; (800d6dc <__swsetup_r+0xc4>)
 800d61a:	b570      	push	{r4, r5, r6, lr}
 800d61c:	0005      	movs	r5, r0
 800d61e:	6818      	ldr	r0, [r3, #0]
 800d620:	000c      	movs	r4, r1
 800d622:	2800      	cmp	r0, #0
 800d624:	d004      	beq.n	800d630 <__swsetup_r+0x18>
 800d626:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d101      	bne.n	800d630 <__swsetup_r+0x18>
 800d62c:	f7fb fd96 	bl	800915c <__sinit>
 800d630:	230c      	movs	r3, #12
 800d632:	5ee2      	ldrsh	r2, [r4, r3]
 800d634:	b293      	uxth	r3, r2
 800d636:	0711      	lsls	r1, r2, #28
 800d638:	d423      	bmi.n	800d682 <__swsetup_r+0x6a>
 800d63a:	06d9      	lsls	r1, r3, #27
 800d63c:	d407      	bmi.n	800d64e <__swsetup_r+0x36>
 800d63e:	2309      	movs	r3, #9
 800d640:	2001      	movs	r0, #1
 800d642:	602b      	str	r3, [r5, #0]
 800d644:	3337      	adds	r3, #55	; 0x37
 800d646:	4313      	orrs	r3, r2
 800d648:	81a3      	strh	r3, [r4, #12]
 800d64a:	4240      	negs	r0, r0
 800d64c:	bd70      	pop	{r4, r5, r6, pc}
 800d64e:	075b      	lsls	r3, r3, #29
 800d650:	d513      	bpl.n	800d67a <__swsetup_r+0x62>
 800d652:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d654:	2900      	cmp	r1, #0
 800d656:	d008      	beq.n	800d66a <__swsetup_r+0x52>
 800d658:	0023      	movs	r3, r4
 800d65a:	3340      	adds	r3, #64	; 0x40
 800d65c:	4299      	cmp	r1, r3
 800d65e:	d002      	beq.n	800d666 <__swsetup_r+0x4e>
 800d660:	0028      	movs	r0, r5
 800d662:	f7fb ff4d 	bl	8009500 <_free_r>
 800d666:	2300      	movs	r3, #0
 800d668:	6323      	str	r3, [r4, #48]	; 0x30
 800d66a:	2224      	movs	r2, #36	; 0x24
 800d66c:	89a3      	ldrh	r3, [r4, #12]
 800d66e:	4393      	bics	r3, r2
 800d670:	81a3      	strh	r3, [r4, #12]
 800d672:	2300      	movs	r3, #0
 800d674:	6063      	str	r3, [r4, #4]
 800d676:	6923      	ldr	r3, [r4, #16]
 800d678:	6023      	str	r3, [r4, #0]
 800d67a:	2308      	movs	r3, #8
 800d67c:	89a2      	ldrh	r2, [r4, #12]
 800d67e:	4313      	orrs	r3, r2
 800d680:	81a3      	strh	r3, [r4, #12]
 800d682:	6923      	ldr	r3, [r4, #16]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d10b      	bne.n	800d6a0 <__swsetup_r+0x88>
 800d688:	21a0      	movs	r1, #160	; 0xa0
 800d68a:	2280      	movs	r2, #128	; 0x80
 800d68c:	89a3      	ldrh	r3, [r4, #12]
 800d68e:	0089      	lsls	r1, r1, #2
 800d690:	0092      	lsls	r2, r2, #2
 800d692:	400b      	ands	r3, r1
 800d694:	4293      	cmp	r3, r2
 800d696:	d003      	beq.n	800d6a0 <__swsetup_r+0x88>
 800d698:	0021      	movs	r1, r4
 800d69a:	0028      	movs	r0, r5
 800d69c:	f000 fa8e 	bl	800dbbc <__smakebuf_r>
 800d6a0:	220c      	movs	r2, #12
 800d6a2:	5ea3      	ldrsh	r3, [r4, r2]
 800d6a4:	2001      	movs	r0, #1
 800d6a6:	001a      	movs	r2, r3
 800d6a8:	b299      	uxth	r1, r3
 800d6aa:	4002      	ands	r2, r0
 800d6ac:	4203      	tst	r3, r0
 800d6ae:	d00f      	beq.n	800d6d0 <__swsetup_r+0xb8>
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	60a2      	str	r2, [r4, #8]
 800d6b4:	6962      	ldr	r2, [r4, #20]
 800d6b6:	4252      	negs	r2, r2
 800d6b8:	61a2      	str	r2, [r4, #24]
 800d6ba:	2000      	movs	r0, #0
 800d6bc:	6922      	ldr	r2, [r4, #16]
 800d6be:	4282      	cmp	r2, r0
 800d6c0:	d1c4      	bne.n	800d64c <__swsetup_r+0x34>
 800d6c2:	0609      	lsls	r1, r1, #24
 800d6c4:	d5c2      	bpl.n	800d64c <__swsetup_r+0x34>
 800d6c6:	2240      	movs	r2, #64	; 0x40
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	81a3      	strh	r3, [r4, #12]
 800d6cc:	3801      	subs	r0, #1
 800d6ce:	e7bd      	b.n	800d64c <__swsetup_r+0x34>
 800d6d0:	0788      	lsls	r0, r1, #30
 800d6d2:	d400      	bmi.n	800d6d6 <__swsetup_r+0xbe>
 800d6d4:	6962      	ldr	r2, [r4, #20]
 800d6d6:	60a2      	str	r2, [r4, #8]
 800d6d8:	e7ef      	b.n	800d6ba <__swsetup_r+0xa2>
 800d6da:	46c0      	nop			; (mov r8, r8)
 800d6dc:	200002b8 	.word	0x200002b8

0800d6e0 <__fputwc>:
 800d6e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	000e      	movs	r6, r1
 800d6e6:	0015      	movs	r5, r2
 800d6e8:	9001      	str	r0, [sp, #4]
 800d6ea:	f7fb fe13 	bl	8009314 <__locale_mb_cur_max>
 800d6ee:	0004      	movs	r4, r0
 800d6f0:	2801      	cmp	r0, #1
 800d6f2:	d119      	bne.n	800d728 <__fputwc+0x48>
 800d6f4:	1e73      	subs	r3, r6, #1
 800d6f6:	2bfe      	cmp	r3, #254	; 0xfe
 800d6f8:	d816      	bhi.n	800d728 <__fputwc+0x48>
 800d6fa:	ab02      	add	r3, sp, #8
 800d6fc:	711e      	strb	r6, [r3, #4]
 800d6fe:	2700      	movs	r7, #0
 800d700:	42a7      	cmp	r7, r4
 800d702:	d020      	beq.n	800d746 <__fputwc+0x66>
 800d704:	ab03      	add	r3, sp, #12
 800d706:	5dd9      	ldrb	r1, [r3, r7]
 800d708:	68ab      	ldr	r3, [r5, #8]
 800d70a:	3b01      	subs	r3, #1
 800d70c:	60ab      	str	r3, [r5, #8]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	da04      	bge.n	800d71c <__fputwc+0x3c>
 800d712:	69aa      	ldr	r2, [r5, #24]
 800d714:	4293      	cmp	r3, r2
 800d716:	db19      	blt.n	800d74c <__fputwc+0x6c>
 800d718:	290a      	cmp	r1, #10
 800d71a:	d017      	beq.n	800d74c <__fputwc+0x6c>
 800d71c:	682b      	ldr	r3, [r5, #0]
 800d71e:	1c5a      	adds	r2, r3, #1
 800d720:	602a      	str	r2, [r5, #0]
 800d722:	7019      	strb	r1, [r3, #0]
 800d724:	3701      	adds	r7, #1
 800d726:	e7eb      	b.n	800d700 <__fputwc+0x20>
 800d728:	002b      	movs	r3, r5
 800d72a:	0032      	movs	r2, r6
 800d72c:	9801      	ldr	r0, [sp, #4]
 800d72e:	335c      	adds	r3, #92	; 0x5c
 800d730:	a903      	add	r1, sp, #12
 800d732:	f000 f9fd 	bl	800db30 <_wcrtomb_r>
 800d736:	0004      	movs	r4, r0
 800d738:	1c43      	adds	r3, r0, #1
 800d73a:	d1e0      	bne.n	800d6fe <__fputwc+0x1e>
 800d73c:	2340      	movs	r3, #64	; 0x40
 800d73e:	0006      	movs	r6, r0
 800d740:	89aa      	ldrh	r2, [r5, #12]
 800d742:	4313      	orrs	r3, r2
 800d744:	81ab      	strh	r3, [r5, #12]
 800d746:	0030      	movs	r0, r6
 800d748:	b005      	add	sp, #20
 800d74a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d74c:	002a      	movs	r2, r5
 800d74e:	9801      	ldr	r0, [sp, #4]
 800d750:	f000 fa72 	bl	800dc38 <__swbuf_r>
 800d754:	1c43      	adds	r3, r0, #1
 800d756:	d1e5      	bne.n	800d724 <__fputwc+0x44>
 800d758:	0006      	movs	r6, r0
 800d75a:	e7f4      	b.n	800d746 <__fputwc+0x66>

0800d75c <_fputwc_r>:
 800d75c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d75e:	b570      	push	{r4, r5, r6, lr}
 800d760:	0005      	movs	r5, r0
 800d762:	000e      	movs	r6, r1
 800d764:	0014      	movs	r4, r2
 800d766:	07db      	lsls	r3, r3, #31
 800d768:	d405      	bmi.n	800d776 <_fputwc_r+0x1a>
 800d76a:	8993      	ldrh	r3, [r2, #12]
 800d76c:	059b      	lsls	r3, r3, #22
 800d76e:	d402      	bmi.n	800d776 <_fputwc_r+0x1a>
 800d770:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d772:	f7fb fe51 	bl	8009418 <__retarget_lock_acquire_recursive>
 800d776:	230c      	movs	r3, #12
 800d778:	5ee2      	ldrsh	r2, [r4, r3]
 800d77a:	2380      	movs	r3, #128	; 0x80
 800d77c:	019b      	lsls	r3, r3, #6
 800d77e:	421a      	tst	r2, r3
 800d780:	d104      	bne.n	800d78c <_fputwc_r+0x30>
 800d782:	431a      	orrs	r2, r3
 800d784:	81a2      	strh	r2, [r4, #12]
 800d786:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d788:	4313      	orrs	r3, r2
 800d78a:	6663      	str	r3, [r4, #100]	; 0x64
 800d78c:	0028      	movs	r0, r5
 800d78e:	0022      	movs	r2, r4
 800d790:	0031      	movs	r1, r6
 800d792:	f7ff ffa5 	bl	800d6e0 <__fputwc>
 800d796:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d798:	0005      	movs	r5, r0
 800d79a:	07db      	lsls	r3, r3, #31
 800d79c:	d405      	bmi.n	800d7aa <_fputwc_r+0x4e>
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	059b      	lsls	r3, r3, #22
 800d7a2:	d402      	bmi.n	800d7aa <_fputwc_r+0x4e>
 800d7a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7a6:	f7fb fe38 	bl	800941a <__retarget_lock_release_recursive>
 800d7aa:	0028      	movs	r0, r5
 800d7ac:	bd70      	pop	{r4, r5, r6, pc}

0800d7ae <memmove>:
 800d7ae:	b510      	push	{r4, lr}
 800d7b0:	4288      	cmp	r0, r1
 800d7b2:	d902      	bls.n	800d7ba <memmove+0xc>
 800d7b4:	188b      	adds	r3, r1, r2
 800d7b6:	4298      	cmp	r0, r3
 800d7b8:	d303      	bcc.n	800d7c2 <memmove+0x14>
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	e007      	b.n	800d7ce <memmove+0x20>
 800d7be:	5c8b      	ldrb	r3, [r1, r2]
 800d7c0:	5483      	strb	r3, [r0, r2]
 800d7c2:	3a01      	subs	r2, #1
 800d7c4:	d2fb      	bcs.n	800d7be <memmove+0x10>
 800d7c6:	bd10      	pop	{r4, pc}
 800d7c8:	5ccc      	ldrb	r4, [r1, r3]
 800d7ca:	54c4      	strb	r4, [r0, r3]
 800d7cc:	3301      	adds	r3, #1
 800d7ce:	429a      	cmp	r2, r3
 800d7d0:	d1fa      	bne.n	800d7c8 <memmove+0x1a>
 800d7d2:	e7f8      	b.n	800d7c6 <memmove+0x18>

0800d7d4 <abort>:
 800d7d4:	2006      	movs	r0, #6
 800d7d6:	b510      	push	{r4, lr}
 800d7d8:	f000 faac 	bl	800dd34 <raise>
 800d7dc:	2001      	movs	r0, #1
 800d7de:	f7f5 ff97 	bl	8003710 <_exit>
	...

0800d7e4 <_realloc_r>:
 800d7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7e6:	b087      	sub	sp, #28
 800d7e8:	1e0c      	subs	r4, r1, #0
 800d7ea:	9001      	str	r0, [sp, #4]
 800d7ec:	9205      	str	r2, [sp, #20]
 800d7ee:	d106      	bne.n	800d7fe <_realloc_r+0x1a>
 800d7f0:	0011      	movs	r1, r2
 800d7f2:	f7fb ff37 	bl	8009664 <_malloc_r>
 800d7f6:	0007      	movs	r7, r0
 800d7f8:	0038      	movs	r0, r7
 800d7fa:	b007      	add	sp, #28
 800d7fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7fe:	9801      	ldr	r0, [sp, #4]
 800d800:	f7fc f956 	bl	8009ab0 <__malloc_lock>
 800d804:	0023      	movs	r3, r4
 800d806:	3b08      	subs	r3, #8
 800d808:	685f      	ldr	r7, [r3, #4]
 800d80a:	9304      	str	r3, [sp, #16]
 800d80c:	9b05      	ldr	r3, [sp, #20]
 800d80e:	330b      	adds	r3, #11
 800d810:	2b16      	cmp	r3, #22
 800d812:	d908      	bls.n	800d826 <_realloc_r+0x42>
 800d814:	2207      	movs	r2, #7
 800d816:	4393      	bics	r3, r2
 800d818:	9300      	str	r3, [sp, #0]
 800d81a:	d506      	bpl.n	800d82a <_realloc_r+0x46>
 800d81c:	230c      	movs	r3, #12
 800d81e:	9a01      	ldr	r2, [sp, #4]
 800d820:	2700      	movs	r7, #0
 800d822:	6013      	str	r3, [r2, #0]
 800d824:	e7e8      	b.n	800d7f8 <_realloc_r+0x14>
 800d826:	2310      	movs	r3, #16
 800d828:	9300      	str	r3, [sp, #0]
 800d82a:	9b00      	ldr	r3, [sp, #0]
 800d82c:	9a05      	ldr	r2, [sp, #20]
 800d82e:	4293      	cmp	r3, r2
 800d830:	d3f4      	bcc.n	800d81c <_realloc_r+0x38>
 800d832:	9b04      	ldr	r3, [sp, #16]
 800d834:	003a      	movs	r2, r7
 800d836:	9302      	str	r3, [sp, #8]
 800d838:	2303      	movs	r3, #3
 800d83a:	439a      	bics	r2, r3
 800d83c:	9b00      	ldr	r3, [sp, #0]
 800d83e:	9203      	str	r2, [sp, #12]
 800d840:	4293      	cmp	r3, r2
 800d842:	dc00      	bgt.n	800d846 <_realloc_r+0x62>
 800d844:	e169      	b.n	800db1a <_realloc_r+0x336>
 800d846:	9b04      	ldr	r3, [sp, #16]
 800d848:	48b8      	ldr	r0, [pc, #736]	; (800db2c <_realloc_r+0x348>)
 800d84a:	189b      	adds	r3, r3, r2
 800d84c:	6882      	ldr	r2, [r0, #8]
 800d84e:	4694      	mov	ip, r2
 800d850:	685a      	ldr	r2, [r3, #4]
 800d852:	459c      	cmp	ip, r3
 800d854:	d006      	beq.n	800d864 <_realloc_r+0x80>
 800d856:	2501      	movs	r5, #1
 800d858:	0011      	movs	r1, r2
 800d85a:	43a9      	bics	r1, r5
 800d85c:	1859      	adds	r1, r3, r1
 800d85e:	6849      	ldr	r1, [r1, #4]
 800d860:	4229      	tst	r1, r5
 800d862:	d144      	bne.n	800d8ee <_realloc_r+0x10a>
 800d864:	2103      	movs	r1, #3
 800d866:	438a      	bics	r2, r1
 800d868:	9903      	ldr	r1, [sp, #12]
 800d86a:	188e      	adds	r6, r1, r2
 800d86c:	9900      	ldr	r1, [sp, #0]
 800d86e:	459c      	cmp	ip, r3
 800d870:	d117      	bne.n	800d8a2 <_realloc_r+0xbe>
 800d872:	3110      	adds	r1, #16
 800d874:	42b1      	cmp	r1, r6
 800d876:	dc3c      	bgt.n	800d8f2 <_realloc_r+0x10e>
 800d878:	9a00      	ldr	r2, [sp, #0]
 800d87a:	2101      	movs	r1, #1
 800d87c:	4694      	mov	ip, r2
 800d87e:	1ab6      	subs	r6, r6, r2
 800d880:	0022      	movs	r2, r4
 800d882:	9b04      	ldr	r3, [sp, #16]
 800d884:	430e      	orrs	r6, r1
 800d886:	4463      	add	r3, ip
 800d888:	6083      	str	r3, [r0, #8]
 800d88a:	3a08      	subs	r2, #8
 800d88c:	605e      	str	r6, [r3, #4]
 800d88e:	6853      	ldr	r3, [r2, #4]
 800d890:	9801      	ldr	r0, [sp, #4]
 800d892:	400b      	ands	r3, r1
 800d894:	4661      	mov	r1, ip
 800d896:	430b      	orrs	r3, r1
 800d898:	6053      	str	r3, [r2, #4]
 800d89a:	f7fc f911 	bl	8009ac0 <__malloc_unlock>
 800d89e:	0027      	movs	r7, r4
 800d8a0:	e7aa      	b.n	800d7f8 <_realloc_r+0x14>
 800d8a2:	42b1      	cmp	r1, r6
 800d8a4:	dc25      	bgt.n	800d8f2 <_realloc_r+0x10e>
 800d8a6:	68da      	ldr	r2, [r3, #12]
 800d8a8:	689b      	ldr	r3, [r3, #8]
 800d8aa:	60da      	str	r2, [r3, #12]
 800d8ac:	6093      	str	r3, [r2, #8]
 800d8ae:	9b00      	ldr	r3, [sp, #0]
 800d8b0:	9a02      	ldr	r2, [sp, #8]
 800d8b2:	1af4      	subs	r4, r6, r3
 800d8b4:	9b02      	ldr	r3, [sp, #8]
 800d8b6:	1992      	adds	r2, r2, r6
 800d8b8:	6858      	ldr	r0, [r3, #4]
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	4018      	ands	r0, r3
 800d8be:	2c0f      	cmp	r4, #15
 800d8c0:	d800      	bhi.n	800d8c4 <_realloc_r+0xe0>
 800d8c2:	e12c      	b.n	800db1e <_realloc_r+0x33a>
 800d8c4:	9d00      	ldr	r5, [sp, #0]
 800d8c6:	9902      	ldr	r1, [sp, #8]
 800d8c8:	4328      	orrs	r0, r5
 800d8ca:	1949      	adds	r1, r1, r5
 800d8cc:	9d02      	ldr	r5, [sp, #8]
 800d8ce:	431c      	orrs	r4, r3
 800d8d0:	6068      	str	r0, [r5, #4]
 800d8d2:	604c      	str	r4, [r1, #4]
 800d8d4:	6850      	ldr	r0, [r2, #4]
 800d8d6:	3108      	adds	r1, #8
 800d8d8:	4303      	orrs	r3, r0
 800d8da:	6053      	str	r3, [r2, #4]
 800d8dc:	9801      	ldr	r0, [sp, #4]
 800d8de:	f7fb fe0f 	bl	8009500 <_free_r>
 800d8e2:	9801      	ldr	r0, [sp, #4]
 800d8e4:	f7fc f8ec 	bl	8009ac0 <__malloc_unlock>
 800d8e8:	9f02      	ldr	r7, [sp, #8]
 800d8ea:	3708      	adds	r7, #8
 800d8ec:	e784      	b.n	800d7f8 <_realloc_r+0x14>
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	0013      	movs	r3, r2
 800d8f2:	07ff      	lsls	r7, r7, #31
 800d8f4:	d500      	bpl.n	800d8f8 <_realloc_r+0x114>
 800d8f6:	e0c6      	b.n	800da86 <_realloc_r+0x2a2>
 800d8f8:	0021      	movs	r1, r4
 800d8fa:	2003      	movs	r0, #3
 800d8fc:	3908      	subs	r1, #8
 800d8fe:	680d      	ldr	r5, [r1, #0]
 800d900:	9904      	ldr	r1, [sp, #16]
 800d902:	1b4d      	subs	r5, r1, r5
 800d904:	6869      	ldr	r1, [r5, #4]
 800d906:	4381      	bics	r1, r0
 800d908:	9803      	ldr	r0, [sp, #12]
 800d90a:	180f      	adds	r7, r1, r0
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d100      	bne.n	800d912 <_realloc_r+0x12e>
 800d910:	e084      	b.n	800da1c <_realloc_r+0x238>
 800d912:	19d6      	adds	r6, r2, r7
 800d914:	459c      	cmp	ip, r3
 800d916:	d148      	bne.n	800d9aa <_realloc_r+0x1c6>
 800d918:	9b00      	ldr	r3, [sp, #0]
 800d91a:	3310      	adds	r3, #16
 800d91c:	42b3      	cmp	r3, r6
 800d91e:	dc7d      	bgt.n	800da1c <_realloc_r+0x238>
 800d920:	68aa      	ldr	r2, [r5, #8]
 800d922:	68eb      	ldr	r3, [r5, #12]
 800d924:	002f      	movs	r7, r5
 800d926:	60d3      	str	r3, [r2, #12]
 800d928:	609a      	str	r2, [r3, #8]
 800d92a:	0002      	movs	r2, r0
 800d92c:	3a04      	subs	r2, #4
 800d92e:	3708      	adds	r7, #8
 800d930:	2a24      	cmp	r2, #36	; 0x24
 800d932:	d835      	bhi.n	800d9a0 <_realloc_r+0x1bc>
 800d934:	003b      	movs	r3, r7
 800d936:	2a13      	cmp	r2, #19
 800d938:	d908      	bls.n	800d94c <_realloc_r+0x168>
 800d93a:	6823      	ldr	r3, [r4, #0]
 800d93c:	60ab      	str	r3, [r5, #8]
 800d93e:	6863      	ldr	r3, [r4, #4]
 800d940:	60eb      	str	r3, [r5, #12]
 800d942:	2a1b      	cmp	r2, #27
 800d944:	d81a      	bhi.n	800d97c <_realloc_r+0x198>
 800d946:	002b      	movs	r3, r5
 800d948:	3408      	adds	r4, #8
 800d94a:	3310      	adds	r3, #16
 800d94c:	6822      	ldr	r2, [r4, #0]
 800d94e:	601a      	str	r2, [r3, #0]
 800d950:	6862      	ldr	r2, [r4, #4]
 800d952:	605a      	str	r2, [r3, #4]
 800d954:	68a2      	ldr	r2, [r4, #8]
 800d956:	609a      	str	r2, [r3, #8]
 800d958:	9b00      	ldr	r3, [sp, #0]
 800d95a:	4a74      	ldr	r2, [pc, #464]	; (800db2c <_realloc_r+0x348>)
 800d95c:	18eb      	adds	r3, r5, r3
 800d95e:	6093      	str	r3, [r2, #8]
 800d960:	9a00      	ldr	r2, [sp, #0]
 800d962:	1ab6      	subs	r6, r6, r2
 800d964:	2201      	movs	r2, #1
 800d966:	4316      	orrs	r6, r2
 800d968:	605e      	str	r6, [r3, #4]
 800d96a:	686b      	ldr	r3, [r5, #4]
 800d96c:	4013      	ands	r3, r2
 800d96e:	9a00      	ldr	r2, [sp, #0]
 800d970:	4313      	orrs	r3, r2
 800d972:	606b      	str	r3, [r5, #4]
 800d974:	9801      	ldr	r0, [sp, #4]
 800d976:	f7fc f8a3 	bl	8009ac0 <__malloc_unlock>
 800d97a:	e73d      	b.n	800d7f8 <_realloc_r+0x14>
 800d97c:	68a3      	ldr	r3, [r4, #8]
 800d97e:	612b      	str	r3, [r5, #16]
 800d980:	68e3      	ldr	r3, [r4, #12]
 800d982:	616b      	str	r3, [r5, #20]
 800d984:	2a24      	cmp	r2, #36	; 0x24
 800d986:	d003      	beq.n	800d990 <_realloc_r+0x1ac>
 800d988:	002b      	movs	r3, r5
 800d98a:	3410      	adds	r4, #16
 800d98c:	3318      	adds	r3, #24
 800d98e:	e7dd      	b.n	800d94c <_realloc_r+0x168>
 800d990:	6923      	ldr	r3, [r4, #16]
 800d992:	61ab      	str	r3, [r5, #24]
 800d994:	002b      	movs	r3, r5
 800d996:	6962      	ldr	r2, [r4, #20]
 800d998:	3320      	adds	r3, #32
 800d99a:	61ea      	str	r2, [r5, #28]
 800d99c:	3418      	adds	r4, #24
 800d99e:	e7d5      	b.n	800d94c <_realloc_r+0x168>
 800d9a0:	0021      	movs	r1, r4
 800d9a2:	0038      	movs	r0, r7
 800d9a4:	f7ff ff03 	bl	800d7ae <memmove>
 800d9a8:	e7d6      	b.n	800d958 <_realloc_r+0x174>
 800d9aa:	9a00      	ldr	r2, [sp, #0]
 800d9ac:	42b2      	cmp	r2, r6
 800d9ae:	dc35      	bgt.n	800da1c <_realloc_r+0x238>
 800d9b0:	0028      	movs	r0, r5
 800d9b2:	68da      	ldr	r2, [r3, #12]
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	3008      	adds	r0, #8
 800d9b8:	60da      	str	r2, [r3, #12]
 800d9ba:	6093      	str	r3, [r2, #8]
 800d9bc:	68aa      	ldr	r2, [r5, #8]
 800d9be:	68eb      	ldr	r3, [r5, #12]
 800d9c0:	60d3      	str	r3, [r2, #12]
 800d9c2:	609a      	str	r2, [r3, #8]
 800d9c4:	9a03      	ldr	r2, [sp, #12]
 800d9c6:	3a04      	subs	r2, #4
 800d9c8:	2a24      	cmp	r2, #36	; 0x24
 800d9ca:	d823      	bhi.n	800da14 <_realloc_r+0x230>
 800d9cc:	2a13      	cmp	r2, #19
 800d9ce:	d907      	bls.n	800d9e0 <_realloc_r+0x1fc>
 800d9d0:	6823      	ldr	r3, [r4, #0]
 800d9d2:	60ab      	str	r3, [r5, #8]
 800d9d4:	6863      	ldr	r3, [r4, #4]
 800d9d6:	60eb      	str	r3, [r5, #12]
 800d9d8:	2a1b      	cmp	r2, #27
 800d9da:	d809      	bhi.n	800d9f0 <_realloc_r+0x20c>
 800d9dc:	3408      	adds	r4, #8
 800d9de:	3008      	adds	r0, #8
 800d9e0:	6823      	ldr	r3, [r4, #0]
 800d9e2:	6003      	str	r3, [r0, #0]
 800d9e4:	6863      	ldr	r3, [r4, #4]
 800d9e6:	6043      	str	r3, [r0, #4]
 800d9e8:	68a3      	ldr	r3, [r4, #8]
 800d9ea:	6083      	str	r3, [r0, #8]
 800d9ec:	9502      	str	r5, [sp, #8]
 800d9ee:	e75e      	b.n	800d8ae <_realloc_r+0xca>
 800d9f0:	68a3      	ldr	r3, [r4, #8]
 800d9f2:	612b      	str	r3, [r5, #16]
 800d9f4:	68e3      	ldr	r3, [r4, #12]
 800d9f6:	616b      	str	r3, [r5, #20]
 800d9f8:	2a24      	cmp	r2, #36	; 0x24
 800d9fa:	d003      	beq.n	800da04 <_realloc_r+0x220>
 800d9fc:	0028      	movs	r0, r5
 800d9fe:	3410      	adds	r4, #16
 800da00:	3018      	adds	r0, #24
 800da02:	e7ed      	b.n	800d9e0 <_realloc_r+0x1fc>
 800da04:	0028      	movs	r0, r5
 800da06:	6923      	ldr	r3, [r4, #16]
 800da08:	3020      	adds	r0, #32
 800da0a:	61ab      	str	r3, [r5, #24]
 800da0c:	6963      	ldr	r3, [r4, #20]
 800da0e:	3418      	adds	r4, #24
 800da10:	61eb      	str	r3, [r5, #28]
 800da12:	e7e5      	b.n	800d9e0 <_realloc_r+0x1fc>
 800da14:	0021      	movs	r1, r4
 800da16:	f7ff feca 	bl	800d7ae <memmove>
 800da1a:	e7e7      	b.n	800d9ec <_realloc_r+0x208>
 800da1c:	9b00      	ldr	r3, [sp, #0]
 800da1e:	42bb      	cmp	r3, r7
 800da20:	dc31      	bgt.n	800da86 <_realloc_r+0x2a2>
 800da22:	0028      	movs	r0, r5
 800da24:	68aa      	ldr	r2, [r5, #8]
 800da26:	68eb      	ldr	r3, [r5, #12]
 800da28:	3008      	adds	r0, #8
 800da2a:	60d3      	str	r3, [r2, #12]
 800da2c:	609a      	str	r2, [r3, #8]
 800da2e:	9a03      	ldr	r2, [sp, #12]
 800da30:	3a04      	subs	r2, #4
 800da32:	2a24      	cmp	r2, #36	; 0x24
 800da34:	d823      	bhi.n	800da7e <_realloc_r+0x29a>
 800da36:	2a13      	cmp	r2, #19
 800da38:	d907      	bls.n	800da4a <_realloc_r+0x266>
 800da3a:	6823      	ldr	r3, [r4, #0]
 800da3c:	60ab      	str	r3, [r5, #8]
 800da3e:	6863      	ldr	r3, [r4, #4]
 800da40:	60eb      	str	r3, [r5, #12]
 800da42:	2a1b      	cmp	r2, #27
 800da44:	d809      	bhi.n	800da5a <_realloc_r+0x276>
 800da46:	3408      	adds	r4, #8
 800da48:	3008      	adds	r0, #8
 800da4a:	6823      	ldr	r3, [r4, #0]
 800da4c:	6003      	str	r3, [r0, #0]
 800da4e:	6863      	ldr	r3, [r4, #4]
 800da50:	6043      	str	r3, [r0, #4]
 800da52:	68a3      	ldr	r3, [r4, #8]
 800da54:	6083      	str	r3, [r0, #8]
 800da56:	003e      	movs	r6, r7
 800da58:	e7c8      	b.n	800d9ec <_realloc_r+0x208>
 800da5a:	68a3      	ldr	r3, [r4, #8]
 800da5c:	612b      	str	r3, [r5, #16]
 800da5e:	68e3      	ldr	r3, [r4, #12]
 800da60:	616b      	str	r3, [r5, #20]
 800da62:	2a24      	cmp	r2, #36	; 0x24
 800da64:	d003      	beq.n	800da6e <_realloc_r+0x28a>
 800da66:	0028      	movs	r0, r5
 800da68:	3410      	adds	r4, #16
 800da6a:	3018      	adds	r0, #24
 800da6c:	e7ed      	b.n	800da4a <_realloc_r+0x266>
 800da6e:	0028      	movs	r0, r5
 800da70:	6923      	ldr	r3, [r4, #16]
 800da72:	3020      	adds	r0, #32
 800da74:	61ab      	str	r3, [r5, #24]
 800da76:	6963      	ldr	r3, [r4, #20]
 800da78:	3418      	adds	r4, #24
 800da7a:	61eb      	str	r3, [r5, #28]
 800da7c:	e7e5      	b.n	800da4a <_realloc_r+0x266>
 800da7e:	0021      	movs	r1, r4
 800da80:	f7ff fe95 	bl	800d7ae <memmove>
 800da84:	e7e7      	b.n	800da56 <_realloc_r+0x272>
 800da86:	9905      	ldr	r1, [sp, #20]
 800da88:	9801      	ldr	r0, [sp, #4]
 800da8a:	f7fb fdeb 	bl	8009664 <_malloc_r>
 800da8e:	1e07      	subs	r7, r0, #0
 800da90:	d100      	bne.n	800da94 <_realloc_r+0x2b0>
 800da92:	e76f      	b.n	800d974 <_realloc_r+0x190>
 800da94:	0023      	movs	r3, r4
 800da96:	2201      	movs	r2, #1
 800da98:	3b08      	subs	r3, #8
 800da9a:	685b      	ldr	r3, [r3, #4]
 800da9c:	4393      	bics	r3, r2
 800da9e:	9a04      	ldr	r2, [sp, #16]
 800daa0:	18d3      	adds	r3, r2, r3
 800daa2:	0002      	movs	r2, r0
 800daa4:	3a08      	subs	r2, #8
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d105      	bne.n	800dab6 <_realloc_r+0x2d2>
 800daaa:	685e      	ldr	r6, [r3, #4]
 800daac:	2303      	movs	r3, #3
 800daae:	439e      	bics	r6, r3
 800dab0:	9b03      	ldr	r3, [sp, #12]
 800dab2:	18f6      	adds	r6, r6, r3
 800dab4:	e6fb      	b.n	800d8ae <_realloc_r+0xca>
 800dab6:	9a03      	ldr	r2, [sp, #12]
 800dab8:	3a04      	subs	r2, #4
 800daba:	2a24      	cmp	r2, #36	; 0x24
 800dabc:	d829      	bhi.n	800db12 <_realloc_r+0x32e>
 800dabe:	0003      	movs	r3, r0
 800dac0:	0021      	movs	r1, r4
 800dac2:	2a13      	cmp	r2, #19
 800dac4:	d908      	bls.n	800dad8 <_realloc_r+0x2f4>
 800dac6:	6823      	ldr	r3, [r4, #0]
 800dac8:	6003      	str	r3, [r0, #0]
 800daca:	6863      	ldr	r3, [r4, #4]
 800dacc:	6043      	str	r3, [r0, #4]
 800dace:	2a1b      	cmp	r2, #27
 800dad0:	d80d      	bhi.n	800daee <_realloc_r+0x30a>
 800dad2:	0003      	movs	r3, r0
 800dad4:	3108      	adds	r1, #8
 800dad6:	3308      	adds	r3, #8
 800dad8:	680a      	ldr	r2, [r1, #0]
 800dada:	601a      	str	r2, [r3, #0]
 800dadc:	684a      	ldr	r2, [r1, #4]
 800dade:	605a      	str	r2, [r3, #4]
 800dae0:	688a      	ldr	r2, [r1, #8]
 800dae2:	609a      	str	r2, [r3, #8]
 800dae4:	0021      	movs	r1, r4
 800dae6:	9801      	ldr	r0, [sp, #4]
 800dae8:	f7fb fd0a 	bl	8009500 <_free_r>
 800daec:	e742      	b.n	800d974 <_realloc_r+0x190>
 800daee:	68a3      	ldr	r3, [r4, #8]
 800daf0:	6083      	str	r3, [r0, #8]
 800daf2:	68e3      	ldr	r3, [r4, #12]
 800daf4:	60c3      	str	r3, [r0, #12]
 800daf6:	2a24      	cmp	r2, #36	; 0x24
 800daf8:	d003      	beq.n	800db02 <_realloc_r+0x31e>
 800dafa:	0003      	movs	r3, r0
 800dafc:	3110      	adds	r1, #16
 800dafe:	3310      	adds	r3, #16
 800db00:	e7ea      	b.n	800dad8 <_realloc_r+0x2f4>
 800db02:	6923      	ldr	r3, [r4, #16]
 800db04:	3118      	adds	r1, #24
 800db06:	6103      	str	r3, [r0, #16]
 800db08:	0003      	movs	r3, r0
 800db0a:	6962      	ldr	r2, [r4, #20]
 800db0c:	3318      	adds	r3, #24
 800db0e:	6142      	str	r2, [r0, #20]
 800db10:	e7e2      	b.n	800dad8 <_realloc_r+0x2f4>
 800db12:	0021      	movs	r1, r4
 800db14:	f7ff fe4b 	bl	800d7ae <memmove>
 800db18:	e7e4      	b.n	800dae4 <_realloc_r+0x300>
 800db1a:	9e03      	ldr	r6, [sp, #12]
 800db1c:	e6c7      	b.n	800d8ae <_realloc_r+0xca>
 800db1e:	9902      	ldr	r1, [sp, #8]
 800db20:	4306      	orrs	r6, r0
 800db22:	604e      	str	r6, [r1, #4]
 800db24:	6851      	ldr	r1, [r2, #4]
 800db26:	430b      	orrs	r3, r1
 800db28:	6053      	str	r3, [r2, #4]
 800db2a:	e6da      	b.n	800d8e2 <_realloc_r+0xfe>
 800db2c:	200002c0 	.word	0x200002c0

0800db30 <_wcrtomb_r>:
 800db30:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800db32:	001d      	movs	r5, r3
 800db34:	4b09      	ldr	r3, [pc, #36]	; (800db5c <_wcrtomb_r+0x2c>)
 800db36:	0004      	movs	r4, r0
 800db38:	33e0      	adds	r3, #224	; 0xe0
 800db3a:	681e      	ldr	r6, [r3, #0]
 800db3c:	002b      	movs	r3, r5
 800db3e:	2900      	cmp	r1, #0
 800db40:	d101      	bne.n	800db46 <_wcrtomb_r+0x16>
 800db42:	000a      	movs	r2, r1
 800db44:	a901      	add	r1, sp, #4
 800db46:	0020      	movs	r0, r4
 800db48:	47b0      	blx	r6
 800db4a:	1c43      	adds	r3, r0, #1
 800db4c:	d103      	bne.n	800db56 <_wcrtomb_r+0x26>
 800db4e:	2300      	movs	r3, #0
 800db50:	602b      	str	r3, [r5, #0]
 800db52:	338a      	adds	r3, #138	; 0x8a
 800db54:	6023      	str	r3, [r4, #0]
 800db56:	b004      	add	sp, #16
 800db58:	bd70      	pop	{r4, r5, r6, pc}
 800db5a:	46c0      	nop			; (mov r8, r8)
 800db5c:	2000002c 	.word	0x2000002c

0800db60 <__swhatbuf_r>:
 800db60:	b570      	push	{r4, r5, r6, lr}
 800db62:	000e      	movs	r6, r1
 800db64:	001d      	movs	r5, r3
 800db66:	230e      	movs	r3, #14
 800db68:	5ec9      	ldrsh	r1, [r1, r3]
 800db6a:	0014      	movs	r4, r2
 800db6c:	b096      	sub	sp, #88	; 0x58
 800db6e:	2900      	cmp	r1, #0
 800db70:	da09      	bge.n	800db86 <__swhatbuf_r+0x26>
 800db72:	89b2      	ldrh	r2, [r6, #12]
 800db74:	2380      	movs	r3, #128	; 0x80
 800db76:	0011      	movs	r1, r2
 800db78:	4019      	ands	r1, r3
 800db7a:	421a      	tst	r2, r3
 800db7c:	d018      	beq.n	800dbb0 <__swhatbuf_r+0x50>
 800db7e:	2100      	movs	r1, #0
 800db80:	3b40      	subs	r3, #64	; 0x40
 800db82:	0008      	movs	r0, r1
 800db84:	e010      	b.n	800dba8 <__swhatbuf_r+0x48>
 800db86:	466a      	mov	r2, sp
 800db88:	f000 f8de 	bl	800dd48 <_fstat_r>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	dbf0      	blt.n	800db72 <__swhatbuf_r+0x12>
 800db90:	23f0      	movs	r3, #240	; 0xf0
 800db92:	9901      	ldr	r1, [sp, #4]
 800db94:	021b      	lsls	r3, r3, #8
 800db96:	4019      	ands	r1, r3
 800db98:	4b07      	ldr	r3, [pc, #28]	; (800dbb8 <__swhatbuf_r+0x58>)
 800db9a:	2080      	movs	r0, #128	; 0x80
 800db9c:	18c9      	adds	r1, r1, r3
 800db9e:	424b      	negs	r3, r1
 800dba0:	4159      	adcs	r1, r3
 800dba2:	2380      	movs	r3, #128	; 0x80
 800dba4:	0100      	lsls	r0, r0, #4
 800dba6:	00db      	lsls	r3, r3, #3
 800dba8:	6029      	str	r1, [r5, #0]
 800dbaa:	6023      	str	r3, [r4, #0]
 800dbac:	b016      	add	sp, #88	; 0x58
 800dbae:	bd70      	pop	{r4, r5, r6, pc}
 800dbb0:	2380      	movs	r3, #128	; 0x80
 800dbb2:	00db      	lsls	r3, r3, #3
 800dbb4:	e7e5      	b.n	800db82 <__swhatbuf_r+0x22>
 800dbb6:	46c0      	nop			; (mov r8, r8)
 800dbb8:	ffffe000 	.word	0xffffe000

0800dbbc <__smakebuf_r>:
 800dbbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbbe:	2602      	movs	r6, #2
 800dbc0:	898b      	ldrh	r3, [r1, #12]
 800dbc2:	0005      	movs	r5, r0
 800dbc4:	000c      	movs	r4, r1
 800dbc6:	4233      	tst	r3, r6
 800dbc8:	d006      	beq.n	800dbd8 <__smakebuf_r+0x1c>
 800dbca:	0023      	movs	r3, r4
 800dbcc:	3343      	adds	r3, #67	; 0x43
 800dbce:	6023      	str	r3, [r4, #0]
 800dbd0:	6123      	str	r3, [r4, #16]
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	6163      	str	r3, [r4, #20]
 800dbd6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800dbd8:	466a      	mov	r2, sp
 800dbda:	ab01      	add	r3, sp, #4
 800dbdc:	f7ff ffc0 	bl	800db60 <__swhatbuf_r>
 800dbe0:	9900      	ldr	r1, [sp, #0]
 800dbe2:	0007      	movs	r7, r0
 800dbe4:	0028      	movs	r0, r5
 800dbe6:	f7fb fd3d 	bl	8009664 <_malloc_r>
 800dbea:	2800      	cmp	r0, #0
 800dbec:	d108      	bne.n	800dc00 <__smakebuf_r+0x44>
 800dbee:	220c      	movs	r2, #12
 800dbf0:	5ea3      	ldrsh	r3, [r4, r2]
 800dbf2:	059a      	lsls	r2, r3, #22
 800dbf4:	d4ef      	bmi.n	800dbd6 <__smakebuf_r+0x1a>
 800dbf6:	2203      	movs	r2, #3
 800dbf8:	4393      	bics	r3, r2
 800dbfa:	431e      	orrs	r6, r3
 800dbfc:	81a6      	strh	r6, [r4, #12]
 800dbfe:	e7e4      	b.n	800dbca <__smakebuf_r+0xe>
 800dc00:	2380      	movs	r3, #128	; 0x80
 800dc02:	89a2      	ldrh	r2, [r4, #12]
 800dc04:	6020      	str	r0, [r4, #0]
 800dc06:	4313      	orrs	r3, r2
 800dc08:	81a3      	strh	r3, [r4, #12]
 800dc0a:	9b00      	ldr	r3, [sp, #0]
 800dc0c:	6120      	str	r0, [r4, #16]
 800dc0e:	6163      	str	r3, [r4, #20]
 800dc10:	9b01      	ldr	r3, [sp, #4]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d00c      	beq.n	800dc30 <__smakebuf_r+0x74>
 800dc16:	0028      	movs	r0, r5
 800dc18:	230e      	movs	r3, #14
 800dc1a:	5ee1      	ldrsh	r1, [r4, r3]
 800dc1c:	f000 f8a6 	bl	800dd6c <_isatty_r>
 800dc20:	2800      	cmp	r0, #0
 800dc22:	d005      	beq.n	800dc30 <__smakebuf_r+0x74>
 800dc24:	2303      	movs	r3, #3
 800dc26:	89a2      	ldrh	r2, [r4, #12]
 800dc28:	439a      	bics	r2, r3
 800dc2a:	3b02      	subs	r3, #2
 800dc2c:	4313      	orrs	r3, r2
 800dc2e:	81a3      	strh	r3, [r4, #12]
 800dc30:	89a3      	ldrh	r3, [r4, #12]
 800dc32:	433b      	orrs	r3, r7
 800dc34:	81a3      	strh	r3, [r4, #12]
 800dc36:	e7ce      	b.n	800dbd6 <__smakebuf_r+0x1a>

0800dc38 <__swbuf_r>:
 800dc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc3a:	0006      	movs	r6, r0
 800dc3c:	000d      	movs	r5, r1
 800dc3e:	0014      	movs	r4, r2
 800dc40:	2800      	cmp	r0, #0
 800dc42:	d004      	beq.n	800dc4e <__swbuf_r+0x16>
 800dc44:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d101      	bne.n	800dc4e <__swbuf_r+0x16>
 800dc4a:	f7fb fa87 	bl	800915c <__sinit>
 800dc4e:	69a3      	ldr	r3, [r4, #24]
 800dc50:	60a3      	str	r3, [r4, #8]
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	071b      	lsls	r3, r3, #28
 800dc56:	d52e      	bpl.n	800dcb6 <__swbuf_r+0x7e>
 800dc58:	6923      	ldr	r3, [r4, #16]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d02b      	beq.n	800dcb6 <__swbuf_r+0x7e>
 800dc5e:	230c      	movs	r3, #12
 800dc60:	5ee2      	ldrsh	r2, [r4, r3]
 800dc62:	2380      	movs	r3, #128	; 0x80
 800dc64:	019b      	lsls	r3, r3, #6
 800dc66:	b2ef      	uxtb	r7, r5
 800dc68:	b2ed      	uxtb	r5, r5
 800dc6a:	421a      	tst	r2, r3
 800dc6c:	d02c      	beq.n	800dcc8 <__swbuf_r+0x90>
 800dc6e:	6923      	ldr	r3, [r4, #16]
 800dc70:	6820      	ldr	r0, [r4, #0]
 800dc72:	1ac0      	subs	r0, r0, r3
 800dc74:	6963      	ldr	r3, [r4, #20]
 800dc76:	4283      	cmp	r3, r0
 800dc78:	dc05      	bgt.n	800dc86 <__swbuf_r+0x4e>
 800dc7a:	0021      	movs	r1, r4
 800dc7c:	0030      	movs	r0, r6
 800dc7e:	f7fd fdb7 	bl	800b7f0 <_fflush_r>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d11d      	bne.n	800dcc2 <__swbuf_r+0x8a>
 800dc86:	68a3      	ldr	r3, [r4, #8]
 800dc88:	3001      	adds	r0, #1
 800dc8a:	3b01      	subs	r3, #1
 800dc8c:	60a3      	str	r3, [r4, #8]
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	1c5a      	adds	r2, r3, #1
 800dc92:	6022      	str	r2, [r4, #0]
 800dc94:	701f      	strb	r7, [r3, #0]
 800dc96:	6963      	ldr	r3, [r4, #20]
 800dc98:	4283      	cmp	r3, r0
 800dc9a:	d004      	beq.n	800dca6 <__swbuf_r+0x6e>
 800dc9c:	89a3      	ldrh	r3, [r4, #12]
 800dc9e:	07db      	lsls	r3, r3, #31
 800dca0:	d507      	bpl.n	800dcb2 <__swbuf_r+0x7a>
 800dca2:	2d0a      	cmp	r5, #10
 800dca4:	d105      	bne.n	800dcb2 <__swbuf_r+0x7a>
 800dca6:	0021      	movs	r1, r4
 800dca8:	0030      	movs	r0, r6
 800dcaa:	f7fd fda1 	bl	800b7f0 <_fflush_r>
 800dcae:	2800      	cmp	r0, #0
 800dcb0:	d107      	bne.n	800dcc2 <__swbuf_r+0x8a>
 800dcb2:	0028      	movs	r0, r5
 800dcb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcb6:	0021      	movs	r1, r4
 800dcb8:	0030      	movs	r0, r6
 800dcba:	f7ff fcad 	bl	800d618 <__swsetup_r>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d0cd      	beq.n	800dc5e <__swbuf_r+0x26>
 800dcc2:	2501      	movs	r5, #1
 800dcc4:	426d      	negs	r5, r5
 800dcc6:	e7f4      	b.n	800dcb2 <__swbuf_r+0x7a>
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	81a3      	strh	r3, [r4, #12]
 800dccc:	4a02      	ldr	r2, [pc, #8]	; (800dcd8 <__swbuf_r+0xa0>)
 800dcce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dcd0:	4013      	ands	r3, r2
 800dcd2:	6663      	str	r3, [r4, #100]	; 0x64
 800dcd4:	e7cb      	b.n	800dc6e <__swbuf_r+0x36>
 800dcd6:	46c0      	nop			; (mov r8, r8)
 800dcd8:	ffffdfff 	.word	0xffffdfff

0800dcdc <_raise_r>:
 800dcdc:	b570      	push	{r4, r5, r6, lr}
 800dcde:	0004      	movs	r4, r0
 800dce0:	000d      	movs	r5, r1
 800dce2:	291f      	cmp	r1, #31
 800dce4:	d904      	bls.n	800dcf0 <_raise_r+0x14>
 800dce6:	2316      	movs	r3, #22
 800dce8:	6003      	str	r3, [r0, #0]
 800dcea:	2001      	movs	r0, #1
 800dcec:	4240      	negs	r0, r0
 800dcee:	bd70      	pop	{r4, r5, r6, pc}
 800dcf0:	0003      	movs	r3, r0
 800dcf2:	33fc      	adds	r3, #252	; 0xfc
 800dcf4:	69db      	ldr	r3, [r3, #28]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d004      	beq.n	800dd04 <_raise_r+0x28>
 800dcfa:	008a      	lsls	r2, r1, #2
 800dcfc:	189b      	adds	r3, r3, r2
 800dcfe:	681a      	ldr	r2, [r3, #0]
 800dd00:	2a00      	cmp	r2, #0
 800dd02:	d108      	bne.n	800dd16 <_raise_r+0x3a>
 800dd04:	0020      	movs	r0, r4
 800dd06:	f000 f855 	bl	800ddb4 <_getpid_r>
 800dd0a:	002a      	movs	r2, r5
 800dd0c:	0001      	movs	r1, r0
 800dd0e:	0020      	movs	r0, r4
 800dd10:	f000 f83e 	bl	800dd90 <_kill_r>
 800dd14:	e7eb      	b.n	800dcee <_raise_r+0x12>
 800dd16:	2000      	movs	r0, #0
 800dd18:	2a01      	cmp	r2, #1
 800dd1a:	d0e8      	beq.n	800dcee <_raise_r+0x12>
 800dd1c:	1c51      	adds	r1, r2, #1
 800dd1e:	d103      	bne.n	800dd28 <_raise_r+0x4c>
 800dd20:	2316      	movs	r3, #22
 800dd22:	3001      	adds	r0, #1
 800dd24:	6023      	str	r3, [r4, #0]
 800dd26:	e7e2      	b.n	800dcee <_raise_r+0x12>
 800dd28:	2400      	movs	r4, #0
 800dd2a:	0028      	movs	r0, r5
 800dd2c:	601c      	str	r4, [r3, #0]
 800dd2e:	4790      	blx	r2
 800dd30:	0020      	movs	r0, r4
 800dd32:	e7dc      	b.n	800dcee <_raise_r+0x12>

0800dd34 <raise>:
 800dd34:	b510      	push	{r4, lr}
 800dd36:	4b03      	ldr	r3, [pc, #12]	; (800dd44 <raise+0x10>)
 800dd38:	0001      	movs	r1, r0
 800dd3a:	6818      	ldr	r0, [r3, #0]
 800dd3c:	f7ff ffce 	bl	800dcdc <_raise_r>
 800dd40:	bd10      	pop	{r4, pc}
 800dd42:	46c0      	nop			; (mov r8, r8)
 800dd44:	200002b8 	.word	0x200002b8

0800dd48 <_fstat_r>:
 800dd48:	2300      	movs	r3, #0
 800dd4a:	b570      	push	{r4, r5, r6, lr}
 800dd4c:	4d06      	ldr	r5, [pc, #24]	; (800dd68 <_fstat_r+0x20>)
 800dd4e:	0004      	movs	r4, r0
 800dd50:	0008      	movs	r0, r1
 800dd52:	0011      	movs	r1, r2
 800dd54:	602b      	str	r3, [r5, #0]
 800dd56:	f7f5 fd2a 	bl	80037ae <_fstat>
 800dd5a:	1c43      	adds	r3, r0, #1
 800dd5c:	d103      	bne.n	800dd66 <_fstat_r+0x1e>
 800dd5e:	682b      	ldr	r3, [r5, #0]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d000      	beq.n	800dd66 <_fstat_r+0x1e>
 800dd64:	6023      	str	r3, [r4, #0]
 800dd66:	bd70      	pop	{r4, r5, r6, pc}
 800dd68:	20000c28 	.word	0x20000c28

0800dd6c <_isatty_r>:
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	b570      	push	{r4, r5, r6, lr}
 800dd70:	4d06      	ldr	r5, [pc, #24]	; (800dd8c <_isatty_r+0x20>)
 800dd72:	0004      	movs	r4, r0
 800dd74:	0008      	movs	r0, r1
 800dd76:	602b      	str	r3, [r5, #0]
 800dd78:	f7f5 fd27 	bl	80037ca <_isatty>
 800dd7c:	1c43      	adds	r3, r0, #1
 800dd7e:	d103      	bne.n	800dd88 <_isatty_r+0x1c>
 800dd80:	682b      	ldr	r3, [r5, #0]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d000      	beq.n	800dd88 <_isatty_r+0x1c>
 800dd86:	6023      	str	r3, [r4, #0]
 800dd88:	bd70      	pop	{r4, r5, r6, pc}
 800dd8a:	46c0      	nop			; (mov r8, r8)
 800dd8c:	20000c28 	.word	0x20000c28

0800dd90 <_kill_r>:
 800dd90:	2300      	movs	r3, #0
 800dd92:	b570      	push	{r4, r5, r6, lr}
 800dd94:	4d06      	ldr	r5, [pc, #24]	; (800ddb0 <_kill_r+0x20>)
 800dd96:	0004      	movs	r4, r0
 800dd98:	0008      	movs	r0, r1
 800dd9a:	0011      	movs	r1, r2
 800dd9c:	602b      	str	r3, [r5, #0]
 800dd9e:	f7f5 fca7 	bl	80036f0 <_kill>
 800dda2:	1c43      	adds	r3, r0, #1
 800dda4:	d103      	bne.n	800ddae <_kill_r+0x1e>
 800dda6:	682b      	ldr	r3, [r5, #0]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d000      	beq.n	800ddae <_kill_r+0x1e>
 800ddac:	6023      	str	r3, [r4, #0]
 800ddae:	bd70      	pop	{r4, r5, r6, pc}
 800ddb0:	20000c28 	.word	0x20000c28

0800ddb4 <_getpid_r>:
 800ddb4:	b510      	push	{r4, lr}
 800ddb6:	f7f5 fc95 	bl	80036e4 <_getpid>
 800ddba:	bd10      	pop	{r4, pc}

0800ddbc <_init>:
 800ddbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddbe:	46c0      	nop			; (mov r8, r8)
 800ddc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddc2:	bc08      	pop	{r3}
 800ddc4:	469e      	mov	lr, r3
 800ddc6:	4770      	bx	lr

0800ddc8 <_fini>:
 800ddc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddca:	46c0      	nop			; (mov r8, r8)
 800ddcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddce:	bc08      	pop	{r3}
 800ddd0:	469e      	mov	lr, r3
 800ddd2:	4770      	bx	lr
