/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 12097512              Instructions: 10611412              IPC: 0.87716

Periodic:          Cycles: 12097512              Instructions: 10611412              IPC: 0.87716

ICACHE_MISS                                       1332        0.046%             1332        0.046%
ICACHE_HIT                                     2911317       99.954%          2911317       99.954%
                                               2912649      100.000%          2912649      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                 639       47.973%              639       47.973%
ICACHE_MISS_OFFPATH                                693       52.027%              693       52.027%
                                                  1332      100.000%             1332      100.000%
                                                  0.52         0.51              0.52         0.51

ICACHE_MISS_NOT_PREFETCHED                           0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH            689       51.727%              689       51.727%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH             643       48.273%              643       48.273%
                                                  1332      100.000%             1332      100.000%
                                                  3.48         2.47              3.48         2.47

ICACHE_HIT_ONPATH                              1181621       40.587%          1181621       40.587%
ICACHE_HIT_OFFPATH                             1729696       59.413%          1729696       59.413%
                                               2911317      100.000%          2911317      100.000%
                                                  0.59         0.55              0.59         0.55

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                 15545        0.415%            15545        0.415%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                3734262       99.585%          3734262       99.585%
                                               3749807      100.000%          3749807      100.000%
                                                  1.00         0.99              1.00         0.99

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                72510        1.475%            72510        1.475%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH               4841841       98.525%          4841841       98.525%
                                               4914351      100.000%          4914351      100.000%
                                                  0.99         0.98              0.99         0.98

ICACHE_HIT_BY_FDIP_ONPATH                        53255       77.444%            53255       77.444%
ICACHE_HIT_BY_FDIP_OFFPATH                       15511       22.556%            15511       22.556%
                                                 68766      100.000%            68766      100.000%
                                                  0.23         0.38              0.23         0.38

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH                507       38.063%              507       38.063%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH               825       61.937%              825       61.937%
                                                  1332      100.000%             1332      100.000%
                                                  0.62         0.57              0.62         0.57

ICACHE_HIT_ONPATH_BY_FDIP                        68766       47.983%            68766       47.983%
ICACHE_HIT_OFFPATH_BY_FDIP                       73214       51.087%            73214       51.087%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP                639        0.446%              639        0.446%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP               693        0.484%              693        0.484%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                    0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                   0        0.000%                0        0.000%
                                                143312      100.000%           143312      100.000%
                                                  0.53         0.39              0.53         0.39

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

UOP_CACHE_MISS                                       0         -nan%                0         -nan%
UOP_CACHE_HIT                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_MISS_ONPATH                                0         -nan%                0         -nan%
UOP_CACHE_MISS_OFFPATH                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_HIT_ONPATH                                 0         -nan%                0         -nan%
UOP_CACHE_HIT_OFFPATH                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PWS_INSERTED_ONPATH                        0         -nan%                0         -nan%
UOP_CACHE_PWS_INSERTED_OFFPATH                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH                      0         -nan%                0         -nan%
UOP_CACHE_LINES_INSERTED_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONPATH             0                              0              

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ONPATH             0                              0              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_HIT_NO_PREFETCH                            0                              0              

UOP_CACHE_PW_INSERT_FAILED_OFFPATH                   0                              0              

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG                  0                              0              

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT                 0                              0              

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

RECOVERED_FROM_UOC                                   0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PW_LENGTH_1                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_2                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_3                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_4                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_5                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_6                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_7                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_8                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_9                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_10                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_11                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_12                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_13                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_14                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_15                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_16                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_17                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_18                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_19                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_20                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_21                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_22                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_23                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_24                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_MAX                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                     783237       18.801%           783237       18.801%
DCACHE_ST_BUFFER_HIT                              9267        0.222%             9267        0.222%
DCACHE_HIT                                     3373381       80.976%          3373381       80.976%
                                               4165885      100.000%          4165885      100.000%
                                                  1.62         1.50              1.62         1.50

DCACHE_MISS_ONPATH                              783237       85.187%           783237       85.187%
DCACHE_MISS_OFFPATH                             136199       14.813%           136199       14.813%
                                                919436      100.000%           919436      100.000%
                                                  0.15         0.33              0.15         0.33

DCACHE_ST_BUFFER_HIT_ONPATH                       9267       94.005%             9267       94.005%
DCACHE_ST_BUFFER_HIT_OFFPATH                       591        5.995%              591        5.995%
                                                  9858      100.000%             9858      100.000%
                                                  0.06         0.23              0.06         0.23

DCACHE_HIT_ONPATH                              3373381       50.065%          3373381       50.065%
DCACHE_HIT_OFFPATH                             3364569       49.935%          3364569       49.935%
                                               6737950      100.000%          6737950      100.000%
                                                  0.50         0.50              0.50         0.50

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                   681        0.020%              681        0.020%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                3372700       99.980%          3372700       99.980%
                                               3373381      100.000%          3373381      100.000%
                                                  1.00         1.00              1.00         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                 2368        0.070%             2368        0.070%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH               3362201       99.930%          3362201       99.930%
                                               3364569      100.000%          3364569      100.000%
                                                  1.00         1.00              1.00         1.00

DCACHE_MISS_LD                                  260783       33.296%           260783       33.296%
DCACHE_MISS_ST                                  522454       66.704%           522454       66.704%
                                                783237      100.000%           783237      100.000%
                                                  0.67         0.61              0.67         0.61

DCACHE_MISS_LD_ONPATH                           260783       66.188%           260783       66.188%
DCACHE_MISS_LD_OFFPATH                          133223       33.812%           133223       33.812%
                                                394006      100.000%           394006      100.000%
                                                  0.34         0.43              0.34         0.43

DCACHE_MISS_ST_ONPATH                           522454       99.434%           522454       99.434%
DCACHE_MISS_ST_OFFPATH                            2976        0.566%             2976        0.566%
                                                525430      100.000%           525430      100.000%
                                                  0.01         0.07              0.01         0.07

DCACHE_MISS_WAITMEM                                  0                              0              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

BUS_DEMAND_ACCESS                                72054                          72054              

BUS_PREF_ACCESS                                  38095                          38095              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                274966                         274966              

L1_PREF_ACCESS                                  137405                         137405              

L1_ACCESS                                       334813                         334813              

MLC_DEMAND_ACCESS                               223741                         223741              

MLC_PREF_ACCESS                                 888289                         888289              

MLC_ACCESS                                     1112030                        1112030              

L1_HIT                                           33662       32.697%            33662       32.697%
L1_MISS                                          69290       67.303%            69290       67.303%
                                                102952      100.000%           102952      100.000%
                                                  0.67         0.61              0.67         0.61

L1_HIT_ALL                                       72614       39.581%            72614       39.581%
L1_MISS_ALL                                     110845       60.419%           110845       60.419%
                                                183459      100.000%           183459      100.000%
                                                  0.60         0.56              0.60         0.56

L1_DEMAND_MISS                                   69165       62.398%            69165       62.398%
L1_PREF_REQ_MISS                                 38202       34.464%            38202       34.464%
L1_WB_MISS                                        3478        3.138%             3478        3.138%
                                                110845      100.000%           110845      100.000%
                                                  0.41         0.45              0.41         0.45

L1_DEMAND_HIT                                    33652       46.344%            33652       46.344%
L1_PREF_REQ_HIT                                   8486       11.686%             8486       11.686%
L1_WB_HIT                                        30476       41.970%            30476       41.970%
                                                 72614      100.000%            72614      100.000%
                                                  0.96         0.92              0.96         0.92

L1_MISS_ONPATH                                   68968       99.535%            68968       99.535%
L1_MISS_OFFPATH                                    322        0.465%              322        0.465%
                                                 69290      100.000%            69290      100.000%
                                                  0.00         0.07              0.00         0.07

L1_MISS_ALL_ONPATH                              107839       97.288%           107839       97.288%
L1_MISS_ALL_OFFPATH                               3006        2.712%             3006        2.712%
                                                110845      100.000%           110845      100.000%
                                                  0.03         0.16              0.03         0.16

L1_HIT_ONPATH                                    33455       99.385%            33455       99.385%
L1_HIT_OFFPATH                                     207        0.615%              207        0.615%
                                                 33662      100.000%            33662      100.000%
                                                  0.01         0.08              0.01         0.08

L1_HIT_ALL_ONPATH                                72335       99.616%            72335       99.616%
L1_HIT_ALL_OFFPATH                                 279        0.384%              279        0.384%
                                                 72614      100.000%            72614      100.000%
                                                  0.00         0.06              0.00         0.06

L1_HIT_ONPATH_SAT_BY_OFFPATH                        46        0.064%               46        0.064%
L1_HIT_ONPATH_SAT_BY_ONPATH                      72289       99.936%            72289       99.936%
                                                 72335      100.000%            72335      100.000%
                                                  1.00         1.00              1.00         1.00

L1_HIT_OFFPATH_SAT_BY_OFFPATH                       51       18.280%               51       18.280%
L1_HIT_OFFPATH_SAT_BY_ONPATH                       228       81.720%              228       81.720%
                                                   279      100.000%              279      100.000%
                                                  0.82         0.76              0.82         0.76

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  7       25.000%                7       25.000%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                  21       75.000%               21       75.000%
                                                    28      100.000%               28      100.000%
                                                  0.75         0.70              0.75         0.70

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    3        0.009%                3        0.009%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                 33424       99.991%            33424       99.991%
                                                 33427      100.000%            33427      100.000%
                                                  1.00         1.00              1.00         1.00

L1_FILL_OFFPATH_IFETCH                              35                             35              

L1_FILL_OFFPATH_DATA                                92                             92              

L1_FILL_OFFPATH                                   2717                           2717              

L1_USE_OFFPATH_IFETCH                              469       13.4000              469       13.4000

L1_USE_OFFPATH_DATA                                 83        0.9022               83        0.9022

L1_USE_OFFPATH                                     588        0.2164              588        0.2164

JUST_L1_USE_OFFPATH                                121        0.0445              121        0.0445

L1_FILL_ONPATH_IFETCH                              154                            154              

L1_FILL_ONPATH_DATA                              70009                          70009              

L1_FILL_ONPATH                                   70462                          70462              

L1_USE_ONPATH_IFETCH                                21        0.1364               21        0.1364

L1_USE_ONPATH_DATA                               33424        0.4774            33424        0.4774

L1_USE_ONPATH                                    72289        1.0259            72289        1.0259

L1_CYCLE                                      12097512                       12097512              

L1_LINES                                  349052206001    28853.2225     349052206001    28853.2225

MLC_HIT                                          69417       40.315%            69417       40.315%
MLC_MISS                                        102770       59.685%           102770       59.685%
                                                172187      100.000%           172187      100.000%
                                                  0.60         0.56              0.60         0.56

MLC_HIT_ALL                                     923719       89.705%           923719       89.705%
MLC_MISS_ALL                                    106011       10.295%           106011       10.295%
                                               1029730      100.000%          1029730      100.000%
                                                  0.10         0.29              0.10         0.29

MLC_DEMAND_MISS                                 102770       96.943%           102770       96.943%
MLC_PREF_REQ_MISS                                  216        0.204%              216        0.204%
MLC_WB_MISS                                       3025        2.853%             3025        2.853%
                                                106011      100.000%           106011      100.000%
                                                  0.06         0.33              0.06         0.33

MLC_DEMAND_HIT                                   69417        7.515%            69417        7.515%
MLC_PREF_REQ_HIT                                728679       78.885%           728679       78.885%
MLC_WB_HIT                                      125623       13.600%           125623       13.600%
                                                923719      100.000%           923719      100.000%
                                                  1.06         0.53              1.06         0.53

MLC_MISS_ONPATH                                 102161       99.407%           102161       99.407%
MLC_MISS_OFFPATH                                   609        0.593%              609        0.593%
                                                102770      100.000%           102770      100.000%
                                                  0.01         0.08              0.01         0.08

MLC_MISS_ALL_ONPATH                             102614       96.796%           102614       96.796%
MLC_MISS_ALL_OFFPATH                              3397        3.204%             3397        3.204%
                                                106011      100.000%           106011      100.000%
                                                  0.03         0.17              0.03         0.17

MLC_HIT_ONPATH                                   68503       98.683%            68503       98.683%
MLC_HIT_OFFPATH                                    914        1.317%              914        1.317%
                                                 69417      100.000%            69417      100.000%
                                                  0.01         0.11              0.01         0.11

MLC_HIT_ALL_ONPATH                              903651       97.827%           903651       97.827%
MLC_HIT_ALL_OFFPATH                              20068        2.173%            20068        2.173%
                                                923719      100.000%           923719      100.000%
                                                  0.02         0.14              0.02         0.14

DCACHE_FILL_OFFPATH                               1136                           1136              

DCACHE_USE_OFFPATH                                 681        0.5995              681        0.5995

DCACHE_FILL_ONPATH                              171663                         171663              

DCACHE_USE_ONPATH                              3372700       19.6472          3372700       19.6472

ICACHE_FILL_OFFPATH                              21701                          21701              

ICACHE_USE_OFFPATH                               15545        0.7163            15545        0.7163

ICACHE_FILL_ONPATH                               55788                          55788              

ICACHE_USE_ONPATH                              3734262       66.9367          3734262       66.9367

REQBUF_CREATE_ONPATH                           1099454                        1099454              

REQBUF_ONPATH_MATCH_OFFPATH                       2640        0.0024             2640        0.0024

REQBUF_CREATE_ONPATH_DATA                       167898                         167898              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                  2625        0.0156             2625        0.0156

REQBUF_CREATE_ONPATH_IFETCH                          0                              0              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                  15           inf               15           inf

REQBUF_CREATE_OFFPATH                            25808                          25808              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                    15545       21.792%            15545       21.792%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_ICACHE_FILL_ONPATH_PARTIAL                     15        0.021%               15        0.021%
DIST_ICACHE_FILL_ONPATH                          55773       78.187%            55773       78.187%
                                                 71333      100.000%            71333      100.000%
                                                  2.35         2.15              2.35         2.15

DIST_DCACHE_FILL_OFFPATH_USED                      681        0.395%              681        0.395%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_DCACHE_FILL_ONPATH_PARTIAL                   2625        1.523%             2625        1.523%
DIST_DCACHE_FILL_ONPATH                         169038       98.082%           169038       98.082%
                                                172344      100.000%           172344      100.000%
                                                  2.97         2.95              2.97         2.95

DIST_L1_FILL_OFFPATH_USED                          588        0.828%              588        0.828%
DIST_L1_FILL_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST_L1_FILL_ONPATH_PARTIAL                        335        0.471%              335        0.471%
DIST_L1_FILL_ONPATH                              70127       98.701%            70127       98.701%
                                                 71050      100.000%            71050      100.000%
                                                  2.97         2.95              2.97         2.95

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                         18912        1.858%            18912        1.858%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                              998717       98.142%           998717       98.142%
                                               1017629      100.000%          1017629      100.000%
                                                  1.96         1.94              1.96         1.94

DIST2_REQBUF_OFFPATH_USED_PARTIAL                 2640        0.259%             2640        0.259%
DIST2_REQBUF_OFFPATH_USED_FULL                   16272        1.599%            16272        1.599%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                             998717       98.142%           998717       98.142%
                                               1017629      100.000%          1017629      100.000%
                                                  2.96         2.94              2.96         2.94

DIST_ICACHE_FILL                                 77489                          77489              

DIST_DCACHE_FILL                                172799                         172799              

DIST_L1_FILL                                     73179                          73179              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                             154        0.150%              154        0.150%
MLC_MISS_ONPATH_DFETCH                           89963       87.671%            89963       87.671%
MLC_MISS_ONPATH_DSTORE                           12044       11.737%            12044       11.737%
MLC_MISS_ONPATH_IPRF                               213        0.208%              213        0.208%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                                 130        0.127%              130        0.127%
MLC_MISS_ONPATH_WB_NODIRTY                         110        0.107%              110        0.107%
                                                102614      100.000%           102614      100.000%
                                                  1.13         0.40              1.13         0.40

MLC_MISS_OFFPATH_IFETCH                             22        0.648%               22        0.648%
MLC_MISS_OFFPATH_DFETCH                            561       16.515%              561       16.515%
MLC_MISS_OFFPATH_DSTORE                             26        0.765%               26        0.765%
MLC_MISS_OFFPATH_IPRF                                3        0.088%                3        0.088%
MLC_MISS_OFFPATH_DPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB                                  1        0.029%                1        0.029%
MLC_MISS_OFFPATH_WB_NODIRTY                       2784       81.955%             2784       81.955%
                                                  3397      100.000%             3397      100.000%
                                                  5.10         4.99              5.10         4.99

MLC_HIT_ONPATH_IFETCH                              289        0.032%              289        0.032%
MLC_HIT_ONPATH_DFETCH                            62377        6.903%            62377        6.903%
MLC_HIT_ONPATH_DSTORE                             5837        0.646%             5837        0.646%
MLC_HIT_ONPATH_IPRF                             728468       80.614%           728468       80.614%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                55102        6.098%            55102        6.098%
MLC_HIT_ONPATH_WB_NODIRTY                        51578        5.708%            51578        5.708%
                                                903651      100.000%           903651      100.000%
                                                  3.15         1.26              3.15         1.26

MLC_HIT_OFFPATH_IFETCH                              64        0.319%               64        0.319%
MLC_HIT_OFFPATH_DFETCH                             752        3.747%              752        3.747%
MLC_HIT_OFFPATH_DSTORE                              98        0.488%               98        0.488%
MLC_HIT_OFFPATH_IPRF                               211        1.051%              211        1.051%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                  50        0.249%               50        0.249%
MLC_HIT_OFFPATH_WB_NODIRTY                       18893       94.145%            18893       94.145%
                                                 20068      100.000%            20068      100.000%
                                                  5.74         5.66              5.74         5.66

L1_MISS_ONPATH_IFETCH                              149        0.138%              149        0.138%
L1_MISS_ONPATH_DFETCH                            65915       61.124%            65915       61.124%
L1_MISS_ONPATH_DSTORE                             2904        2.693%             2904        2.693%
L1_MISS_ONPATH_IPRF                                104        0.096%              104        0.096%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                  101        0.094%              101        0.094%
L1_MISS_ONPATH_WB_NODIRTY                        38666       35.855%            38666       35.855%
                                                107839      100.000%           107839      100.000%
                                                  2.82         2.92              2.82         2.92

L1_MISS_OFFPATH_IFETCH                              40        1.331%               40        1.331%
L1_MISS_OFFPATH_DFETCH                             277        9.215%              277        9.215%
L1_MISS_OFFPATH_DSTORE                               5        0.166%                5        0.166%
L1_MISS_OFFPATH_IPRF                                 3        0.100%                3        0.100%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                   3        0.100%                3        0.100%
L1_MISS_OFFPATH_WB_NODIRTY                        2678       89.088%             2678       89.088%
                                                  3006      100.000%             3006      100.000%
                                                  5.45         5.35              5.45         5.35

L1_HIT_ONPATH_IFETCH                                28        0.039%               28        0.039%
L1_HIT_ONPATH_DFETCH                             24286       33.574%            24286       33.574%
L1_HIT_ONPATH_DSTORE                              9141       12.637%             9141       12.637%
L1_HIT_ONPATH_IPRF                                 109        0.151%              109        0.151%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                    13        0.018%               13        0.018%
L1_HIT_ONPATH_WB_NODIRTY                         38758       53.581%            38758       53.581%
                                                 72335      100.000%            72335      100.000%
                                                  3.81         3.66              3.81         3.66

L1_HIT_OFFPATH_IFETCH                                7        2.509%                7        2.509%
L1_HIT_OFFPATH_DFETCH                              180       64.516%              180       64.516%
L1_HIT_OFFPATH_DSTORE                               20        7.168%               20        7.168%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                    0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB_NODIRTY                           72       25.806%               72       25.806%
                                                   279      100.000%              279      100.000%
                                                  2.34         2.46              2.34         2.46

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                                509                            509              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                    0                              0              

CORE_MEM_BLOCKED                                     0                              0              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                     97      100.000%               97      100.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0        0.000%                0        0.000%
                                                    97      100.000%               97      100.000%
                                                  3.00         0.00              3.00         0.00

MEM_QUEUE_FULL                                     412                            412              

MEM_REQ_BUFFER_MISS                            1125262       52.193%          1125262       52.193%
MEM_REQ_BUFFER_HIT                             1030691       47.807%          1030691       47.807%
                                               2155953      100.000%          2155953      100.000%
                                                  0.48         0.49              0.48         0.49

MEM_REQ_FDIP_BUFFER_HIT                          24830                          24830              

MEM_REQ_FDIP_CYCLE_DELTA                        697505                         697505              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                     0                              0              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA                    0                              0              

MEM_REQ_IFETCH                                       0        0.000%                0        0.000%
MEM_REQ_DFETCH                                  153654       13.655%           153654       13.655%
MEM_REQ_DSTORE                                   18005        1.600%            18005        1.600%
MEM_REQ_IPRF                                    727800       64.678%           727800       64.678%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                       56537        5.024%            56537        5.024%
MEM_REQ_WB_NODIRTY                              169266       15.042%           169266       15.042%
                                               1125262      100.000%          1125262      100.000%
                                                  3.26         1.91              3.26         1.91

LD_NO_FORWARD                                  3834354       65.824%          3834354       65.824%
FORWARDED_LD                                   1990851       34.176%          1990851       34.176%
                                               5825205      100.000%          5825205      100.000%
                                                  0.34         0.43              0.34         0.43

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                    1738       90.239%             1738       90.239%
PROMOTION_QL1                                      188        9.761%              188        9.761%
                                                  1926      100.000%             1926      100.000%
                                                  0.10         0.28              0.10         0.28

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                  467                            467              

PROMOTION_QMLC_FILL                                 30                             30              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                       76                             76              

ICACHE_FILL_CORRECT_REQ                           1126        0.140%             1126        0.140%
ICACHE_FILL_INCORRECT_REQ                       805258       99.860%           805258       99.860%
                                                806384      100.000%           806384      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_FILL_CORRECT_REQ_BY_FDIP                   1107        1.409%             1107        1.409%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP                77477       98.591%            77477       98.591%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%                0        0.000%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%                0        0.000%
                                                 78584      100.000%            78584      100.000%
                                                  0.99         0.01              0.99         0.01

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD           472                            472              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD           154                            154              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA         1185081313                     1185081313              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                              0              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP        221304                         221304              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD         31206                          31206              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA    4092022160048                  4092022160048              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP       1818041                        1818041              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

MEM_REQ_INIT                                   1125262                        1125262              

MEM_REQ_COMPLETE                               1107288        0.9840          1107288        0.9840

MEM_REQ_KILLED                                   17961        0.0160            17961        0.0160

MEM_REQ_COMPLETE_MLC                            923829        0.8210           923829        0.8210

MEM_REQ_COMPLETE_L1                              39454        0.0351            39454        0.0351

MEM_REQ_COMPLETE_MEM                            144005        0.1280           144005        0.1280

MEM_REQ_INIT_ONPATH                            1099454        0.9771          1099454        0.9771

MEM_REQ_INIT_OFFPATH                             25808        0.0229            25808        0.0229

MEM_REQ_COMPLETE_ONPATH                        1084237        0.9792          1084237        0.9792

MEM_REQ_COMPLETE_OFFPATH                         23051        0.0208            23051        0.0208

MEM_REQ_INIT_IFETCH                                  0        0.000%                0        0.000%
MEM_REQ_INIT_DFETCH                             153654       15.710%           153654       15.710%
MEM_REQ_INIT_DSTORE                              18005        1.841%            18005        1.841%
MEM_REQ_INIT_IPRF                               727800       74.414%           727800       74.414%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                  56537        5.781%            56537        5.781%
MEM_REQ_INIT_WB_NODIRTY                          22047        2.254%            22047        2.254%
                                                978043      100.000%           978043      100.000%
                                                  2.85         1.11              2.85         1.11

MEM_REQ_COMPLETE_IFETCH                          47080        4.180%            47080        4.180%
MEM_REQ_COMPLETE_DFETCH                         254843       22.625%           254843       22.625%
MEM_REQ_COMPLETE_DSTORE                          18693        1.660%            18693        1.660%
MEM_REQ_COMPLETE_IPRF                           728895       64.710%           728895       64.710%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                              55267        4.907%            55267        4.907%
MEM_REQ_COMPLETE_WB_NODIRTY                      21624        1.920%            21624        1.920%
                                               1126402      100.000%          1126402      100.000%
                                                  2.56         1.15              2.56         1.15

MEM_REQ_KILLED_IFETCH                           128105      100.000%           128105      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                128105      100.000%           128105      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                      17961       41.036%            17961       41.036%
MEM_REQ_INIT_OFFPATH_DFETCH                       3632        8.298%             3632        8.298%
MEM_REQ_INIT_OFFPATH_DSTORE                        129        0.295%              129        0.295%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                  22047       50.371%            22047       50.371%
                                                 43769      100.000%            43769      100.000%
                                                  3.11         3.07              3.11         3.07

MEM_REQ_INIT_ONPATH_IFETCH                           0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DFETCH                      150022       15.755%           150022       15.755%
MEM_REQ_INIT_ONPATH_DSTORE                       17876        1.877%            17876        1.877%
MEM_REQ_INIT_ONPATH_IPRF                        727800       76.431%           727800       76.431%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                           56537        5.937%            56537        5.937%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                952235      100.000%           952235      100.000%
                                                  2.78         0.92              2.78         0.92

MEM_REQ_MATCH_IFETCH                             46689        3.848%            46689        3.848%
MEM_REQ_MATCH_DFETCH                            329967       27.192%           329967       27.192%
MEM_REQ_MATCH_DSTORE                            467777       38.548%           467777       38.548%
MEM_REQ_MATCH_IPRF                              325193       26.798%           325193       26.798%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                 37503        3.091%            37503        3.091%
MEM_REQ_MATCH_WB_NODIRTY                          6356        0.524%             6356        0.524%
                                               1213485      100.000%          1213485      100.000%
                                                  2.03         0.96              2.03         0.96

MEM_REQ_COMPLETE_OFFPATH_IFETCH                    116        0.503%              116        0.503%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                   1017        4.412%             1017        4.412%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                    119        0.516%              119        0.516%
MEM_REQ_COMPLETE_OFFPATH_IPRF                      214        0.928%              214        0.928%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                         54        0.234%               54        0.234%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY              21531       93.406%            21531       93.406%
                                                 23051      100.000%            23051      100.000%
                                                  5.70         5.62              5.70         5.62

MEM_REQ_COMPLETE_ONPATH_IFETCH                     482        0.050%              482        0.050%
MEM_REQ_COMPLETE_ONPATH_DFETCH                  153089       16.011%           153089       16.011%
MEM_REQ_COMPLETE_ONPATH_DSTORE                   18574        1.943%            18574        1.943%
MEM_REQ_COMPLETE_ONPATH_IPRF                    728681       76.211%           728681       76.211%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                       55213        5.775%            55213        5.775%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                  93        0.010%               93        0.010%
                                                956132      100.000%           956132      100.000%
                                                  2.77         0.92              2.77         0.92

MEM_REQ_COMPLETE_MEM_IFETCH                     128350       54.583%           128350       54.583%
MEM_REQ_COMPLETE_MEM_DFETCH                      90977       38.689%            90977       38.689%
MEM_REQ_COMPLETE_MEM_DSTORE                      12758        5.426%            12758        5.426%
MEM_REQ_COMPLETE_MEM_IPRF                          216        0.092%              216        0.092%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                            115        0.049%              115        0.049%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                   2731        1.161%             2731        1.161%
                                                235147      100.000%           235147      100.000%
                                                  0.57         0.74              0.57         0.74

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE             50011                          50011              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF               727                            727              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                      39807        4.367%            39807        4.367%
MEM_REQ_COMPLETE_MLC_DFETCH                      63129        6.925%            63129        6.925%
MEM_REQ_COMPLETE_MLC_DSTORE                       5935        0.651%             5935        0.651%
MEM_REQ_COMPLETE_MLC_IPRF                       728679       79.935%           728679       79.935%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                          55152        6.050%            55152        6.050%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                  18893        2.073%            18893        2.073%
                                                911595      100.000%           911595      100.000%
                                                  2.91         0.95              2.91         0.95

CORE_MLP_CLUSTERS                                51688                          51688              

CORE_MLP                                      13451917                       13451917              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     5864460       48.477%          5864460       48.477%
CORE_MLP_1                                     3866144       31.958%          3866144       31.958%
CORE_MLP_2                                      989540        8.180%           989540        8.180%
CORE_MLP_3                                      498918        4.124%           498918        4.124%
CORE_MLP_4                                      364623        3.014%           364623        3.014%
CORE_MLP_5                                      166715        1.378%           166715        1.378%
CORE_MLP_6                                       83089        0.687%            83089        0.687%
CORE_MLP_7                                       52790        0.436%            52790        0.436%
CORE_MLP_8                                       41802        0.346%            41802        0.346%
CORE_MLP_9                                       26955        0.223%            26955        0.223%
CORE_MLP_10                                      14882        0.123%            14882        0.123%
CORE_MLP_11                                      12738        0.105%            12738        0.105%
CORE_MLP_12                                      14308        0.118%            14308        0.118%
CORE_MLP_13                                      14470        0.120%            14470        0.120%
CORE_MLP_14                                      11727        0.097%            11727        0.097%
CORE_MLP_15                                      11383        0.094%            11383        0.094%
CORE_MLP_16                                       7566        0.063%             7566        0.063%
CORE_MLP_17                                      11057        0.091%            11057        0.091%
CORE_MLP_18                                       6559        0.054%             6559        0.054%
CORE_MLP_19                                       6262        0.052%             6262        0.052%
CORE_MLP_20                                       3650        0.030%             3650        0.030%
CORE_MLP_21                                       3145        0.026%             3145        0.026%
CORE_MLP_22                                       2192        0.018%             2192        0.018%
CORE_MLP_23                                       3737        0.031%             3737        0.031%
CORE_MLP_24                                       2043        0.017%             2043        0.017%
CORE_MLP_25                                       1993        0.016%             1993        0.016%
CORE_MLP_26                                       1408        0.012%             1408        0.012%
CORE_MLP_27                                       1274        0.011%             1274        0.011%
CORE_MLP_28                                       2957        0.024%             2957        0.024%
CORE_MLP_29                                        940        0.008%              940        0.008%
CORE_MLP_30                                        645        0.005%              645        0.005%
CORE_MLP_31                                       1774        0.015%             1774        0.015%
CORE_MLP_32                                       5766        0.048%             5766        0.048%
                                              12097512      100.000%         12097512      100.000%
                                                  1.11         2.11              1.11         2.11

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                82298        7.761%            82298        7.761%
MLC_LD_BANK_AVAIL                               978043       92.239%           978043       92.239%
                                               1060341      100.000%          1060341      100.000%
                                                  0.92         0.89              0.92         0.89

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                51689      100.000%            51689      100.000%
                                                 51689      100.000%            51689      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                 45413       22.960%            45413       22.960%
L1_LD_BANK_AVAIL                                152383       77.040%           152383       77.040%
                                                197796      100.000%           197796      100.000%
                                                  0.77         0.71              0.77         0.71

L1_ST_BANK_BLOCK                                    29        0.093%               29        0.093%
L1_ST_BANK_AVAIL                                 31087       99.907%            31087       99.907%
                                                 31116      100.000%            31116      100.000%
                                                  1.00         1.00              1.00         1.00

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                         110149       99.372%           110149       99.372%
L1_WB_FILL                                         696        0.628%              696        0.628%
                                                110845      100.000%           110845      100.000%
                                                  0.01         0.08              0.01         0.08

L1_DEMAND_FILL                                   71947       65.318%            71947       65.318%
L1_PREF_FILL                                     38202       34.682%            38202       34.682%
                                                110149      100.000%           110149      100.000%
                                                  0.35         0.44              0.35         0.44

MLC_FILL                                        107035       99.897%           107035       99.897%
MLC_WB_FILL                                        110        0.103%              110        0.103%
                                                107145      100.000%           107145      100.000%
                                                  0.00         0.03              0.00         0.03

MLC_DEMAND_FILL                                 105684       98.738%           105684       98.738%
MLC_PREF_FILL                                     1351        1.262%             1351        1.262%
                                                107035      100.000%           107035      100.000%
                                                  0.01         0.11              0.01         0.11

NORESET_L1_FILL                                 110845                         110845              

NORESET_L1_FILL_NONPREF                          69861                          69861              

NORESET_L1_FILL_PREF                             40984                          40984              

NORESET_L1_EVICT                                 78077                          78077              

NORESET_L1_EVICT_NONPREF                         57396                          57396              

NORESET_L1_EVICT_PREF_USED                        5184                           5184              

NORESET_L1_EVICT_PREF_UNUSED                     15497                          15497              

NORESET_L1_PREF_USED                             15590                          15590              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                              143029                         143029              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                 696                            696              

WB_MLC_MISS_FILL_MLC                               110                            110              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                     172799                         172799              

DCACHE_WB_REQ                                    51690        0.2991            51690        0.2991

DCACHE_WB_REQ_DIRTY                              51690      100.000%            51690      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                 51690      100.000%            51690      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                     806384                         806384              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                    17961        0.1631            17961        0.1631

MLC_FILL_DIRTY                                   31087        0.2904            31087        0.2904

ICACHE_UNUSEFUL_CL_CYC                       865622347                      865622347              

ICACHE_UNUSEFUL_CL                               23810                          23810              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                  2949       68.661%             2949       68.661%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                 1346       31.339%             1346       31.339%
                                                  4295      100.000%             4295      100.000%
                                                  0.31         0.42              0.31         0.42

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                  1221       28.428%             1221       28.428%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                 3074       71.572%             3074       71.572%
                                                  4295      100.000%             4295      100.000%
                                                  0.72         0.65              0.72         0.65

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                  49685       80.089%            49685       80.089%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                 12352       19.911%            12352       19.911%
                                                 62037      100.000%            62037      100.000%
                                                  0.20         0.37              0.20         0.37

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                  47648       76.806%            47648       76.806%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                 14389       23.194%            14389       23.194%
                                                 62037      100.000%            62037      100.000%
                                                  0.23         0.39              0.23         0.39

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                           82                             82              

MLC_NEWREQ_MATCHED_L2_PREF                        1142                           1142              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   5        0.0044                5        0.0044

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                            984097      100.000%           984097      100.000%
                                                984097      100.000%           984097      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH             2625        0.351%             2625        0.351%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC        745152       99.649%           745152       99.649%
                                                747777      100.000%           747777      100.000%
                                                  1.00         0.99              1.00         0.99

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                      68968        6.4994            68968        6.4994

PER1K_L1_DEMAND_MISS_OFFPATH                       322        0.0303              322        0.0303

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                               38095                          38095              

PREF_L1_TOTAL_USED                               15590       93.270%            15590       93.270%
PREF_L1_TOTAL_PARTIAL_USED                        1125        6.730%             1125        6.730%
PREF_L1_TOTAL_NOT_USED                               0        0.000%                0        0.000%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                 16715      100.000%            16715      100.000%
                                                  0.07         0.24              0.07         0.24

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                                545       32.440%              545       32.440%
PREF_MLC_TOTAL_PARTIAL_USED                       1135       67.560%             1135       67.560%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                  1680      100.000%             1680      100.000%
                                                  0.68         0.27              0.68         0.27

CORE_MLC_PREF_REQ_MISS                             216        0.204%              216        0.204%
CORE_MLC_DEMAND_MISS                            102770       96.943%           102770       96.943%
CORE_MLC_WB_MISS                                  3025        2.853%             3025        2.853%
                                                106011      100.000%           106011      100.000%
                                                  1.03         0.24              1.03         0.24

CORE_MLC_PREF_REQ_HIT                           728679       78.885%           728679       78.885%
CORE_MLC_DEMAND_HIT                              69417        7.515%            69417        7.515%
CORE_MLC_WB_HIT                                 125623       13.600%           125623       13.600%
                                                923719      100.000%           923719      100.000%
                                                  0.35         0.65              0.35         0.65

CORE_MLC_HIT                                     69417       40.315%            69417       40.315%
CORE_MLC_MISS                                   102770       59.685%           102770       59.685%
                                                172187      100.000%           172187      100.000%
                                                  0.60         0.56              0.60         0.56

CORE_MLC_FILL                                   107035       99.897%           107035       99.897%
CORE_MLC_WB_FILL                                   110        0.103%              110        0.103%
                                                107145      100.000%           107145      100.000%
                                                  0.00         0.03              0.00         0.03

CORE_MLC_DEMAND_FILL                            105684       98.738%           105684       98.738%
CORE_MLC_PREF_FILL                                1351        1.262%             1351        1.262%
                                                107035      100.000%           107035      100.000%
                                                  0.01         0.11              0.01         0.11

CORE_MLC_PREF_FILL_USED                            545       32.440%              545       32.440%
CORE_MLC_PREF_FILL_PARTIAL_USED                   1135       67.560%             1135       67.560%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                  1680      100.000%             1680      100.000%
                                                  0.68         0.27              0.68         0.27

CORE_L1_PREF_REQ_MISS                            38202       34.464%            38202       34.464%
CORE_L1_DEMAND_MISS                              69165       62.398%            69165       62.398%
CORE_L1_WB_MISS                                   3478        3.138%             3478        3.138%
                                                110845      100.000%           110845      100.000%
                                                  0.69         0.36              0.69         0.36

CORE_L1_PREF_REQ_HIT                              8486       11.686%             8486       11.686%
CORE_L1_DEMAND_HIT                               33652       46.344%            33652       46.344%
CORE_L1_WB_HIT                                   30476       41.970%            30476       41.970%
                                                 72614      100.000%            72614      100.000%
                                                  1.30         0.98              1.30         0.98

CORE_L1_HIT                                      33662       32.697%            33662       32.697%
CORE_L1_MISS                                     69290       67.303%            69290       67.303%
                                                102952      100.000%           102952      100.000%
                                                  0.67         0.61              0.67         0.61

CORE_L1_FILL                                    110149       99.372%           110149       99.372%
CORE_L1_WB_FILL                                    696        0.628%              696        0.628%
                                                110845      100.000%           110845      100.000%
                                                  0.01         0.08              0.01         0.08

CORE_L1_DEMAND_FILL                              71947       65.318%            71947       65.318%
CORE_L1_PREF_FILL                                38202       34.682%            38202       34.682%
                                                110149      100.000%           110149      100.000%
                                                  0.35         0.44              0.35         0.44

CORE_L1_PREF_FILL_USED                           15590       93.270%            15590       93.270%
CORE_L1_PREF_FILL_PARTIAL_USED                    1125        6.730%             1125        6.730%
CORE_L1_PREF_FILL_NOT_USED                           0        0.000%                0        0.000%
                                                 16715      100.000%            16715      100.000%
                                                  0.07         0.24              0.07         0.24

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS29                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS30                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS31                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS32                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS33                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS34                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS35                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS36                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS37                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS38                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS39                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS40                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS41                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS42                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS43                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS44                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS45                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS46                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS47                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS48                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS49                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS50                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS51                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS52                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS53                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS54                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS55                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS56                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS57                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS58                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS59                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS60                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS61                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS62                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS63                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS64                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS65                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS66                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS67                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS68                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS69                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS70                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS71                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                 545       32.440%              545       32.440%
CORE_PREF_MLC_PARTIAL_USED                        1135       67.560%             1135       67.560%
CORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000%
CORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                  1680      100.000%             1680      100.000%
                                                  0.68         0.27              0.68         0.27

CORE_PREF_L1_SENT                                38095                          38095              

CORE_PREF_L1_USED                                15590       48.398%            15590       48.398%
CORE_PREF_L1_PARTIAL_USED                         1125        3.492%             1125        3.492%
CORE_PREF_L1_NOT_USED                            15497       48.109%            15497       48.109%
CORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                 32212      100.000%            32212      100.000%
                                                  1.00         0.70              1.00         0.70

TOTAL_MEM_LATENCY                             26409277      239.7596         26409277      239.7596

TOTAL_MEM_LATENCY_DEMAND                      20447077      284.1964         20447077      284.1964

TOTAL_MEM_LATENCY_PREF                         5962200      156.0704          5962200      156.0704

CORE_MEM_LATENCY                              26409277      239.7596         26409277      239.7596

CORE_MEM_LATENCY_DEMAND                       20447077      284.1964         20447077      284.1964

CORE_MEM_LATENCY_PREF                          5962200      156.0704          5962200      156.0704

CORE_MEM_LATENCY_IFETCH                          27379        0.202%            27379        0.202%
CORE_MEM_LATENCY_DFETCH                        7384757       54.452%          7384757       54.452%
CORE_MEM_LATENCY_DSTORE                         657541        4.848%           657541        4.848%
CORE_MEM_LATENCY_IPRF                            19317        0.142%            19317        0.142%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                         18120        0.134%            18120        0.134%
CORE_MEM_LATENCY_DPRF                           767667        5.660%           767667        5.660%
CORE_MEM_LATENCY_WB                            4687285       34.562%          4687285       34.562%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                              13562066      100.000%         13562066      100.000%
                                                  3.41         2.85              3.41         2.85

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                         13562066      123.1247         13562066      123.1247

TOTAL_L1_MISS_LATENCY_DEMAND                   8570304      119.1197          8570304      119.1197

TOTAL_L1_MISS_LATENCY_PREF                     4991762      130.6676          4991762      130.6676

CORE_L1_MISS_LATENCY                          13562066      123.1247         13562066      123.1247

CORE_L1_MISS_LATENCY_DEMAND                    8570304      119.1197          8570304      119.1197

CORE_L1_MISS_LATENCY_PREF                      4991762      130.6676          4991762      130.6676

CORE_EVICTED_L1_DEMAND                           57396       73.512%            57396       73.512%
CORE_EVICTED_L1_PREF_USED                         5184        6.640%             5184        6.640%
CORE_EVICTED_L1_PREF_NOT_USED                    15497       19.848%            15497       19.848%
                                                 78077      100.000%            78077      100.000%
                                                  0.46         0.73              0.46         0.73

CORE_EVICTED_MLC_DEMAND                          95955       95.978%            95955       95.978%
CORE_EVICTED_MLC_PREF_USED                        1638        1.638%             1638        1.638%
CORE_EVICTED_MLC_PREF_NOT_USED                    2383        2.384%             2383        2.384%
                                                 99976      100.000%            99976      100.000%
                                                  0.06         0.32              0.06         0.32

CORE_MEM_LATENCY_AVE_DEMAND                   18150064      316.2252         18150064      316.2252

CORE_MEM_LATENCY_AVE_PREF_USED                  933185      180.0125           933185      180.0125

CORE_MEM_LATENCY_AVE_PREF_NOT_USED             2586296      166.8901          2586296      166.8901

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                            203704154440  3549100.1889     203704154440  3549100.1889

L1_STAY_PREF_USED                          21571704896  4161208.5062      21571704896  4161208.5062

L1_STAY_PREF_NOT_USED                      49339971461  3183840.1924      49339971461  3183840.1924

TOTAL_DATA_MISS_LATENCY                       18918487                       18918487              

TOTAL_DATA_MISS_COUNT                           161072                         161072              

CORE_PREF_L1_NOT_USED_LATENCY200                 14185       91.534%            14185       91.534%
CORE_PREF_L1_NOT_USED_LATENCY400                   466        3.007%              466        3.007%
CORE_PREF_L1_NOT_USED_LATENCY600                   453        2.923%              453        2.923%
CORE_PREF_L1_NOT_USED_LATENCY800                   126        0.813%              126        0.813%
CORE_PREF_L1_NOT_USED_LATENCY1000                   17        0.110%               17        0.110%
CORE_PREF_L1_NOT_USED_LATENCY1200                   99        0.639%               99        0.639%
CORE_PREF_L1_NOT_USED_LATENCY1400                   78        0.503%               78        0.503%
CORE_PREF_L1_NOT_USED_LATENCY1600                   19        0.123%               19        0.123%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE               54        0.348%               54        0.348%
                                                 15497      100.000%            15497      100.000%
                                                  0.22         0.88              0.22         0.88

CORE_PREF_L1_NOT_USED_DISTANCE_1                    48        0.310%               48        0.310%
CORE_PREF_L1_NOT_USED_DISTANCE_2                   105        0.678%              105        0.678%
CORE_PREF_L1_NOT_USED_DISTANCE_4                  1687       10.886%             1687       10.886%
CORE_PREF_L1_NOT_USED_DISTANCE_8                  6525       42.105%             6525       42.105%
CORE_PREF_L1_NOT_USED_DISTANCE_16                 6173       39.834%             6173       39.834%
CORE_PREF_L1_NOT_USED_DISTANCE_32                  959        6.188%              959        6.188%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0        0.000%                0        0.000%
                                                 15497      100.000%            15497      100.000%
                                                  3.39         0.79              3.39         0.79

CORE_PREF_L1_USED_LATENCY200                      4616       89.043%             4616       89.043%
CORE_PREF_L1_USED_LATENCY400                       285        5.498%              285        5.498%
CORE_PREF_L1_USED_LATENCY600                       135        2.604%              135        2.604%
CORE_PREF_L1_USED_LATENCY800                        47        0.907%               47        0.907%
CORE_PREF_L1_USED_LATENCY1000                       31        0.598%               31        0.598%
CORE_PREF_L1_USED_LATENCY1200                       41        0.791%               41        0.791%
CORE_PREF_L1_USED_LATENCY1400                       17        0.328%               17        0.328%
CORE_PREF_L1_USED_LATENCY1600                        9        0.174%                9        0.174%
CORE_PREF_L1_USED_LATENCY1600MORE                    3        0.058%                3        0.058%
                                                  5184      100.000%             5184      100.000%
                                                  0.23         0.82              0.23         0.82

CORE_PREF_L1_USED_DISTANCE_1                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_2                        30        0.579%               30        0.579%
CORE_PREF_L1_USED_DISTANCE_4                       376        7.253%              376        7.253%
CORE_PREF_L1_USED_DISTANCE_8                      2233       43.075%             2233       43.075%
CORE_PREF_L1_USED_DISTANCE_16                     2214       42.708%             2214       42.708%
CORE_PREF_L1_USED_DISTANCE_32                      331        6.385%              331        6.385%
CORE_PREF_L1_USED_DISTANCE_MORE                      0        0.000%                0        0.000%
                                                  5184      100.000%             5184      100.000%
                                                  3.47         0.75              3.47         0.75

CORE_PREF_L1_DEMAND_LATENCY300                   55177       96.134%            55177       96.134%
CORE_PREF_L1_DEMAND_LATENCY400                     833        1.451%              833        1.451%
CORE_PREF_L1_DEMAND_LATENCY500                     444        0.774%              444        0.774%
CORE_PREF_L1_DEMAND_LATENCY600                     262        0.456%              262        0.456%
CORE_PREF_L1_DEMAND_LATENCY700                      96        0.167%               96        0.167%
CORE_PREF_L1_DEMAND_LATENCY800                      22        0.038%               22        0.038%
CORE_PREF_L1_DEMAND_LATENCY900                      24        0.042%               24        0.042%
CORE_PREF_L1_DEMAND_LATENCY1000                     21        0.037%               21        0.037%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                517        0.901%              517        0.901%
                                                 57396      100.000%            57396      100.000%
                                                  0.13         0.84              0.13         0.84

CORE_PREF_MLC_NOT_USED_LATENCY200                  495       20.772%              495       20.772%
CORE_PREF_MLC_NOT_USED_LATENCY400                 1506       63.198%             1506       63.198%
CORE_PREF_MLC_NOT_USED_LATENCY600                  286       12.002%              286       12.002%
CORE_PREF_MLC_NOT_USED_LATENCY800                   49        2.056%               49        2.056%
CORE_PREF_MLC_NOT_USED_LATENCY1000                  23        0.965%               23        0.965%
CORE_PREF_MLC_NOT_USED_LATENCY1200                   1        0.042%                1        0.042%
CORE_PREF_MLC_NOT_USED_LATENCY1400                   5        0.210%                5        0.210%
CORE_PREF_MLC_NOT_USED_LATENCY1600                  12        0.504%               12        0.504%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE               6        0.252%                6        0.252%
                                                  2383      100.000%             2383      100.000%
                                                  1.04         0.80              1.04         0.80

CORE_PREF_MLC_USED_LATENCY200                     1067       65.140%             1067       65.140%
CORE_PREF_MLC_USED_LATENCY400                      391       23.871%              391       23.871%
CORE_PREF_MLC_USED_LATENCY600                       97        5.922%               97        5.922%
CORE_PREF_MLC_USED_LATENCY800                       35        2.137%               35        2.137%
CORE_PREF_MLC_USED_LATENCY1000                      14        0.855%               14        0.855%
CORE_PREF_MLC_USED_LATENCY1200                      21        1.282%               21        1.282%
CORE_PREF_MLC_USED_LATENCY1400                       8        0.488%                8        0.488%
CORE_PREF_MLC_USED_LATENCY1600                       5        0.305%                5        0.305%
CORE_PREF_MLC_USED_LATENCY1600MORE                   0        0.000%                0        0.000%
                                                  1638      100.000%             1638      100.000%
                                                  0.57         0.96              0.57         0.96

CORE_PREF_MLC_DEMAND_LATENCY300                  93666       97.615%            93666       97.615%
CORE_PREF_MLC_DEMAND_LATENCY400                    816        0.850%              816        0.850%
CORE_PREF_MLC_DEMAND_LATENCY500                    376        0.392%              376        0.392%
CORE_PREF_MLC_DEMAND_LATENCY600                    301        0.314%              301        0.314%
CORE_PREF_MLC_DEMAND_LATENCY700                    125        0.130%              125        0.130%
CORE_PREF_MLC_DEMAND_LATENCY800                     27        0.028%               27        0.028%
CORE_PREF_MLC_DEMAND_LATENCY900                     11        0.011%               11        0.011%
CORE_PREF_MLC_DEMAND_LATENCY1000                    16        0.017%               16        0.017%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE               617        0.643%              617        0.643%
                                                 95955      100.000%            95955      100.000%
                                                  0.09         0.70              0.09         0.70

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                               12097512                       12097512              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                     24275                          24275              

LONGEST_DCACHE_MISS_CHAIN                        90914                          90914              

NUM_DCACHE_MISSES_IN_WINDOW_1                     1428        5.883%             1428        5.883%
NUM_DCACHE_MISSES_IN_WINDOW_2                     1523        6.274%             1523        6.274%
NUM_DCACHE_MISSES_IN_WINDOW_3                     2675       11.020%             2675       11.020%
NUM_DCACHE_MISSES_IN_WINDOW_4                     3039       12.519%             3039       12.519%
NUM_DCACHE_MISSES_IN_WINDOW_5                     3088       12.721%             3088       12.721%
NUM_DCACHE_MISSES_IN_WINDOW_6                     2974       12.251%             2974       12.251%
NUM_DCACHE_MISSES_IN_WINDOW_7                     2629       10.830%             2629       10.830%
NUM_DCACHE_MISSES_IN_WINDOW_8                     1910        7.868%             1910        7.868%
NUM_DCACHE_MISSES_IN_WINDOW_9                     1393        5.738%             1393        5.738%
NUM_DCACHE_MISSES_IN_WINDOW_10                     956        3.938%              956        3.938%
NUM_DCACHE_MISSES_IN_WINDOW_11                     696        2.867%              696        2.867%
NUM_DCACHE_MISSES_IN_WINDOW_12                     482        1.986%              482        1.986%
NUM_DCACHE_MISSES_IN_WINDOW_13                     332        1.368%              332        1.368%
NUM_DCACHE_MISSES_IN_WINDOW_14                     204        0.840%              204        0.840%
NUM_DCACHE_MISSES_IN_WINDOW_15                     131        0.540%              131        0.540%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE             815        3.357%              815        3.357%
                                                 24275      100.000%            24275      100.000%
                                                  5.15         3.38              5.15         3.38

DCACHE_MLP_IN_WINDOW_1_0                          7590       31.267%             7590       31.267%
DCACHE_MLP_IN_WINDOW_1_5                          7483       30.826%             7483       30.826%
DCACHE_MLP_IN_WINDOW_2_0                          4199       17.298%             4199       17.298%
DCACHE_MLP_IN_WINDOW_2_5                          2134        8.791%             2134        8.791%
DCACHE_MLP_IN_WINDOW_3_0                          1241        5.112%             1241        5.112%
DCACHE_MLP_IN_WINDOW_3_5                           558        2.299%              558        2.299%
DCACHE_MLP_IN_WINDOW_4_0                           451        1.858%              451        1.858%
DCACHE_MLP_IN_WINDOW_4_5                           205        0.844%              205        0.844%
DCACHE_MLP_IN_WINDOW_5_0                           164        0.676%              164        0.676%
DCACHE_MLP_IN_WINDOW_5_5                            55        0.227%               55        0.227%
DCACHE_MLP_IN_WINDOW_6_0                            90        0.371%               90        0.371%
DCACHE_MLP_IN_WINDOW_6_5                            17        0.070%               17        0.070%
DCACHE_MLP_IN_WINDOW_7_0                            47        0.194%               47        0.194%
DCACHE_MLP_IN_WINDOW_7_5                             2        0.008%                2        0.008%
DCACHE_MLP_IN_WINDOW_8_0                            20        0.082%               20        0.082%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                    19        0.078%               19        0.078%
                                                 24275      100.000%            24275      100.000%
                                                  1.57         1.65              1.57         1.65

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                           312500                         312500              

PARAM_L1_CYCLE_TIME                             312500                         312500              

PARAM_MEMORY_CYCLE_TIME                         833333                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                            11407815       94.299%         11407815       94.299%
MEM_REQ_DEMANDS__4                              628390        5.194%           628390        5.194%
MEM_REQ_DEMANDS__8                               45040        0.372%            45040        0.372%
MEM_REQ_DEMANDS_12                               11538        0.095%            11538        0.095%
MEM_REQ_DEMANDS_16                                2778        0.023%             2778        0.023%
MEM_REQ_DEMANDS_20                                 771        0.006%              771        0.006%
MEM_REQ_DEMANDS_24                                 467        0.004%              467        0.004%
MEM_REQ_DEMANDS_28                                 372        0.003%              372        0.003%
MEM_REQ_DEMANDS_32                                 201        0.002%              201        0.002%
MEM_REQ_DEMANDS_36                                 140        0.001%              140        0.001%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                              12097512      100.000%         12097512      100.000%
                                                  0.06         0.28              0.06         0.28

MEM_REQ_PREFS__0                              10342870       85.496%         10342870       85.496%
MEM_REQ_PREFS__4                               1298106       10.730%          1298106       10.730%
MEM_REQ_PREFS__8                                268557        2.220%           268557        2.220%
MEM_REQ_PREFS_12                                 82797        0.684%            82797        0.684%
MEM_REQ_PREFS_16                                 64226        0.531%            64226        0.531%
MEM_REQ_PREFS_20                                 18988        0.157%            18988        0.157%
MEM_REQ_PREFS_24                                  9920        0.082%             9920        0.082%
MEM_REQ_PREFS_28                                  5380        0.044%             5380        0.044%
MEM_REQ_PREFS_32                                  3930        0.032%             3930        0.032%
MEM_REQ_PREFS_36                                  1355        0.011%             1355        0.011%
MEM_REQ_PREFS_40                                   745        0.006%              745        0.006%
MEM_REQ_PREFS_44                                   431        0.004%              431        0.004%
MEM_REQ_PREFS_48                                   181        0.001%              181        0.001%
MEM_REQ_PREFS_52                                    26        0.000%               26        0.000%
MEM_REQ_PREFS_56                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_60                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                              12097512      100.000%         12097512      100.000%
                                                  0.21         0.63              0.21         0.63

MEM_REQ_WRITEBACKS__0                         12091098       99.947%         12091098       99.947%
MEM_REQ_WRITEBACKS__4                             6359        0.053%             6359        0.053%
MEM_REQ_WRITEBACKS__8                               55        0.000%               55        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                              12097512      100.000%         12097512      100.000%
                                                  0.00         0.02              0.00         0.02

MEM_REQ_DEMAND_CYCLES                         14777286                       14777286              

MEM_REQ_PREF_CYCLES                           18957990                       18957990              

MEM_REQ_WB_CYCLES                              1873884                        1873884              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                  11598558      100.000%         11598558      100.000%
                                              11598558      100.000%         11598558      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan



