{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@139:149@HdlIdDef", "// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\nwire [1:0] up_irq_pending;\nwire [1:0] up_irq_trigger;\nwire [1:0] up_irq_source_clear;\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap.v@135:145", "// Start and end of transfer\nwire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\nwire [1:0] up_irq_pending;\nwire [1:0] up_irq_trigger;\nwire [1:0] up_irq_source_clear;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@136:146", "wire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\nwire [1:0] up_irq_pending;\nwire [1:0] up_irq_trigger;\nwire [1:0] up_irq_source_clear;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@140:150", "reg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\nwire [1:0] up_irq_pending;\nwire [1:0] up_irq_trigger;\nwire [1:0] up_irq_source_clear;\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\nassign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 2'b00;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@138:148", "\n// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\nwire [1:0] up_irq_pending;\nwire [1:0] up_irq_trigger;\nwire [1:0] up_irq_source_clear;\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\n"]], "Diff Content": {"Delete": [[144, "wire [1:0] up_irq_trigger;\n"]], "Add": []}}