###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Thu Nov 13 16:16:25 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    67
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.302     0.447     0.414        0.020       ignored                  -         0.145              -
                                clk_hfxt/prelayout_constraint_mode        -        0.663     0.770     0.758        0.027       ignored                  -         0.107              -
                                clk_lfxt/prelayout_constraint_mode        -        0.613     0.761     0.746        0.035       ignored                  -         0.149              -
                                clk_sck0/prelayout_constraint_mode        -        0.435     0.444     0.438        0.002       ignored                  -         0.009              -
                                clk_sck1/prelayout_constraint_mode        -        0.363     0.367     0.366        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.743     0.905     0.882        0.018       ignored                  -         0.162              -
                                smclk/prelayout_constraint_mode           -        0.637     0.790     0.768        0.025       ignored                  -         0.153              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.302     0.447     0.414        0.020       auto computed        0.154         0.145    100% {0.302, 0.447}
                                clk_hfxt/prelayout_constraint_mode    none         0.664     0.773     0.761        0.027       auto computed        0.154         0.109    100% {0.664, 0.773}
                                clk_lfxt/prelayout_constraint_mode    none         0.613     0.764     0.748        0.035       auto computed        0.154         0.151    100% {0.613, 0.764}
                                clk_sck0/prelayout_constraint_mode    none         0.437     0.446     0.439        0.002       auto computed        0.154         0.009    100% {0.437, 0.446}
                                clk_sck1/prelayout_constraint_mode    none         0.365     0.369     0.368        0.001       auto computed        0.154         0.004    100% {0.365, 0.369}
                                mclk/prelayout_constraint_mode        none         0.756     0.917     0.895        0.018       auto computed       *0.154         0.162    99.7% {0.779, 0.917}
                                smclk/prelayout_constraint_mode       none         0.638     0.791     0.771        0.025       auto computed        0.154         0.153    100% {0.638, 0.791}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.110     0.185     0.159        0.010       ignored                  -         0.075              -
                                clk_hfxt/prelayout_constraint_mode        -        0.219     0.290     0.284        0.017       ignored                  -         0.071              -
                                clk_lfxt/prelayout_constraint_mode        -        0.235     0.286     0.281        0.012       ignored                  -         0.052              -
                                clk_sck0/prelayout_constraint_mode        -        0.170     0.173     0.172        0.001       ignored                  -         0.003              -
                                clk_sck1/prelayout_constraint_mode        -        0.137     0.143     0.142        0.002       ignored                  -         0.006              -
                                mclk/prelayout_constraint_mode            -        0.262     0.348     0.333        0.010       ignored                  -         0.085              -
                                smclk/prelayout_constraint_mode           -        0.240     0.311     0.294        0.012       ignored                  -         0.071              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.110     0.185     0.159        0.010       ignored                  -         0.075              -
                                clk_hfxt/prelayout_constraint_mode        -        0.219     0.291     0.285        0.017       ignored                  -         0.072              -
                                clk_lfxt/prelayout_constraint_mode        -        0.235     0.288     0.282        0.013       ignored                  -         0.053              -
                                clk_sck0/prelayout_constraint_mode        -        0.171     0.173     0.173        0.001       ignored                  -         0.003              -
                                clk_sck1/prelayout_constraint_mode        -        0.137     0.143     0.142        0.002       ignored                  -         0.006              -
                                mclk/prelayout_constraint_mode            -        0.267     0.352     0.337        0.010       ignored                  -         0.085              -
                                smclk/prelayout_constraint_mode           -        0.242     0.312     0.295        0.011       ignored                  -         0.070              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.302        1      0.447        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare2_reg_reg[30]/CK
                                clk_hfxt/prelayout_constraint_mode    0.663        9      0.770       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.613       17      0.761       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.435       25      0.444       26
-    min spi0/s_tx_sreg_reg[2]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.363       33      0.367       34
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_tx_sreg_reg[21]/CK
                                mclk/prelayout_constraint_mode        0.743       41      0.905       42
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[22][29]/CK
                                smclk/prelayout_constraint_mode       0.637       49      0.790       50
-    min spi1/baud_counter_reg[0]/CK
-    max uart0/tx_sr_reg[8]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.302        3      0.447        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare2_reg_reg[30]/CK
                                clk_hfxt/prelayout_constraint_mode    0.664       11      0.773       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.613       19      0.764       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.437       27      0.446       28
-    min spi0/s_tx_sreg_reg[2]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.365       35      0.369       36
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_tx_sreg_reg[21]/CK
                                mclk/prelayout_constraint_mode        0.756       43      0.917       44
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[22][29]/CK
                                smclk/prelayout_constraint_mode       0.638       51      0.791       52
-    min spi1/baud_counter_reg[0]/CK
-    max uart0/tx_sr_reg[8]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.110        5      0.185        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/addr_periph_reg[5]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.219       13      0.290       14
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.235       21      0.286       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.170       29      0.173       30
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.137       37      0.143       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[22]/CK
                                mclk/prelayout_constraint_mode        0.262       45      0.348       46
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/mainalu/divider/N_u_reg[29]/CK
                                smclk/prelayout_constraint_mode       0.240       53      0.311       54
-    min spi1/baud_counter_reg[0]/CK
-    max spi0/m_rx_sreg_reg[28]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.110        7      0.185        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/addr_periph_reg[5]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.219       15      0.291       16
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.235       23      0.288       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.171       31      0.173       32
-    min spi0/s_tx_sreg_reg[2]/CK
-    max spi0/s_rx_sreg_reg[30]/CKN
                                clk_sck1/prelayout_constraint_mode    0.137       39      0.143       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[22]/CK
                                mclk/prelayout_constraint_mode        0.267       47      0.352       48
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/mainalu/divider/N_u_reg[29]/CK
                                smclk/prelayout_constraint_mode       0.242       55      0.312       56
-    min spi1/baud_counter_reg[0]/CK
-    max spi0/m_rx_sreg_reg[12]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.302

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.063  0.070  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH       rise   0.001   0.001   0.063  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH       rise   0.054   0.055   0.060  0.056  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH      fall   0.001   0.056   0.051  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH      fall   0.083   0.139   0.097  0.164  (345.700,416.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.139   0.115  -      (346.300,408.300)    8.800   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.163   0.302   0.105  0.005  (348.900,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.302   0.105  -      (347.300,411.100)    4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare2_reg_reg[24]/CK
Delay     : 0.447

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.063  0.070  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH      rise   0.001   0.001   0.063  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH      rise   0.054   0.055   0.060  0.056  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH     fall   0.001   0.056   0.051  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH     fall   0.083   0.139   0.097  0.164  (345.700,416.500)    0.400     15    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.143   0.115  -      (250.100,375.700)  136.400   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.268   0.075  0.091  (246.300,374.900)    4.600     18    
timer1/RC_CG_HIER_INST277/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.001   0.268   0.075  -      (239.900,355.700)   25.600   -       
timer1/RC_CG_HIER_INST277/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.179   0.447   0.146  0.014  (237.300,355.700)    2.600      8    
timer1/compare2_reg_reg[24]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.447   0.146  -      (235.900,355.300)    1.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.302

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.063  0.070  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH       rise   0.001   0.001   0.063  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH       rise   0.054   0.055   0.060  0.056  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH      fall   0.001   0.056   0.051  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH      fall   0.083   0.139   0.097  0.164  (345.700,416.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.139   0.115  -      (346.300,408.300)    8.800   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.163   0.302   0.105  0.005  (348.900,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.302   0.105  -      (347.300,411.100)    4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare2_reg_reg[24]/CK
Delay     : 0.447

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.063  0.070  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH      rise   0.001   0.001   0.063  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH      rise   0.054   0.055   0.060  0.056  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH     fall   0.001   0.056   0.051  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH     fall   0.083   0.139   0.097  0.164  (345.700,416.500)    0.400     15    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.004   0.143   0.115  -      (250.100,375.700)  136.400   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.268   0.075  0.091  (246.300,374.900)    4.600     18    
timer1/RC_CG_HIER_INST277/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.001   0.268   0.075  -      (239.900,355.700)   25.600   -       
timer1/RC_CG_HIER_INST277/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.179   0.447   0.146  0.014  (237.300,355.700)    2.600      8    
timer1/compare2_reg_reg[24]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.447   0.146  -      (235.900,355.300)    1.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.110

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.027  0.068  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH       rise   0.001   0.001   0.027  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH       rise   0.021   0.022   0.028  0.059  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH      fall   0.001   0.023   0.024  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH      fall   0.032   0.055   0.041  0.152  (345.700,416.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.056   0.048  -      (346.300,408.300)    8.800   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.054   0.110   0.045  0.005  (348.900,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.110   0.045  -      (347.300,411.100)    4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/addr_periph_reg[5]/CKN
Delay     : 0.185

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.027  0.068  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH      rise   0.001   0.001   0.027  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH      rise   0.021   0.022   0.028  0.059  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH     fall   0.001   0.023   0.024  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH     fall   0.032   0.055   0.041  0.152  (345.700,416.500)    0.400     15    
adddec0/CTS_ccl_inv_00337/A
-     INVX2BA10TH      rise   0.001   0.056   0.048  -      (331.500,451.100)   48.800   -       
adddec0/CTS_ccl_inv_00337/Y
-     INVX2BA10TH      rise   0.022   0.079   0.028  0.011  (331.300,451.300)    0.400      1    
adddec0/CTS_ccl_a_inv_00335/A
-     INVX6BA10TH      fall   0.000   0.079   0.026  -      (329.300,451.100)    2.200   -       
adddec0/CTS_ccl_a_inv_00335/Y
-     INVX6BA10TH      fall   0.089   0.168   0.139  0.255  (329.100,451.300)    0.400     80    
adddec0/addr_periph_reg[5]/CKN
-     DFFNQX2MA10TH    rise   0.017   0.185   0.170  -      (578.900,484.900)  283.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.110

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.027  0.068  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH       rise   0.001   0.001   0.027  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH       rise   0.021   0.022   0.028  0.059  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH      fall   0.001   0.023   0.024  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH      fall   0.032   0.055   0.041  0.152  (345.700,416.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.001   0.056   0.048  -      (346.300,408.300)    8.800   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.054   0.110   0.045  0.005  (348.900,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.110   0.045  -      (347.300,411.100)    4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/addr_periph_reg[5]/CKN
Delay     : 0.185

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.027  0.068  (459.700,377.100)  -            4    
adddec0/CTS_cci_inv_00349/A
-     INVX9BA10TH      rise   0.001   0.001   0.027  -      (418.700,416.900)   80.800   -       
adddec0/CTS_cci_inv_00349/Y
-     INVX9BA10TH      rise   0.021   0.022   0.028  0.059  (418.900,416.700)    0.400      2    
adddec0/CTS_ccl_a_inv_00342/A
-     INVX13BA10TH     fall   0.001   0.023   0.024  -      (345.700,416.900)   73.400   -       
adddec0/CTS_ccl_a_inv_00342/Y
-     INVX13BA10TH     fall   0.032   0.055   0.041  0.152  (345.700,416.500)    0.400     15    
adddec0/CTS_ccl_inv_00337/A
-     INVX2BA10TH      rise   0.001   0.056   0.048  -      (331.500,451.100)   48.800   -       
adddec0/CTS_ccl_inv_00337/Y
-     INVX2BA10TH      rise   0.022   0.079   0.028  0.011  (331.300,451.300)    0.400      1    
adddec0/CTS_ccl_a_inv_00335/A
-     INVX6BA10TH      fall   0.000   0.079   0.026  -      (329.300,451.100)    2.200   -       
adddec0/CTS_ccl_a_inv_00335/Y
-     INVX6BA10TH      fall   0.089   0.168   0.139  0.255  (329.100,451.300)    0.400     80    
adddec0/addr_periph_reg[5]/CKN
-     DFFNQX2MA10TH    rise   0.017   0.185   0.170  -      (578.900,484.900)  283.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.663

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.084  0.007  (275.900,379.700)  -           2     
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH     rise   0.000   0.000   0.084  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH     rise   0.061   0.061   0.061  0.005  (285.100,384.300)    0.800     1     
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH     fall   0.000   0.061   0.050  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH     fall   0.057   0.118   0.055  0.020  (287.100,384.500)    0.400     3     
CTS_ccl_a_inv_00492/A
-     INVX1BA10TH     rise   0.000   0.118   0.066  -      (278.900,372.900)   19.800   -       
CTS_ccl_a_inv_00492/Y
-     INVX1BA10TH     rise   0.056   0.173   0.064  0.006  (278.700,372.300)    0.800     1     
CTS_cdb_buf_01129/A
-     DLY4X0P5MA10TH  fall   0.000   0.174   0.051  -      (258.900,367.100)   25.000   -       
CTS_cdb_buf_01129/Y
-     DLY4X0P5MA10TH  fall   0.394   0.568   0.069  0.003  (257.100,367.300)    2.000     1     
CTS_ccl_a_inv_00489/A
-     INVX1BA10TH     fall   0.000   0.568   0.069  -      (260.900,368.900)    5.400   -       
CTS_ccl_a_inv_00489/Y
-     INVX1BA10TH     fall   0.095   0.663   0.098  0.012  (261.100,368.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.663   0.124  -      (272.100,380.700)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.770

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.084  0.007  (275.900,379.700)  -            2    
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH       rise   0.000   0.000   0.084  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH       rise   0.061   0.061   0.061  0.005  (285.100,384.300)    0.800      1    
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH       fall   0.000   0.061   0.050  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH       fall   0.057   0.118   0.055  0.020  (287.100,384.500)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX7P5BA10TH  rise   0.000   0.118   0.066  -      (289.300,372.300)   14.400   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX7P5BA10TH  rise   0.104   0.222   0.059  0.035  (292.700,373.100)    4.200      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH     rise   0.001   0.223   0.059  -      (488.500,383.100)  205.800   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH     rise   0.122   0.345   0.093  0.004  (487.500,383.500)    1.400      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH       rise   0.000   0.345   0.093  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH       rise   0.077   0.422   0.091  0.019  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH       fall   0.000   0.422   0.073  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH       fall   0.071   0.493   0.070  0.075  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH   rise   0.006   0.499   0.082  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH   rise   0.087   0.586   0.032  0.013  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH   rise   0.000   0.586   0.032  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH   rise   0.042   0.628   0.056  0.015  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH     fall   0.000   0.628   0.045  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH     fall   0.140   0.769   0.121  0.078  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH   rise   0.001   0.770   0.205  -      (210.100,271.100)   70.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.664

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.085  0.007  (275.900,379.700)  -           2     
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH     rise   0.000   0.000   0.085  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH     rise   0.061   0.062   0.061  0.005  (285.100,384.300)    0.800     1     
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH     fall   0.000   0.062   0.050  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH     fall   0.057   0.118   0.055  0.020  (287.100,384.500)    0.400     3     
CTS_ccl_a_inv_00492/A
-     INVX1BA10TH     rise   0.000   0.118   0.066  -      (278.900,372.900)   19.800   -       
CTS_ccl_a_inv_00492/Y
-     INVX1BA10TH     rise   0.056   0.174   0.064  0.006  (278.700,372.300)    0.800     1     
CTS_cdb_buf_01129/A
-     DLY4X0P5MA10TH  fall   0.000   0.174   0.051  -      (258.900,367.100)   25.000   -       
CTS_cdb_buf_01129/Y
-     DLY4X0P5MA10TH  fall   0.394   0.568   0.069  0.003  (257.100,367.300)    2.000     1     
CTS_ccl_a_inv_00489/A
-     INVX1BA10TH     fall   0.000   0.568   0.069  -      (260.900,368.900)    5.400   -       
CTS_ccl_a_inv_00489/Y
-     INVX1BA10TH     fall   0.095   0.663   0.098  0.012  (261.100,368.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.664   0.124  -      (272.100,380.700)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.773

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.085  0.007  (275.900,379.700)  -            2    
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH       rise   0.000   0.000   0.085  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH       rise   0.061   0.062   0.061  0.005  (285.100,384.300)    0.800      1    
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH       fall   0.000   0.062   0.050  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH       fall   0.057   0.118   0.055  0.020  (287.100,384.500)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX7P5BA10TH  rise   0.000   0.118   0.066  -      (289.300,372.300)   14.400   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX7P5BA10TH  rise   0.104   0.222   0.059  0.035  (292.700,373.100)    4.200      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH     rise   0.001   0.224   0.059  -      (488.500,383.100)  205.800   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH     rise   0.122   0.345   0.099  0.004  (487.500,383.500)    1.400      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH       rise   0.000   0.346   0.099  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH       rise   0.079   0.425   0.091  0.019  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH       fall   0.000   0.425   0.073  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH       fall   0.071   0.496   0.070  0.075  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH   rise   0.006   0.503   0.082  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH   rise   0.087   0.590   0.032  0.013  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH   rise   0.000   0.590   0.032  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH   rise   0.042   0.631   0.056  0.015  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH     fall   0.000   0.632   0.045  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH     fall   0.140   0.772   0.121  0.078  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH   rise   0.001   0.773   0.205  -      (210.100,271.100)   70.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.219

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (275.900,379.700)  -           2     
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH     rise   0.000   0.000   0.038  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH     rise   0.022   0.022   0.028  0.006  (285.100,384.300)    0.800     1     
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH     fall   0.000   0.022   0.024  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH     fall   0.021   0.044   0.022  0.018  (287.100,384.500)    0.400     3     
CTS_ccl_a_inv_00492/A
-     INVX1BA10TH     rise   0.000   0.044   0.026  -      (278.900,372.900)   19.800   -       
CTS_ccl_a_inv_00492/Y
-     INVX1BA10TH     rise   0.020   0.064   0.028  0.006  (278.700,372.300)    0.800     1     
CTS_cdb_buf_01129/A
-     DLY4X0P5MA10TH  fall   0.000   0.064   0.022  -      (258.900,367.100)   25.000   -       
CTS_cdb_buf_01129/Y
-     DLY4X0P5MA10TH  fall   0.117   0.181   0.027  0.003  (257.100,367.300)    2.000     1     
CTS_ccl_a_inv_00489/A
-     INVX1BA10TH     fall   0.000   0.181   0.027  -      (260.900,368.900)    5.400   -       
CTS_ccl_a_inv_00489/Y
-     INVX1BA10TH     fall   0.038   0.219   0.043  0.013  (261.100,368.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.219   0.056  -      (272.100,380.700)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.290

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.038  0.007  (275.900,379.700)  -            2    
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH       rise   0.000   0.000   0.038  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH       rise   0.022   0.022   0.028  0.006  (285.100,384.300)    0.800      1    
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH       fall   0.000   0.022   0.024  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH       fall   0.021   0.044   0.022  0.018  (287.100,384.500)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX7P5BA10TH  rise   0.000   0.044   0.026  -      (289.300,372.300)   14.400   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX7P5BA10TH  rise   0.038   0.082   0.026  0.035  (292.700,373.100)    4.200      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH     rise   0.001   0.083   0.026  -      (488.500,383.100)  205.800   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH     rise   0.044   0.127   0.039  0.004  (487.500,383.500)    1.400      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH       rise   0.000   0.127   0.039  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH       rise   0.029   0.155   0.042  0.020  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH       fall   0.000   0.156   0.034  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH       fall   0.026   0.182   0.032  0.073  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH   rise   0.006   0.188   0.038  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH   rise   0.031   0.219   0.014  0.014  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH   rise   0.000   0.219   0.014  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH   rise   0.016   0.235   0.023  0.016  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH     fall   0.000   0.235   0.018  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH     fall   0.054   0.289   0.049  0.081  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH   rise   0.001   0.290   0.085  -      (210.100,271.100)   70.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.219

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (275.900,379.700)  -           2     
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH     rise   0.000   0.000   0.038  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH     rise   0.022   0.022   0.028  0.006  (285.100,384.300)    0.800     1     
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH     fall   0.000   0.022   0.024  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH     fall   0.021   0.044   0.022  0.018  (287.100,384.500)    0.400     3     
CTS_ccl_a_inv_00492/A
-     INVX1BA10TH     rise   0.000   0.044   0.026  -      (278.900,372.900)   19.800   -       
CTS_ccl_a_inv_00492/Y
-     INVX1BA10TH     rise   0.020   0.064   0.028  0.006  (278.700,372.300)    0.800     1     
CTS_cdb_buf_01129/A
-     DLY4X0P5MA10TH  fall   0.000   0.064   0.022  -      (258.900,367.100)   25.000   -       
CTS_cdb_buf_01129/Y
-     DLY4X0P5MA10TH  fall   0.117   0.181   0.027  0.003  (257.100,367.300)    2.000     1     
CTS_ccl_a_inv_00489/A
-     INVX1BA10TH     fall   0.000   0.181   0.027  -      (260.900,368.900)    5.400   -       
CTS_ccl_a_inv_00489/Y
-     INVX1BA10TH     fall   0.038   0.219   0.043  0.013  (261.100,368.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.219   0.056  -      (272.100,380.700)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.291

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.038  0.007  (275.900,379.700)  -            2    
system0/CTS_ccl_a_inv_00499/A
-     INVX1BA10TH       rise   0.000   0.000   0.038  -      (284.900,384.900)   14.200   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX1BA10TH       rise   0.022   0.022   0.028  0.006  (285.100,384.300)    0.800      1    
system0/CTS_ccl_a_inv_00495/A
-     INVX3BA10TH       fall   0.000   0.022   0.024  -      (287.100,384.900)    2.600   -       
system0/CTS_ccl_a_inv_00495/Y
-     INVX3BA10TH       fall   0.021   0.044   0.022  0.018  (287.100,384.500)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX7P5BA10TH  rise   0.000   0.044   0.026  -      (289.300,372.300)   14.400   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX7P5BA10TH  rise   0.038   0.082   0.026  0.035  (292.700,373.100)    4.200      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH     rise   0.001   0.083   0.026  -      (488.500,383.100)  205.800   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH     rise   0.044   0.127   0.042  0.004  (487.500,383.500)    1.400      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH       rise   0.000   0.127   0.042  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH       rise   0.029   0.156   0.042  0.020  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH       fall   0.000   0.157   0.034  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH       fall   0.026   0.183   0.032  0.073  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH   rise   0.006   0.189   0.038  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH   rise   0.031   0.220   0.014  0.014  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH   rise   0.000   0.220   0.014  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH   rise   0.016   0.236   0.023  0.016  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH     fall   0.000   0.236   0.018  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH     fall   0.054   0.290   0.049  0.081  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH   rise   0.001   0.291   0.085  -      (210.100,271.100)   70.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.613

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.053  0.003  (285.500,379.700)  -           1     
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.000   0.053  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.048   0.048   0.056  0.005  (284.700,376.300)    0.800     1     
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH     fall   0.000   0.048   0.044  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH     fall   0.065   0.113   0.070  0.026  (285.900,376.500)    0.400     4     
CTS_ccl_a_inv_00466/A
-     INVX1BA10TH     rise   0.000   0.113   0.085  -      (266.900,379.100)   21.600   -       
CTS_ccl_a_inv_00466/Y
-     INVX1BA10TH     rise   0.156   0.268   0.273  0.029  (267.100,379.700)    0.800     1     
CTS_ccl_a_inv_00463/A
-     INVX1BA10TH     fall   0.001   0.269   0.217  -      (345.900,299.100)  159.400   -       
CTS_ccl_a_inv_00463/Y
-     INVX1BA10TH     fall   0.138   0.407   0.111  0.010  (345.700,299.700)    0.800     1     
CTS_cdb_inv_01127/A
-     INVX1BA10TH     rise   0.000   0.407   0.117  -      (304.500,307.100)   48.600   -       
CTS_cdb_inv_01127/Y
-     INVX1BA10TH     rise   0.060   0.468   0.048  0.003  (304.300,307.700)    0.800     1     
CTS_cdb_inv_01128/A
-     INVX1BA10TH     fall   0.000   0.468   0.043  -      (298.700,307.100)    6.200   -       
CTS_cdb_inv_01128/Y
-     INVX1BA10TH     fall   0.144   0.612   0.183  0.024  (298.500,307.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.613   0.231  -      (283.300,380.700)   88.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.761

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.053  0.003  (285.500,379.700)  -            1    
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH      rise   0.000   0.000   0.053  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH      rise   0.048   0.048   0.056  0.005  (284.700,376.300)    0.800      1    
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH      fall   0.000   0.048   0.044  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH      fall   0.065   0.113   0.070  0.026  (285.900,376.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.113   0.085  -      (294.100,368.300)   16.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.104   0.216   0.052  0.036  (297.500,369.100)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.218   0.052  -      (486.900,383.100)  203.400   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.119   0.337   0.093  0.004  (487.500,383.500)    1.000      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH      rise   0.000   0.337   0.093  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH      rise   0.077   0.414   0.091  0.019  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH      fall   0.000   0.414   0.073  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH      fall   0.071   0.485   0.070  0.075  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH  rise   0.006   0.491   0.082  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH  rise   0.087   0.578   0.032  0.013  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.578   0.032  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.042   0.620   0.056  0.015  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.620   0.045  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.140   0.760   0.121  0.078  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.761   0.205  -      (210.100,271.100)   70.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.613

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.053  0.003  (285.500,379.700)  -           1     
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.000   0.053  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.048   0.048   0.056  0.005  (284.700,376.300)    0.800     1     
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH     fall   0.000   0.048   0.044  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH     fall   0.065   0.113   0.070  0.026  (285.900,376.500)    0.400     4     
CTS_ccl_a_inv_00466/A
-     INVX1BA10TH     rise   0.000   0.113   0.085  -      (266.900,379.100)   21.600   -       
CTS_ccl_a_inv_00466/Y
-     INVX1BA10TH     rise   0.156   0.268   0.273  0.029  (267.100,379.700)    0.800     1     
CTS_ccl_a_inv_00463/A
-     INVX1BA10TH     fall   0.001   0.269   0.217  -      (345.900,299.100)  159.400   -       
CTS_ccl_a_inv_00463/Y
-     INVX1BA10TH     fall   0.138   0.407   0.111  0.010  (345.700,299.700)    0.800     1     
CTS_cdb_inv_01127/A
-     INVX1BA10TH     rise   0.000   0.408   0.117  -      (304.500,307.100)   48.600   -       
CTS_cdb_inv_01127/Y
-     INVX1BA10TH     rise   0.060   0.468   0.048  0.003  (304.300,307.700)    0.800     1     
CTS_cdb_inv_01128/A
-     INVX1BA10TH     fall   0.000   0.468   0.043  -      (298.700,307.100)    6.200   -       
CTS_cdb_inv_01128/Y
-     INVX1BA10TH     fall   0.144   0.612   0.183  0.024  (298.500,307.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.613   0.231  -      (283.300,380.700)   88.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.764

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.053  0.003  (285.500,379.700)  -            1    
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH      rise   0.000   0.000   0.053  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH      rise   0.048   0.048   0.056  0.005  (284.700,376.300)    0.800      1    
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH      fall   0.000   0.048   0.044  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH      fall   0.065   0.113   0.070  0.026  (285.900,376.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.113   0.085  -      (294.100,368.300)   16.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.104   0.217   0.052  0.036  (297.500,369.100)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.218   0.052  -      (486.900,383.100)  203.400   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.119   0.337   0.099  0.004  (487.500,383.500)    1.000      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH      rise   0.000   0.337   0.099  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH      rise   0.079   0.416   0.091  0.019  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH      fall   0.000   0.417   0.073  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH      fall   0.071   0.488   0.070  0.075  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH  rise   0.006   0.494   0.082  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH  rise   0.087   0.581   0.032  0.013  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.581   0.032  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.042   0.623   0.056  0.015  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.623   0.045  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.140   0.763   0.121  0.078  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.764   0.205  -      (210.100,271.100)   70.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.235

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.023  0.003  (285.500,379.700)  -           1     
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.000   0.023  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.018   0.018   0.026  0.005  (284.700,376.300)    0.800     1     
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH     fall   0.000   0.018   0.020  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH     fall   0.024   0.042   0.028  0.023  (285.900,376.500)    0.400     4     
CTS_ccl_a_inv_00466/A
-     INVX1BA10TH     rise   0.000   0.042   0.033  -      (266.900,379.100)   21.600   -       
CTS_ccl_a_inv_00466/Y
-     INVX1BA10TH     rise   0.061   0.103   0.120  0.029  (267.100,379.700)    0.800     1     
CTS_ccl_a_inv_00463/A
-     INVX1BA10TH     fall   0.001   0.104   0.092  -      (345.900,299.100)  159.400   -       
CTS_ccl_a_inv_00463/Y
-     INVX1BA10TH     fall   0.049   0.153   0.056  0.011  (345.700,299.700)    0.800     1     
CTS_cdb_inv_01127/A
-     INVX1BA10TH     rise   0.000   0.153   0.056  -      (304.500,307.100)   48.600   -       
CTS_cdb_inv_01127/Y
-     INVX1BA10TH     rise   0.019   0.172   0.027  0.003  (304.300,307.700)    0.800     1     
CTS_cdb_inv_01128/A
-     INVX1BA10TH     fall   0.000   0.172   0.023  -      (298.700,307.100)    6.200   -       
CTS_cdb_inv_01128/Y
-     INVX1BA10TH     fall   0.062   0.234   0.079  0.025  (298.500,307.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.235   0.103  -      (283.300,380.700)   88.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.286

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.023  0.003  (285.500,379.700)  -            1    
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH      rise   0.000   0.000   0.023  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH      rise   0.018   0.018   0.026  0.005  (284.700,376.300)    0.800      1    
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH      fall   0.000   0.018   0.020  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH      fall   0.024   0.042   0.028  0.023  (285.900,376.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.042   0.033  -      (294.100,368.300)   16.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.037   0.079   0.023  0.036  (297.500,369.100)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.081   0.023  -      (486.900,383.100)  203.400   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.042   0.123   0.039  0.004  (487.500,383.500)    1.000      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH      rise   0.000   0.123   0.039  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH      rise   0.029   0.152   0.042  0.020  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH      fall   0.000   0.152   0.034  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH      fall   0.026   0.178   0.032  0.073  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH  rise   0.006   0.184   0.038  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH  rise   0.031   0.216   0.014  0.014  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.216   0.014  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.016   0.231   0.023  0.016  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.231   0.018  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.054   0.285   0.049  0.081  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.286   0.085  -      (210.100,271.100)   70.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.235

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.023  0.003  (285.500,379.700)  -           1     
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.000   0.023  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.018   0.018   0.026  0.005  (284.700,376.300)    0.800     1     
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH     fall   0.000   0.018   0.020  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH     fall   0.024   0.042   0.028  0.023  (285.900,376.500)    0.400     4     
CTS_ccl_a_inv_00466/A
-     INVX1BA10TH     rise   0.000   0.042   0.033  -      (266.900,379.100)   21.600   -       
CTS_ccl_a_inv_00466/Y
-     INVX1BA10TH     rise   0.061   0.103   0.120  0.029  (267.100,379.700)    0.800     1     
CTS_ccl_a_inv_00463/A
-     INVX1BA10TH     fall   0.001   0.104   0.092  -      (345.900,299.100)  159.400   -       
CTS_ccl_a_inv_00463/Y
-     INVX1BA10TH     fall   0.049   0.153   0.056  0.011  (345.700,299.700)    0.800     1     
CTS_cdb_inv_01127/A
-     INVX1BA10TH     rise   0.000   0.154   0.056  -      (304.500,307.100)   48.600   -       
CTS_cdb_inv_01127/Y
-     INVX1BA10TH     rise   0.019   0.173   0.027  0.003  (304.300,307.700)    0.800     1     
CTS_cdb_inv_01128/A
-     INVX1BA10TH     fall   0.000   0.173   0.023  -      (298.700,307.100)    6.200   -       
CTS_cdb_inv_01128/Y
-     INVX1BA10TH     fall   0.062   0.235   0.079  0.025  (298.500,307.700)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.235   0.103  -      (283.300,380.700)   88.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/timer_value_reg[15]/CK
Delay     :  0.288

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.023  0.003  (285.500,379.700)  -            1    
system0/CTS_ccl_a_inv_00486/A
-     INVX1BA10TH      rise   0.000   0.000   0.023  -      (284.500,376.900)    3.800   -       
system0/CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH      rise   0.018   0.018   0.026  0.005  (284.700,376.300)    0.800      1    
system0/CTS_ccl_a_inv_00482/A
-     INVX3BA10TH      fall   0.000   0.018   0.020  -      (285.900,376.900)    1.800   -       
system0/CTS_ccl_a_inv_00482/Y
-     INVX3BA10TH      fall   0.024   0.042   0.028  0.023  (285.900,376.500)    0.400      4    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.042   0.033  -      (294.100,368.300)   16.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.037   0.080   0.023  0.036  (297.500,369.100)    4.200      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.081   0.023  -      (486.900,383.100)  203.400   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.042   0.124   0.042  0.004  (487.500,383.500)    1.000      1    
timer0/CTS_cid_inv_00826/A
-     INVX2BA10TH      rise   0.000   0.124   0.042  -      (490.100,383.100)    3.000   -       
timer0/CTS_cid_inv_00826/Y
-     INVX2BA10TH      rise   0.029   0.153   0.042  0.020  (489.900,383.300)    0.400      1    
timer0/CTS_cid_inv_00825/A
-     INVX9BA10TH      fall   0.000   0.154   0.034  -      (475.900,380.900)   16.400   -       
timer0/CTS_cid_inv_00825/Y
-     INVX9BA10TH      fall   0.026   0.180   0.032  0.073  (476.100,380.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX11BA10TH  rise   0.006   0.185   0.038  -      (161.300,312.300)  383.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX11BA10TH  rise   0.031   0.217   0.014  0.014  (164.900,312.300)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.217   0.014  -      (171.900,316.900)   11.600   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.016   0.232   0.023  0.016  (172.300,316.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.233   0.018  -      (175.100,307.100)   12.000   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.054   0.287   0.049  0.081  (175.100,306.900)    0.200     38    
timer0/timer_value_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.288   0.085  -      (210.100,271.100)   70.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[2]/CK
Delay     :  0.435

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.090  0.008  (1186.000,397.615)  -            2    
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.090  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.052   0.052   0.040  0.011  (1184.100,399.500)    0.400      1    
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.093   0.146   0.127  0.099  (1183.700,404.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.158   0.153  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.108   0.266   0.123  0.017  (598.500,443.700)     2.400      1    
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.266   0.123  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.082   0.348   0.076  0.049  (555.100,444.700)     0.400      2    
spi0/CTS_ccl_a_inv_00439/A
-     INVX11BA10TH     fall   0.002   0.350   0.067  -      (442.100,448.900)   117.200   -       
spi0/CTS_ccl_a_inv_00439/Y
-     INVX11BA10TH     fall   0.085   0.435   0.091  0.129  (442.100,448.500)     0.400     66    
spi0/s_tx_sreg_reg[2]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.435   0.108  -      (440.700,448.900)     1.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.444

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.090  0.008  (1186.000,397.615)  -           2     
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.090  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.052   0.052   0.040  0.011  (1184.100,399.500)    0.400     1     
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.093   0.146   0.127  0.099  (1183.700,404.700)    0.400     1     
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.158   0.153  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.108   0.266   0.123  0.017  (598.500,443.700)     2.400     1     
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.266   0.123  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.082   0.348   0.076  0.049  (555.100,444.700)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.002   0.350   0.067  -      (408.100,460.300)   162.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.094   0.444   0.039  0.011  (405.300,461.100)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.444   0.039  -      (403.500,480.900)    21.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[2]/CK
Delay     :  0.437

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.090  0.008  (1186.000,397.615)  -            2    
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.090  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.052   0.053   0.040  0.011  (1184.100,399.500)    0.400      1    
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.093   0.146   0.127  0.099  (1183.700,404.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.158   0.153  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.108   0.266   0.127  0.017  (598.500,443.700)     2.400      1    
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.267   0.127  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.083   0.349   0.076  0.049  (555.100,444.700)     0.400      2    
spi0/CTS_ccl_a_inv_00439/A
-     INVX11BA10TH     fall   0.002   0.351   0.068  -      (442.100,448.900)   117.200   -       
spi0/CTS_ccl_a_inv_00439/Y
-     INVX11BA10TH     fall   0.086   0.437   0.091  0.129  (442.100,448.500)     0.400     66    
spi0/s_tx_sreg_reg[2]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.437   0.108  -      (440.700,448.900)     1.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.446

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.090  0.008  (1186.000,397.615)  -           2     
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.090  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.052   0.053   0.040  0.011  (1184.100,399.500)    0.400     1     
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.093   0.146   0.127  0.099  (1183.700,404.700)    0.400     1     
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.158   0.153  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.108   0.266   0.127  0.017  (598.500,443.700)     2.400     1     
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.267   0.127  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.083   0.349   0.076  0.049  (555.100,444.700)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.002   0.351   0.068  -      (408.100,460.300)   162.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.095   0.446   0.039  0.011  (405.300,461.100)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.446   0.039  -      (403.500,480.900)    21.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.170

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.041  0.009  (1186.000,397.615)  -           2     
CTS_ccl_inv_00447/A
-     INVX3BA10TH     rise   0.000   0.000   0.041  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH     rise   0.018   0.018   0.019  0.011  (1184.100,399.500)    0.400     1     
CTS_ccl_inv_00444/A
-     INVX6BA10TH     fall   0.000   0.018   0.021  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH     fall   0.037   0.056   0.055  0.100  (1183.700,404.700)    0.400     1     
spi0/g28178/A
-     XOR2X4MA10TH    rise   0.012   0.068   0.072  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH    rise   0.036   0.104   0.050  0.017  (598.500,443.700)     2.400     1     
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH     rise   0.000   0.104   0.050  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH     rise   0.028   0.132   0.036  0.049  (555.100,444.700)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.002   0.134   0.033  -      (408.100,460.300)   162.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.036   0.170   0.017  0.011  (405.300,461.100)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.170   0.017  -      (405.500,471.300)    10.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.173

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.041  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.041  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.018   0.018   0.019  0.011  (1184.100,399.500)    0.400      1    
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.018   0.021  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.037   0.056   0.055  0.100  (1183.700,404.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.068   0.072  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.036   0.104   0.050  0.017  (598.500,443.700)     2.400      1    
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.104   0.050  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.028   0.132   0.036  0.049  (555.100,444.700)     0.400      2    
spi0/CTS_ccl_a_inv_00439/A
-     INVX11BA10TH     fall   0.002   0.134   0.033  -      (442.100,448.900)   117.200   -       
spi0/CTS_ccl_a_inv_00439/Y
-     INVX11BA10TH     fall   0.035   0.170   0.043  0.134  (442.100,448.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.173   0.050  -      (377.900,463.100)    78.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[2]/CK
Delay     :  0.171

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.041  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.041  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.018   0.018   0.019  0.011  (1184.100,399.500)    0.400      1    
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.018   0.021  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.037   0.056   0.055  0.100  (1183.700,404.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.068   0.072  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.036   0.104   0.051  0.017  (598.500,443.700)     2.400      1    
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.105   0.051  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.028   0.133   0.036  0.049  (555.100,444.700)     0.400      2    
spi0/CTS_ccl_a_inv_00439/A
-     INVX11BA10TH     fall   0.002   0.135   0.034  -      (442.100,448.900)   117.200   -       
spi0/CTS_ccl_a_inv_00439/Y
-     INVX11BA10TH     fall   0.036   0.170   0.043  0.134  (442.100,448.500)     0.400     66    
spi0/s_tx_sreg_reg[2]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.171   0.050  -      (440.700,448.900)     1.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.173

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.041  0.009  (1186.000,397.615)  -            2    
CTS_ccl_inv_00447/A
-     INVX3BA10TH      rise   0.000   0.000   0.041  -      (1184.100,399.100)    3.385   -       
CTS_ccl_inv_00447/Y
-     INVX3BA10TH      rise   0.018   0.018   0.019  0.011  (1184.100,399.500)    0.400      1    
CTS_ccl_inv_00444/A
-     INVX6BA10TH      fall   0.000   0.018   0.021  -      (1183.500,404.900)    6.000   -       
CTS_ccl_inv_00444/Y
-     INVX6BA10TH      fall   0.037   0.056   0.055  0.100  (1183.700,404.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.012   0.068   0.072  -      (600.300,443.100)   621.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.036   0.104   0.051  0.017  (598.500,443.700)     2.400      1    
spi0/CTS_cid_inv_00654/A
-     INVX6BA10TH      rise   0.000   0.105   0.051  -      (554.900,444.900)    44.800   -       
spi0/CTS_cid_inv_00654/Y
-     INVX6BA10TH      rise   0.028   0.133   0.036  0.049  (555.100,444.700)     0.400      2    
spi0/CTS_ccl_a_inv_00439/A
-     INVX11BA10TH     fall   0.002   0.135   0.034  -      (442.100,448.900)   117.200   -       
spi0/CTS_ccl_a_inv_00439/Y
-     INVX11BA10TH     fall   0.036   0.170   0.043  0.134  (442.100,448.500)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.173   0.051  -      (382.700,464.900)    75.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.363

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.059  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.052   0.052   0.062  0.012  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.052   0.049  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.060   0.113   0.064  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.117   0.076  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.084   0.201   0.125  0.013  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.201   0.125  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.075   0.276   0.065  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.279   0.063  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.084   0.363   0.094  0.132  (315.300,268.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.363   0.112  -      (313.700,284.900)   18.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[17]/CK
Delay     :  0.367

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.059  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.052   0.052   0.062  0.012  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.052   0.049  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.060   0.113   0.064  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.117   0.076  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.084   0.201   0.125  0.013  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.201   0.125  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.075   0.276   0.065  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.279   0.063  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.084   0.363   0.094  0.132  (315.300,268.500)    0.400     66    
spi1/s_tx_sreg_reg[17]/CK
-     DFFSRPQX1MA10TH  rise   0.004   0.367   0.112  -      (289.700,359.100)  116.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.365

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.059  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.052   0.052   0.062  0.012  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.052   0.049  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.060   0.113   0.064  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.117   0.076  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.084   0.201   0.130  0.013  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.201   0.130  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.077   0.278   0.066  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.280   0.064  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.085   0.365   0.094  0.132  (315.300,268.500)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.365   0.112  -      (313.700,284.900)   18.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[18]/CK
Delay     :  0.369

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.059  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.052   0.052   0.062  0.012  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.052   0.049  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.060   0.113   0.064  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.117   0.076  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.084   0.201   0.130  0.013  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.201   0.130  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.077   0.278   0.066  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.280   0.064  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.085   0.365   0.094  0.132  (315.300,268.500)    0.400     66    
spi1/s_tx_sreg_reg[18]/CK
-     DFFSRPQX1MA10TH  rise   0.004   0.369   0.112  -      (295.700,355.100)  106.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.137

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.026  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00564/A
-     INVX2BA10TH     rise   0.000   0.000   0.026  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH     rise   0.020   0.020   0.028  0.013  (647.900,7.300)      0.400     1     
CTS_cid_inv_00563/A
-     INVX7P5BA10TH   fall   0.000   0.020   0.023  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH   fall   0.023   0.044   0.029  0.059  (646.300,6.900)      0.200     2     
spi1/g17070/A
-     XOR2X3MA10TH    rise   0.004   0.048   0.035  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH    rise   0.029   0.077   0.048  0.014  (507.900,263.700)    1.800     1     
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH   rise   0.000   0.077   0.048  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH   rise   0.025   0.101   0.030  0.050  (502.100,265.100)    0.200     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.104   0.030  -      (323.500,268.300)  181.800   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.033   0.137   0.015  0.010  (320.700,269.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.137   0.015  -      (313.300,268.700)    7.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[16]/CK
Delay     :  0.143

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.026  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.026  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.020   0.020   0.028  0.013  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.020   0.023  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.023   0.044   0.029  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.048   0.035  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.029   0.077   0.048  0.014  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.077   0.048  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.025   0.101   0.030  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.104   0.030  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.034   0.138   0.044  0.137  (315.300,268.500)    0.400     66    
spi1/s_tx_sreg_reg[16]/CK
-     DFFSRPQX1MA10TH  rise   0.005   0.143   0.053  -      (283.300,359.100)  122.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.137

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.026  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00564/A
-     INVX2BA10TH     rise   0.000   0.000   0.026  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH     rise   0.020   0.020   0.028  0.013  (647.900,7.300)      0.400     1     
CTS_cid_inv_00563/A
-     INVX7P5BA10TH   fall   0.000   0.020   0.023  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH   fall   0.023   0.044   0.029  0.059  (646.300,6.900)      0.200     2     
spi1/g17070/A
-     XOR2X3MA10TH    rise   0.004   0.048   0.035  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH    rise   0.029   0.077   0.050  0.014  (507.900,263.700)    1.800     1     
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH   rise   0.000   0.077   0.050  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH   rise   0.025   0.102   0.030  0.050  (502.100,265.100)    0.200     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.104   0.030  -      (323.500,268.300)  181.800   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.033   0.137   0.015  0.010  (320.700,269.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.137   0.015  -      (313.300,268.700)    7.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[16]/CK
Delay     :  0.143

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.026  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00564/A
-     INVX2BA10TH      rise   0.000   0.000   0.026  -      (648.100,7.100)      8.985   -       
CTS_cid_inv_00564/Y
-     INVX2BA10TH      rise   0.020   0.020   0.028  0.013  (647.900,7.300)      0.400      1    
CTS_cid_inv_00563/A
-     INVX7P5BA10TH    fall   0.000   0.020   0.023  -      (646.300,7.100)      1.800   -       
CTS_cid_inv_00563/Y
-     INVX7P5BA10TH    fall   0.023   0.044   0.029  0.059  (646.300,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X3MA10TH     rise   0.004   0.048   0.035  -      (508.900,262.900)  393.400   -       
spi1/g17070/Y
-     XOR2X3MA10TH     rise   0.029   0.077   0.050  0.014  (507.900,263.700)    1.800      1    
spi1/CTS_cid_inv_00676/A
-     INVX7P5BA10TH    rise   0.000   0.077   0.050  -      (502.100,264.900)    7.000   -       
spi1/CTS_cid_inv_00676/Y
-     INVX7P5BA10TH    rise   0.025   0.102   0.030  0.050  (502.100,265.100)    0.200      2    
spi1/CTS_ccl_a_inv_00415/A
-     INVX11BA10TH     fall   0.003   0.104   0.030  -      (315.300,268.900)  190.600   -       
spi1/CTS_ccl_a_inv_00415/Y
-     INVX11BA10TH     fall   0.034   0.139   0.044  0.137  (315.300,268.500)    0.400     66    
spi1/s_tx_sreg_reg[16]/CK
-     DFFSRPQX1MA10TH  rise   0.005   0.143   0.053  -      (283.300,359.100)  122.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.743

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.248  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH       rise   0.000   0.000   0.248  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH       rise   0.130   0.130   0.110  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH       fall   0.000   0.130   0.098  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH       fall   0.085   0.215   0.074  0.027  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH       rise   0.000   0.215   0.088  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH       rise   0.063   0.278   0.063  0.012  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH       fall   0.000   0.278   0.052  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH       fall   0.064   0.342   0.066  0.049  (309.100,439.300)    0.400      2    
CTS_ccl_inv_00385/A
-     INVX2BA10TH       rise   0.000   0.342   0.079  -      (310.500,427.100)   13.600   -       
CTS_ccl_inv_00385/Y
-     INVX2BA10TH       rise   0.065   0.407   0.075  0.015  (310.300,427.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX7P5BA10TH     fall   0.000   0.407   0.060  -      (310.300,412.900)   14.400   -       
CTS_ccl_a_inv_00382/Y
-     INVX7P5BA10TH     fall   0.121   0.529   0.175  0.171  (310.300,413.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.541   0.212  -      (429.100,316.300)  215.600   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.202   0.743   0.123  0.006  (426.500,316.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.743   0.123  -      (432.500,315.300)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[22][7]/CK
Delay     :  0.905

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.248  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH      rise   0.000   0.000   0.248  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH      rise   0.130   0.130   0.110  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH      fall   0.000   0.130   0.098  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH      fall   0.085   0.215   0.074  0.027  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH      rise   0.000   0.215   0.088  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH      rise   0.063   0.278   0.063  0.012  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH      fall   0.000   0.278   0.052  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH      fall   0.064   0.342   0.066  0.049  (309.100,439.300)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.345   0.079  -      (455.900,376.300)  209.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.107   0.451   0.063  0.070  (459.700,377.100)    4.600      4    
core/CTS_ccl_inv_00365/A
-     INVX4BA10TH      rise   0.001   0.452   0.063  -      (461.100,443.100)   67.400   -       
core/CTS_ccl_inv_00365/Y
-     INVX4BA10TH      rise   0.093   0.546   0.147  0.065  (461.900,443.100)    0.800      2    
core/CTS_ccl_a_inv_00359/A
-     INVX16BA10TH     fall   0.001   0.547   0.122  -      (507.100,444.900)   47.000   -       
core/CTS_ccl_a_inv_00359/Y
-     INVX16BA10TH     fall   0.105   0.652   0.100  0.197  (507.100,444.500)    0.400     33    
core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST/CK
-     PREICGX4BA10TH   rise   0.003   0.655   0.114  -      (538.700,427.700)   48.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   rise   0.246   0.901   0.275  0.122  (535.900,426.900)    3.600     32    
core/datapath_inst/rf/registers_reg[22][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.905   0.275  -      (570.700,275.300)  186.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.756

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.281  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH       rise   0.000   0.000   0.281  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH       rise   0.139   0.139   0.110  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH       fall   0.000   0.139   0.106  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH       fall   0.088   0.227   0.074  0.027  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH       rise   0.000   0.227   0.088  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH       rise   0.063   0.290   0.063  0.012  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH       fall   0.000   0.290   0.052  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH       fall   0.064   0.354   0.066  0.049  (309.100,439.300)    0.400      2    
CTS_ccl_inv_00385/A
-     INVX2BA10TH       rise   0.000   0.355   0.079  -      (310.500,427.100)   13.600   -       
CTS_ccl_inv_00385/Y
-     INVX2BA10TH       rise   0.065   0.420   0.075  0.015  (310.300,427.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX7P5BA10TH     fall   0.000   0.420   0.060  -      (310.300,412.900)   14.400   -       
CTS_ccl_a_inv_00382/Y
-     INVX7P5BA10TH     fall   0.121   0.541   0.175  0.171  (310.300,413.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.553   0.212  -      (429.100,316.300)  215.600   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.202   0.756   0.123  0.006  (426.500,316.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.756   0.123  -      (432.500,315.300)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[22][7]/CK
Delay     :  0.917

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.281  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH      rise   0.000   0.000   0.281  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH      rise   0.139   0.139   0.110  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH      fall   0.000   0.139   0.106  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH      fall   0.088   0.227   0.074  0.027  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH      rise   0.000   0.227   0.088  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH      rise   0.063   0.290   0.063  0.012  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH      fall   0.000   0.290   0.052  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH      fall   0.064   0.354   0.066  0.049  (309.100,439.300)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.357   0.079  -      (455.900,376.300)  209.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.107   0.464   0.063  0.070  (459.700,377.100)    4.600      4    
core/CTS_ccl_inv_00365/A
-     INVX4BA10TH      rise   0.001   0.465   0.063  -      (461.100,443.100)   67.400   -       
core/CTS_ccl_inv_00365/Y
-     INVX4BA10TH      rise   0.093   0.558   0.147  0.065  (461.900,443.100)    0.800      2    
core/CTS_ccl_a_inv_00359/A
-     INVX16BA10TH     fall   0.001   0.560   0.122  -      (507.100,444.900)   47.000   -       
core/CTS_ccl_a_inv_00359/Y
-     INVX16BA10TH     fall   0.105   0.665   0.100  0.197  (507.100,444.500)    0.400     33    
core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST/CK
-     PREICGX4BA10TH   rise   0.003   0.668   0.114  -      (538.700,427.700)   48.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   rise   0.246   0.914   0.275  0.122  (535.900,426.900)    3.600     32    
core/datapath_inst/rf/registers_reg[22][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.917   0.275  -      (570.700,275.300)  186.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.262

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.088  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH       rise   0.000   0.000   0.088  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH       rise   0.038   0.038   0.051  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH       fall   0.000   0.038   0.044  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH       fall   0.032   0.070   0.034  0.026  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH       rise   0.000   0.070   0.038  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH       rise   0.023   0.093   0.030  0.013  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH       fall   0.000   0.093   0.025  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH       fall   0.025   0.118   0.029  0.047  (309.100,439.300)    0.400      2    
CTS_ccl_inv_00385/A
-     INVX2BA10TH       rise   0.000   0.118   0.034  -      (310.500,427.100)   13.600   -       
CTS_ccl_inv_00385/Y
-     INVX2BA10TH       rise   0.024   0.142   0.034  0.016  (310.300,427.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX7P5BA10TH     fall   0.000   0.142   0.028  -      (310.300,412.900)   14.400   -       
CTS_ccl_a_inv_00382/Y
-     INVX7P5BA10TH     fall   0.042   0.185   0.074  0.166  (310.300,413.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.197   0.099  -      (429.100,316.300)  215.600   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.065   0.262   0.053  0.006  (426.500,316.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.262   0.053  -      (432.500,315.300)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/N_u_reg[8]/CK
Delay     :  0.348

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.088  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH      rise   0.000   0.000   0.088  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH      rise   0.038   0.038   0.051  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH      fall   0.000   0.038   0.044  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH      fall   0.032   0.070   0.034  0.026  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH      rise   0.000   0.070   0.038  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH      rise   0.023   0.093   0.030  0.013  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH      fall   0.000   0.093   0.025  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH      fall   0.025   0.118   0.029  0.047  (309.100,439.300)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.120   0.035  -      (455.900,376.300)  209.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.040   0.160   0.027  0.068  (459.700,377.100)    4.600      4    
core/CTS_ccl_inv_00365/A
-     INVX4BA10TH      rise   0.001   0.161   0.027  -      (461.100,443.100)   67.400   -       
core/CTS_ccl_inv_00365/Y
-     INVX4BA10TH      rise   0.039   0.200   0.070  0.068  (461.900,443.100)    0.800      2    
core/CTS_ccl_a_inv_00361/A
-     INVX11BA10TH     fall   0.002   0.202   0.057  -      (598.100,448.900)  142.000   -       
core/CTS_ccl_a_inv_00361/Y
-     INVX11BA10TH     fall   0.042   0.245   0.058  0.176  (598.100,448.500)    0.400     20    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.017   0.262   0.074  -      (966.900,424.300)  393.000   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.085   0.347   0.091  0.065  (969.500,424.700)    3.000     32    
core/datapath_inst/mainalu/divider/N_u_reg[8]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.348   0.091  -      (956.500,427.100)   15.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.267

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.103  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH       rise   0.000   0.000   0.103  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH       rise   0.040   0.040   0.051  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH       fall   0.000   0.040   0.048  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH       fall   0.033   0.073   0.034  0.026  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH       rise   0.000   0.073   0.039  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH       rise   0.023   0.096   0.030  0.013  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH       fall   0.000   0.096   0.025  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH       fall   0.025   0.122   0.029  0.047  (309.100,439.300)    0.400      2    
CTS_ccl_inv_00385/A
-     INVX2BA10TH       rise   0.000   0.122   0.034  -      (310.500,427.100)   13.600   -       
CTS_ccl_inv_00385/Y
-     INVX2BA10TH       rise   0.024   0.146   0.034  0.016  (310.300,427.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX7P5BA10TH     fall   0.000   0.147   0.028  -      (310.300,412.900)   14.400   -       
CTS_ccl_a_inv_00382/Y
-     INVX7P5BA10TH     fall   0.042   0.189   0.074  0.166  (310.300,413.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.201   0.099  -      (429.100,316.300)  215.600   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.065   0.266   0.053  0.006  (426.500,316.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.267   0.053  -      (432.500,315.300)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/N_u_reg[8]/CK
Delay     :  0.352

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.103  0.005  (301.300,446.700)  -            1    
system0/CTS_ccl_a_inv_00412/A
-     INVX1BA10TH      rise   0.000   0.000   0.103  -      (311.500,448.900)   12.400   -       
system0/CTS_ccl_a_inv_00412/Y
-     INVX1BA10TH      rise   0.040   0.040   0.051  0.009  (311.300,448.300)    0.800      1    
system0/CTS_ccl_a_inv_00408/A
-     INVX3BA10TH      fall   0.000   0.040   0.048  -      (304.300,439.100)   16.200   -       
system0/CTS_ccl_a_inv_00408/Y
-     INVX3BA10TH      fall   0.033   0.073   0.034  0.026  (304.300,439.500)    0.400      4    
CTS_ccl_a_inv_00392/A
-     INVX2BA10TH      rise   0.000   0.073   0.039  -      (300.500,439.100)    4.200   -       
CTS_ccl_a_inv_00392/Y
-     INVX2BA10TH      rise   0.023   0.096   0.030  0.013  (300.300,439.300)    0.400      1    
CTS_ccl_a_inv_00388/A
-     INVX6BA10TH      fall   0.000   0.096   0.025  -      (309.300,439.100)    9.200   -       
CTS_ccl_a_inv_00388/Y
-     INVX6BA10TH      fall   0.025   0.122   0.029  0.047  (309.100,439.300)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.124   0.035  -      (455.900,376.300)  209.800   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.040   0.164   0.027  0.068  (459.700,377.100)    4.600      4    
core/CTS_ccl_inv_00365/A
-     INVX4BA10TH      rise   0.001   0.165   0.027  -      (461.100,443.100)   67.400   -       
core/CTS_ccl_inv_00365/Y
-     INVX4BA10TH      rise   0.039   0.204   0.070  0.068  (461.900,443.100)    0.800      2    
core/CTS_ccl_a_inv_00361/A
-     INVX11BA10TH     fall   0.002   0.206   0.057  -      (598.100,448.900)  142.000   -       
core/CTS_ccl_a_inv_00361/Y
-     INVX11BA10TH     fall   0.042   0.249   0.058  0.176  (598.100,448.500)    0.400     20    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.017   0.266   0.074  -      (966.900,424.300)  393.000   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.085   0.351   0.091  0.065  (969.500,424.700)    3.000     32    
core/datapath_inst/mainalu/divider/N_u_reg[8]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.352   0.091  -      (956.500,427.100)   15.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.637

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.084  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH       rise   0.000   0.000   0.084  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH       rise   0.050   0.050   0.040  0.010  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH       fall   0.000   0.050   0.037  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH       fall   0.044   0.094   0.042  0.025  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH       rise   0.000   0.094   0.051  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH       rise   0.032   0.126   0.026  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH       fall   0.000   0.126   0.023  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH       fall   0.029   0.155   0.027  0.008  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH       rise   0.000   0.155   0.033  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH       rise   0.042   0.197   0.059  0.024  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH       fall   0.000   0.197   0.049  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH       fall   0.084   0.282   0.099  0.079  (294.700,423.300)    0.400     4     
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH       rise   0.000   0.282   0.119  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH       rise   0.115   0.397   0.151  0.067  (300.100,416.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.398   0.125  -      (326.300,308.300)  134.800   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.146   0.545   0.074  0.007  (328.900,308.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.545   0.074  -      (324.700,304.900)    7.600   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.051   0.596   0.037  0.003  (324.500,304.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.596   0.041  -      (321.300,307.100)    6.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.042   0.637   0.052  0.004  (321.500,307.700)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.637   0.041  -      (332.700,296.900)   22.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/tx_sr_reg[0]/CK
Delay     :  0.790

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.084  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH     rise   0.000   0.000   0.084  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH     rise   0.050   0.050   0.040  0.010  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH     fall   0.000   0.050   0.037  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH     fall   0.044   0.094   0.042  0.025  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH     rise   0.000   0.094   0.051  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH     rise   0.032   0.126   0.026  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH     fall   0.000   0.126   0.023  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH     fall   0.029   0.155   0.027  0.008  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH     rise   0.000   0.155   0.033  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH     rise   0.042   0.197   0.059  0.024  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH     fall   0.000   0.197   0.049  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH     fall   0.084   0.282   0.099  0.079  (294.700,423.300)    0.400     4     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH  rise   0.001   0.283   0.119  -      (228.900,467.700)  110.200   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH  rise   0.112   0.395   0.044  0.007  (226.300,467.300)    3.000     2     
uart0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.395   0.044  -      (220.500,467.700)    6.200   -       
uart0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  rise   0.098   0.493   0.054  0.011  (217.900,467.300)    3.000     2     
uart0/cg_clk_tx/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.493   0.054  -      (208.500,460.300)   16.400   -       
uart0/cg_clk_tx/CG1/ECK
-     PREICGX3BA10TH  rise   0.108   0.601   0.063  0.014  (205.900,460.700)    3.000     4     
uart0/RC_CG_HIER_INST298/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.601   0.063  -      (206.900,456.300)    5.400   -       
uart0/RC_CG_HIER_INST298/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.189   0.790   0.172  0.017  (209.500,456.300)    2.600     9     
uart0/tx_sr_reg[0]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.790   0.172  -      (200.500,459.300)   12.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.638

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.084  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH       rise   0.000   0.000   0.084  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH       rise   0.050   0.050   0.040  0.010  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH       fall   0.000   0.050   0.037  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH       fall   0.044   0.094   0.042  0.025  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH       rise   0.000   0.094   0.051  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH       rise   0.032   0.126   0.026  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH       fall   0.000   0.126   0.023  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH       fall   0.029   0.155   0.027  0.008  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH       rise   0.000   0.155   0.033  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH       rise   0.042   0.198   0.059  0.024  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH       fall   0.000   0.198   0.049  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH       fall   0.084   0.282   0.099  0.079  (294.700,423.300)    0.400     4     
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH       rise   0.000   0.282   0.119  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH       rise   0.115   0.398   0.151  0.067  (300.100,416.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.399   0.125  -      (326.300,308.300)  134.800   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.147   0.545   0.076  0.007  (328.900,308.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.545   0.076  -      (324.700,304.900)    7.600   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.051   0.596   0.037  0.003  (324.500,304.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.597   0.042  -      (321.300,307.100)    6.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.042   0.638   0.052  0.004  (321.500,307.700)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.638   0.041  -      (332.700,296.900)   22.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/tx_sr_reg[0]/CK
Delay     :  0.791

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.084  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH     rise   0.000   0.000   0.084  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH     rise   0.050   0.050   0.040  0.010  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH     fall   0.000   0.050   0.037  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH     fall   0.044   0.094   0.042  0.025  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH     rise   0.000   0.094   0.051  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH     rise   0.032   0.126   0.026  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH     fall   0.000   0.126   0.023  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH     fall   0.029   0.155   0.027  0.008  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH     rise   0.000   0.155   0.033  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH     rise   0.042   0.198   0.059  0.024  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH     fall   0.000   0.198   0.049  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH     fall   0.084   0.282   0.099  0.079  (294.700,423.300)    0.400     4     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH  rise   0.001   0.283   0.119  -      (228.900,467.700)  110.200   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH  rise   0.112   0.396   0.044  0.007  (226.300,467.300)    3.000     2     
uart0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.396   0.044  -      (220.500,467.700)    6.200   -       
uart0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  rise   0.098   0.494   0.054  0.011  (217.900,467.300)    3.000     2     
uart0/cg_clk_tx/CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.494   0.054  -      (208.500,460.300)   16.400   -       
uart0/cg_clk_tx/CG1/ECK
-     PREICGX3BA10TH  rise   0.108   0.602   0.063  0.014  (205.900,460.700)    3.000     4     
uart0/RC_CG_HIER_INST298/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.602   0.063  -      (206.900,456.300)    5.400   -       
uart0/RC_CG_HIER_INST298/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.189   0.791   0.172  0.017  (209.500,456.300)    2.600     9     
uart0/tx_sr_reg[0]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.791   0.172  -      (200.500,459.300)   12.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.240

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.038  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH       rise   0.000   0.000   0.038  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH       rise   0.017   0.017   0.019  0.011  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH       fall   0.000   0.017   0.019  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH       fall   0.018   0.035   0.018  0.024  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH       rise   0.000   0.035   0.021  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH       rise   0.011   0.046   0.013  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH       fall   0.000   0.046   0.012  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH       fall   0.012   0.059   0.012  0.009  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH       rise   0.000   0.059   0.015  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH       rise   0.017   0.076   0.027  0.025  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH       fall   0.000   0.076   0.022  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH       fall   0.035   0.111   0.044  0.079  (294.700,423.300)    0.400     4     
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH       rise   0.000   0.112   0.053  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH       rise   0.044   0.156   0.066  0.067  (300.100,416.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.157   0.055  -      (326.300,308.300)  134.800   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.049   0.206   0.030  0.007  (328.900,308.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.206   0.030  -      (324.700,304.900)    7.600   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.018   0.224   0.019  0.003  (324.500,304.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.224   0.019  -      (321.300,307.100)    6.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.016   0.240   0.023  0.005  (321.500,307.700)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.240   0.018  -      (332.700,296.900)   22.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_rx_sreg_reg[11]/CK
Delay     :  0.311

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (294.900,411.700)  -            1    
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH     rise   0.000   0.000   0.038  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH     rise   0.017   0.017   0.019  0.011  (288.900,412.500)    0.400      1    
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH     fall   0.000   0.017   0.019  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH     fall   0.018   0.035   0.018  0.024  (295.900,412.700)    0.400      4    
CTS_ccl_inv_00249/A
-     INVX3BA10TH     rise   0.000   0.035   0.021  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH     rise   0.011   0.046   0.013  0.006  (290.700,416.500)    0.400      1    
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH     fall   0.000   0.046   0.012  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH     fall   0.012   0.059   0.012  0.009  (292.700,416.500)    0.400      1    
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH     rise   0.000   0.059   0.015  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH     rise   0.017   0.076   0.027  0.025  (298.900,420.900)    0.800      2    
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH     fall   0.000   0.076   0.022  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH     fall   0.035   0.111   0.044  0.079  (294.700,423.300)    0.400      4    
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH     rise   0.000   0.112   0.053  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH     rise   0.044   0.156   0.066  0.067  (300.100,416.900)    0.800      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  fall   0.001   0.157   0.055  -      (372.500,435.700)   91.200   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  fall   0.059   0.215   0.043  0.034  (369.900,435.300)    3.000      6    
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.215   0.043  -      (364.300,439.700)   10.000   -       
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.094   0.310   0.110  0.069  (361.500,438.900)    3.600     32    
spi0/m_rx_sreg_reg[11]/CK
-     DFFRPQX1MA10TH  fall   0.001   0.311   0.110  -      (318.700,456.700)   60.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.242

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.038  0.007  (294.900,411.700)  -           1     
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH       rise   0.000   0.000   0.038  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH       rise   0.017   0.017   0.020  0.011  (288.900,412.500)    0.400     1     
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH       fall   0.000   0.017   0.019  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH       fall   0.018   0.035   0.018  0.024  (295.900,412.700)    0.400     4     
CTS_ccl_inv_00249/A
-     INVX3BA10TH       rise   0.000   0.035   0.021  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH       rise   0.011   0.046   0.013  0.006  (290.700,416.500)    0.400     1     
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH       fall   0.000   0.046   0.012  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH       fall   0.012   0.059   0.012  0.009  (292.700,416.500)    0.400     1     
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH       rise   0.000   0.059   0.015  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH       rise   0.017   0.076   0.027  0.025  (298.900,420.900)    0.800     2     
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH       fall   0.000   0.076   0.022  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH       fall   0.035   0.112   0.044  0.079  (294.700,423.300)    0.400     4     
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH       rise   0.000   0.112   0.053  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH       rise   0.044   0.156   0.066  0.067  (300.100,416.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.157   0.055  -      (326.300,308.300)  134.800   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.050   0.207   0.031  0.007  (328.900,308.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.207   0.031  -      (324.700,304.900)    7.600   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.019   0.226   0.019  0.003  (324.500,304.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.226   0.020  -      (321.300,307.100)    6.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.016   0.242   0.023  0.005  (321.500,307.700)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.242   0.018  -      (332.700,296.900)   22.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_rx_sreg_reg[12]/CK
Delay     :  0.312

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (294.900,411.700)  -            1    
system0/CTS_ccl_a_inv_00256/A
-     INVX3BA10TH     rise   0.000   0.000   0.038  -      (288.900,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00256/Y
-     INVX3BA10TH     rise   0.017   0.017   0.020  0.011  (288.900,412.500)    0.400      1    
system0/CTS_ccl_a_inv_00252/A
-     INVX5BA10TH     fall   0.000   0.017   0.019  -      (295.700,412.900)    7.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX5BA10TH     fall   0.018   0.035   0.018  0.024  (295.900,412.700)    0.400      4    
CTS_ccl_inv_00249/A
-     INVX3BA10TH     rise   0.000   0.035   0.021  -      (290.700,416.900)    9.400   -       
CTS_ccl_inv_00249/Y
-     INVX3BA10TH     rise   0.011   0.046   0.013  0.006  (290.700,416.500)    0.400      1    
CTS_ccl_a_inv_00246/A
-     INVX3BA10TH     fall   0.000   0.046   0.012  -      (292.700,416.900)    2.400   -       
CTS_ccl_a_inv_00246/Y
-     INVX3BA10TH     fall   0.012   0.059   0.012  0.009  (292.700,416.500)    0.400      1    
CTS_ccl_a_inv_00243/A
-     INVX4BA10TH     rise   0.000   0.059   0.015  -      (298.100,420.900)    9.800   -       
CTS_ccl_a_inv_00243/Y
-     INVX4BA10TH     rise   0.017   0.076   0.027  0.025  (298.900,420.900)    0.800      2    
CTS_ccl_a_inv_00235/A
-     INVX6BA10TH     fall   0.000   0.076   0.022  -      (294.900,423.100)    6.200   -       
CTS_ccl_a_inv_00235/Y
-     INVX6BA10TH     fall   0.035   0.112   0.044  0.079  (294.700,423.300)    0.400      4    
CTS_ccl_a_inv_00232/A
-     INVX4BA10TH     rise   0.000   0.112   0.053  -      (299.300,416.900)   11.000   -       
CTS_ccl_a_inv_00232/Y
-     INVX4BA10TH     rise   0.044   0.156   0.066  0.067  (300.100,416.900)    0.800      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  fall   0.001   0.157   0.055  -      (372.500,435.700)   91.200   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  fall   0.059   0.216   0.043  0.034  (369.900,435.300)    3.000      6    
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.216   0.043  -      (364.300,439.700)   10.000   -       
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.094   0.311   0.111  0.069  (361.500,438.900)    3.600     32    
spi0/m_rx_sreg_reg[12]/CK
-     DFFRPQX1MA10TH  fall   0.001   0.312   0.111  -      (322.100,459.300)   59.800   -       
------------------------------------------------------------------------------------------------------

