{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 12:03:13 2006 " "Info: Processing started: Fri Nov 10 12:03:13 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "osc_in " "Info: Assuming node \"osc_in\" is an undefined clock" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 20 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "osc_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ref_in " "Info: Assuming node \"ref_in\" is an undefined clock" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ref_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ref_16k " "Info: Detected ripple clock \"ref_16k\" as buffer" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ref_16k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "osc_16k " "Info: Detected ripple clock \"osc_16k\" as buffer" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "osc_16k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "osc_in register osc_count\[0\] register osc_count\[8\] 247.1 MHz 4.047 ns Internal " "Info: Clock \"osc_in\" has Internal fmax of 247.1 MHz between source register \"osc_count\[0\]\" and destination register \"osc_count\[8\]\" (period= 4.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.573 ns + Longest register register " "Info: + Longest register to register delay is 3.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_count\[0\] 1 REG LCFF_X22_Y7_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 3; REG Node = 'osc_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_count[0] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.596 ns) 1.043 ns Add1~157 2 COMB LCCOMB_X22_Y7_N4 2 " "Info: 2: + IC(0.447 ns) + CELL(0.596 ns) = 1.043 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'Add1~157'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { osc_count[0] Add1~157 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.129 ns Add1~159 3 COMB LCCOMB_X22_Y7_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.129 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'Add1~159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~157 Add1~159 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.215 ns Add1~161 4 COMB LCCOMB_X22_Y7_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.215 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 2; COMB Node = 'Add1~161'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~159 Add1~161 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.301 ns Add1~163 5 COMB LCCOMB_X22_Y7_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.301 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'Add1~163'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~161 Add1~163 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.387 ns Add1~165 6 COMB LCCOMB_X22_Y7_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.387 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'Add1~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~163 Add1~165 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.577 ns Add1~167 7 COMB LCCOMB_X22_Y7_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.577 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 2; COMB Node = 'Add1~167'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { Add1~165 Add1~167 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.663 ns Add1~169 8 COMB LCCOMB_X22_Y7_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.663 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Add1~169'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~167 Add1~169 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.749 ns Add1~171 9 COMB LCCOMB_X22_Y7_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.749 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Add1~171'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~169 Add1~171 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.255 ns Add1~172 10 COMB LCCOMB_X22_Y7_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.255 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'Add1~172'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~171 Add1~172 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.206 ns) 3.465 ns osc_count~156 11 COMB LCCOMB_X21_Y7_N14 1 " "Info: 11: + IC(1.004 ns) + CELL(0.206 ns) = 3.465 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'osc_count~156'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.210 ns" { Add1~172 osc_count~156 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.573 ns osc_count\[8\] 12 REG LCFF_X21_Y7_N15 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 3.573 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 3; REG Node = 'osc_count\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { osc_count~156 osc_count[8] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.122 ns ( 59.39 % ) " "Info: Total cell delay = 2.122 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 40.61 % ) " "Info: Total interconnect delay = 1.451 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.573 ns" { osc_count[0] Add1~157 Add1~159 Add1~161 Add1~163 Add1~165 Add1~167 Add1~169 Add1~171 Add1~172 osc_count~156 osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.573 ns" { osc_count[0] Add1~157 Add1~159 Add1~161 Add1~163 Add1~165 Add1~167 Add1~169 Add1~171 Add1~172 osc_count~156 osc_count[8] } { 0.000ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.210 ns - Smallest " "Info: - Smallest clock skew is -0.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 7.869 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_in\" to destination register is 7.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 15 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 15; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.666 ns) 7.869 ns osc_count\[8\] 2 REG LCFF_X21_Y7_N15 3 " "Info: 2: + IC(6.198 ns) + CELL(0.666 ns) = 7.869 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 3; REG Node = 'osc_count\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.864 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 21.24 % ) " "Info: Total cell delay = 1.671 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.198 ns ( 78.76 % ) " "Info: Total interconnect delay = 6.198 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.869 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.869 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 6.198ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 8.079 ns - Longest register " "Info: - Longest clock path from clock \"osc_in\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 15 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 15; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.408 ns) + CELL(0.666 ns) 8.079 ns osc_count\[0\] 2 REG LCFF_X22_Y7_N5 3 " "Info: 2: + IC(6.408 ns) + CELL(0.666 ns) = 8.079 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 3; REG Node = 'osc_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.074 ns" { osc_in osc_count[0] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 20.68 % ) " "Info: Total cell delay = 1.671 ns ( 20.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 79.32 % ) " "Info: Total interconnect delay = 6.408 ns ( 79.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { osc_in osc_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { osc_in osc_in~combout osc_count[0] } { 0.000ns 0.000ns 6.408ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.869 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.869 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 6.198ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { osc_in osc_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { osc_in osc_in~combout osc_count[0] } { 0.000ns 0.000ns 6.408ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.573 ns" { osc_count[0] Add1~157 Add1~159 Add1~161 Add1~163 Add1~165 Add1~167 Add1~169 Add1~171 Add1~172 osc_count~156 osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.573 ns" { osc_count[0] Add1~157 Add1~159 Add1~161 Add1~163 Add1~165 Add1~167 Add1~169 Add1~171 Add1~172 osc_count~156 osc_count[8] } { 0.000ns 0.447ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.869 ns" { osc_in osc_count[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.869 ns" { osc_in osc_in~combout osc_count[8] } { 0.000ns 0.000ns 6.198ns } { 0.000ns 1.005ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { osc_in osc_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { osc_in osc_in~combout osc_count[0] } { 0.000ns 0.000ns 6.408ns } { 0.000ns 1.005ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ref_in register ref_count\[7\] register ref_16k 260.42 MHz 3.84 ns Internal " "Info: Clock \"ref_in\" has Internal fmax of 260.42 MHz between source register \"ref_count\[7\]\" and destination register \"ref_16k\" (period= 3.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.576 ns + Longest register register " "Info: + Longest register to register delay is 3.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[7\] 1 REG LCFF_X18_Y5_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N27; Fanout = 3; REG Node = 'ref_count\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_count[7] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.650 ns) 1.764 ns Equal0~138 2 COMB LCCOMB_X18_Y5_N22 8 " "Info: 2: + IC(1.114 ns) + CELL(0.650 ns) = 1.764 ns; Loc. = LCCOMB_X18_Y5_N22; Fanout = 8; COMB Node = 'Equal0~138'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.764 ns" { ref_count[7] Equal0~138 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.624 ns) 3.468 ns ref_16k~49 3 COMB LCCOMB_X18_Y5_N0 1 " "Info: 3: + IC(1.080 ns) + CELL(0.624 ns) = 3.468 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 1; COMB Node = 'ref_16k~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.704 ns" { Equal0~138 ref_16k~49 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.576 ns ref_16k 4 REG LCFF_X18_Y5_N1 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.576 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 3; REG Node = 'ref_16k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ref_16k~49 ref_16k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 38.65 % ) " "Info: Total cell delay = 1.382 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.194 ns ( 61.35 % ) " "Info: Total interconnect delay = 2.194 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.576 ns" { ref_count[7] Equal0~138 ref_16k~49 ref_16k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.576 ns" { ref_count[7] Equal0~138 ref_16k~49 ref_16k } { 0.000ns 1.114ns 1.080ns 0.000ns } { 0.000ns 0.650ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 8.295 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 8.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 18 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 18; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.634 ns) + CELL(0.666 ns) 8.295 ns ref_16k 2 REG LCFF_X18_Y5_N1 3 " "Info: 2: + IC(6.634 ns) + CELL(0.666 ns) = 8.295 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 3; REG Node = 'ref_16k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.300 ns" { ref_in ref_16k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.02 % ) " "Info: Total cell delay = 1.661 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.634 ns ( 79.98 % ) " "Info: Total interconnect delay = 6.634 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_16k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_16k } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 8.295 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 8.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 18 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 18; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.634 ns) + CELL(0.666 ns) 8.295 ns ref_count\[7\] 2 REG LCFF_X18_Y5_N27 3 " "Info: 2: + IC(6.634 ns) + CELL(0.666 ns) = 8.295 ns; Loc. = LCFF_X18_Y5_N27; Fanout = 3; REG Node = 'ref_count\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.300 ns" { ref_in ref_count[7] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 20.02 % ) " "Info: Total cell delay = 1.661 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.634 ns ( 79.98 % ) " "Info: Total interconnect delay = 6.634 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_count[7] } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_16k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_16k } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_count[7] } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.576 ns" { ref_count[7] Equal0~138 ref_16k~49 ref_16k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.576 ns" { ref_count[7] Equal0~138 ref_16k~49 ref_16k } { 0.000ns 1.114ns 1.080ns 0.000ns } { 0.000ns 0.650ns 0.624ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_16k } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_16k } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.295 ns" { ref_in ref_count[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.295 ns" { ref_in ref_in~combout ref_count[7] } { 0.000ns 0.000ns 6.634ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ref_in VCXO_out pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 19.169 ns register " "Info: tco from clock \"ref_in\" to destination pin \"VCXO_out\" through register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_12\" is 19.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 11.932 ns + Longest register " "Info: + Longest clock path from clock \"ref_in\" to source register is 11.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ref_in 1 CLK PIN_143 18 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 18; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.634 ns) + CELL(0.970 ns) 8.599 ns ref_16k 2 REG LCFF_X18_Y5_N1 3 " "Info: 2: + IC(6.634 ns) + CELL(0.970 ns) = 8.599 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 3; REG Node = 'ref_16k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.604 ns" { ref_in ref_16k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 10.441 ns ref_16k~clkctrl 3 COMB CLKCTRL_G2 2 " "Info: 3: + IC(1.842 ns) + CELL(0.000 ns) = 10.441 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'ref_16k~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.842 ns" { ref_16k ref_16k~clkctrl } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 11.932 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 4 REG LCFF_X21_Y7_N21 3 " "Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 11.932 ns; Loc. = LCFF_X21_Y7_N21; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.491 ns" { ref_16k~clkctrl pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 22.05 % ) " "Info: Total cell delay = 2.631 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.301 ns ( 77.95 % ) " "Info: Total interconnect delay = 9.301 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.932 ns" { ref_in ref_16k ref_16k~clkctrl pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.932 ns" { ref_in ref_in~combout ref_16k ref_16k~clkctrl pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 0.000ns 6.634ns 1.842ns 0.825ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.933 ns + Longest register pin " "Info: + Longest register to pin delay is 6.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 1 REG LCFF_X21_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N21; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.647 ns) 1.115 ns pfd:Janus_pfd\|pfd_out~0 2 COMB LCCOMB_X21_Y7_N24 2 " "Info: 2: + IC(0.468 ns) + CELL(0.647 ns) = 1.115 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 2; COMB Node = 'pfd:Janus_pfd\|pfd_out~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.115 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|pfd_out~0 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.206 ns) 1.987 ns VCXO_out~54 3 COMB LCCOMB_X21_Y7_N12 1 " "Info: 3: + IC(0.666 ns) + CELL(0.206 ns) = 1.987 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 1; COMB Node = 'VCXO_out~54'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.872 ns" { pfd:Janus_pfd|pfd_out~0 VCXO_out~54 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(3.116 ns) 6.933 ns VCXO_out 4 PIN PIN_145 0 " "Info: 4: + IC(1.830 ns) + CELL(3.116 ns) = 6.933 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'VCXO_out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.946 ns" { VCXO_out~54 VCXO_out } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.969 ns ( 57.25 % ) " "Info: Total cell delay = 3.969 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 42.75 % ) " "Info: Total interconnect delay = 2.964 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.933 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|pfd_out~0 VCXO_out~54 VCXO_out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.933 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|pfd_out~0 VCXO_out~54 VCXO_out } { 0.000ns 0.468ns 0.666ns 1.830ns } { 0.000ns 0.647ns 0.206ns 3.116ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.932 ns" { ref_in ref_16k ref_16k~clkctrl pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.932 ns" { ref_in ref_in~combout ref_16k ref_16k~clkctrl pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 0.000ns 6.634ns 1.842ns 0.825ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.933 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|pfd_out~0 VCXO_out~54 VCXO_out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.933 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|pfd_out~0 VCXO_out~54 VCXO_out } { 0.000ns 0.468ns 0.666ns 1.830ns } { 0.000ns 0.647ns 0.206ns 3.116ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "osc_in LED\[1\] 11.351 ns Longest " "Info: Longest tpd from source pin \"osc_in\" to destination pin \"LED\[1\]\" is 11.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns osc_in 1 CLK PIN_146 15 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 15; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.060 ns) + CELL(3.286 ns) 11.351 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.060 ns) + CELL(3.286 ns) = 11.351 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.346 ns" { osc_in LED[1] } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.291 ns ( 37.80 % ) " "Info: Total cell delay = 4.291 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.060 ns ( 62.20 % ) " "Info: Total interconnect delay = 7.060 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.351 ns" { osc_in LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.351 ns" { osc_in osc_in~combout LED[1] } { 0.000ns 0.000ns 7.060ns } { 0.000ns 1.005ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 12:03:13 2006 " "Info: Processing ended: Fri Nov 10 12:03:13 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
