// Seed: 2072914219
module module_0 (
    input tri0 id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  reg id_5;
  assign id_5 = id_0[1];
  always begin
    id_5 <= 1;
  end
endmodule
