Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5fc842c1893f41178189c23466961e28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_dog_tb_behav xil_defaultlib.top_dog_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture behavioral of entity xil_defaultlib.MSA_SPI [msa_spi_default]
Compiling architecture behavioral of entity xil_defaultlib.MSA_Affichage [msa_affichage_default]
Compiling architecture behavioral of entity xil_defaultlib.MSA_init [msa_init_default]
Compiling architecture arch_oled_cmd_rom of entity xil_defaultlib.oled_cmd_ROM [oled_cmd_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.MSA_timing [msa_timing_default]
Compiling architecture behavioral of entity xil_defaultlib.MSA_echiquier [msa_echiquier_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_dog_tb
Built simulation snapshot top_dog_tb_behav
