1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/OneCast/dut.v:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/OneCast/dut.v:1:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/OneCast/dut.v:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.ONE), line:5:14, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:5:3, endln:5:21
    |vpiLocalParam:1
    |vpiName:ONE
    |vpiFullName:work@dut.ONE
  |vpiParameter:
  \_parameter: (work@dut.TWO), line:6:14, endln:6:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:21
    |vpiLocalParam:1
    |vpiName:TWO
    |vpiFullName:work@dut.TWO
  |vpiParameter:
  \_parameter: (work@dut.THREE), line:7:14, endln:7:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:7:3, endln:7:23
    |vpiLocalParam:1
    |vpiName:THREE
    |vpiFullName:work@dut.THREE
  |vpiParameter:
  \_parameter: (work@dut.FOUR), line:8:14, endln:8:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , line:8:3, endln:8:22
    |vpiLocalParam:1
    |vpiName:FOUR
    |vpiFullName:work@dut.FOUR
  |vpiParameter:
  \_parameter: (work@dut.DUMMY), line:10:14, endln:10:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiLocalParam:1
    |vpiName:DUMMY
    |vpiFullName:work@dut.DUMMY
  |vpiParamAssign:
  \_param_assign: , line:5:14, endln:5:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:5:20, endln:5:21
      |vpiParent:
      \_param_assign: , line:5:14, endln:5:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:5:3, endln:5:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.ONE), line:5:14, endln:5:17
  |vpiParamAssign:
  \_param_assign: , line:6:14, endln:6:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:6:20, endln:6:21
      |vpiParent:
      \_param_assign: , line:6:14, endln:6:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.TWO), line:6:14, endln:6:17
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:7:22, endln:7:23
      |vpiParent:
      \_param_assign: , line:7:14, endln:7:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:7:3, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.THREE), line:7:14, endln:7:19
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:22
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:8:21, endln:8:22
      |vpiParent:
      \_param_assign: , line:8:14, endln:8:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:8:3, endln:8:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.FOUR), line:8:14, endln:8:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_operation: , line:10:22, endln:10:30
      |vpiParent:
      \_param_assign: , line:10:14, endln:10:30
      |vpiTypespec:
      \_integer_typespec: , line:10:22, endln:10:24
        |INT:32
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@dut.ONE), line:10:26, endln:10:29
        |vpiParent:
        \_operation: , line:10:22, endln:10:30
        |vpiName:ONE
        |vpiFullName:work@dut.ONE
    |vpiLhs:
    \_parameter: (work@dut.DUMMY), line:10:14, endln:10:19
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:4:14, endln:4:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiPort:
  \_port: (a), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a.a), line:1:13, endln:1:14
      |vpiParent:
      \_port: (a), line:1:13, endln:1:14
      |vpiName:a
      |vpiFullName:work@dut.a.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:13, endln:1:14
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (b), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:16, endln:1:17
      |vpiParent:
      \_port: (b), line:1:16, endln:1:17
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:4:14, endln:4:15
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:16
      |vpiRange:
      \_range: , line:3:10, endln:3:16
        |vpiParent:
        \_logic_typespec: , line:3:10, endln:3:16
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:13
          |vpiParent:
          \_range: , line:3:10, endln:3:16
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:10, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:17:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_operation: , line:12:15, endln:17:23
      |vpiParent:
      \_cont_assign: , line:12:10, endln:17:23
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:12:15, endln:16:30
        |vpiParent:
        \_operation: , line:12:15, endln:17:23
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:12:15, endln:15:23
          |vpiParent:
          \_operation: , line:12:15, endln:16:30
          |vpiOpType:29
          |vpiOperand:
          \_operation: , line:12:15, endln:14:28
            |vpiParent:
            \_operation: , line:12:15, endln:15:23
            |vpiOpType:29
            |vpiOperand:
            \_operation: , line:12:15, endln:13:23
              |vpiParent:
              \_operation: , line:12:15, endln:14:28
              |vpiOpType:29
              |vpiOperand:
              \_operation: , line:12:16, endln:12:22
                |vpiParent:
                \_operation: , line:12:15, endln:13:23
                |vpiOpType:22
                |vpiOperand:
                \_constant: , line:12:16, endln:12:17
                  |vpiParent:
                  \_operation: , line:12:16, endln:12:22
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiOperand:
                \_constant: , line:12:21, endln:12:22
                  |vpiParent:
                  \_operation: , line:12:16, endln:12:22
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:13:16, endln:13:22
                |vpiParent:
                \_operation: , line:12:15, endln:13:23
                |vpiOpType:22
                |vpiOperand:
                \_constant: , line:13:16, endln:13:17
                  |vpiParent:
                  \_operation: , line:13:16, endln:13:22
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiOperand:
                \_constant: , line:13:21, endln:13:22
                  |vpiParent:
                  \_operation: , line:13:16, endln:13:22
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
            |vpiOperand:
            \_operation: , line:14:16, endln:14:27
              |vpiParent:
              \_operation: , line:12:15, endln:14:28
              |vpiOpType:22
              |vpiOperand:
              \_operation: , line:14:16, endln:14:22
                |vpiParent:
                \_operation: , line:14:16, endln:14:27
                |vpiTypespec:
                \_integer_typespec: , line:14:16, endln:14:18
                  |INT:32
                |vpiOpType:67
                |vpiOperand:
                \_ref_obj: (work@dut.a), line:14:20, endln:14:21
                  |vpiParent:
                  \_operation: , line:14:16, endln:14:22
                  |vpiName:a
                  |vpiFullName:work@dut.a
                  |vpiActual:
                  \_logic_net: (work@dut.a), line:1:13, endln:1:14
              |vpiOperand:
              \_constant: , line:14:26, endln:14:27
                |vpiParent:
                \_operation: , line:14:16, endln:14:27
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
          |vpiOperand:
          \_operation: , line:15:16, endln:15:22
            |vpiParent:
            \_operation: , line:12:15, endln:15:23
            |vpiOpType:22
            |vpiOperand:
            \_constant: , line:15:16, endln:15:17
              |vpiParent:
              \_operation: , line:15:16, endln:15:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:15:21, endln:15:22
              |vpiParent:
              \_operation: , line:15:16, endln:15:22
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
        |vpiOperand:
        \_operation: , line:16:16, endln:16:29
          |vpiParent:
          \_operation: , line:12:15, endln:16:30
          |vpiOpType:22
          |vpiOperand:
          \_operation: , line:16:16, endln:16:24
            |vpiParent:
            \_operation: , line:16:16, endln:16:29
            |vpiTypespec:
            \_integer_typespec: , line:16:16, endln:16:18
              |INT:32
            |vpiOpType:67
            |vpiOperand:
            \_ref_obj: (work@dut.ONE), line:16:20, endln:16:23
              |vpiParent:
              \_operation: , line:16:16, endln:16:24
              |vpiName:ONE
              |vpiFullName:work@dut.ONE
          |vpiOperand:
          \_constant: , line:16:28, endln:16:29
            |vpiParent:
            \_operation: , line:16:16, endln:16:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiOperand:
      \_operation: , line:17:16, endln:17:22
        |vpiParent:
        \_operation: , line:12:15, endln:17:23
        |vpiOpType:22
        |vpiOperand:
        \_constant: , line:17:16, endln:17:17
          |vpiParent:
          \_operation: , line:17:16, endln:17:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:21, endln:17:22
          |vpiParent:
          \_operation: , line:17:16, endln:17:22
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:12:10, endln:12:11
      |vpiParent:
      \_cont_assign: , line:12:10, endln:17:23
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:4:14, endln:4:15
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.ONE), line:5:14, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:5:3, endln:5:21
      |vpiParent:
      \_parameter: (work@dut.ONE), line:5:14, endln:5:17
    |vpiLocalParam:1
    |vpiName:ONE
    |vpiFullName:work@dut.ONE
  |vpiParameter:
  \_parameter: (work@dut.TWO), line:6:14, endln:6:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:21
      |vpiParent:
      \_parameter: (work@dut.TWO), line:6:14, endln:6:17
    |vpiLocalParam:1
    |vpiName:TWO
    |vpiFullName:work@dut.TWO
  |vpiParameter:
  \_parameter: (work@dut.THREE), line:7:14, endln:7:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:7:3, endln:7:23
      |vpiParent:
      \_parameter: (work@dut.THREE), line:7:14, endln:7:19
    |vpiLocalParam:1
    |vpiName:THREE
    |vpiFullName:work@dut.THREE
  |vpiParameter:
  \_parameter: (work@dut.FOUR), line:8:14, endln:8:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , line:8:3, endln:8:22
      |vpiParent:
      \_parameter: (work@dut.FOUR), line:8:14, endln:8:18
    |vpiLocalParam:1
    |vpiName:FOUR
    |vpiFullName:work@dut.FOUR
  |vpiParameter:
  \_parameter: (work@dut.DUMMY), line:10:14, endln:10:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiLocalParam:1
    |vpiName:DUMMY
    |vpiFullName:work@dut.DUMMY
  |vpiParamAssign:
  \_param_assign: , line:5:14, endln:5:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:5:20, endln:5:21
      |vpiParent:
      \_param_assign: , line:5:14, endln:5:21
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:5:3, endln:5:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.ONE), line:5:14, endln:5:17
  |vpiParamAssign:
  \_param_assign: , line:6:14, endln:6:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:6:20, endln:6:21
      |vpiParent:
      \_param_assign: , line:6:14, endln:6:21
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.TWO), line:6:14, endln:6:17
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:7:22, endln:7:23
      |vpiParent:
      \_param_assign: , line:7:14, endln:7:23
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:7:3, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.THREE), line:7:14, endln:7:19
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:22
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:8:21, endln:8:22
      |vpiParent:
      \_param_assign: , line:8:14, endln:8:22
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:8:3, endln:8:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.FOUR), line:8:14, endln:8:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:10:22, endln:10:30
      |vpiParent:
      \_param_assign: , line:10:14, endln:10:30
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.DUMMY), line:10:14, endln:10:19
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:4:14, endln:4:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:4:3, endln:4:13
      |vpiRange:
      \_range: , line:4:7, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:3, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:8, endln:4:10
          |vpiParent:
          \_range: , line:4:7, endln:4:13
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:7, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:9
      |vpiParent:
      \_logic_net: (work@dut.a), line:1:13, endln:1:14
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:1:13, endln:1:14
      |vpiParent:
      \_port: (a), line:1:13, endln:1:14
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:13, endln:1:14
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:9
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
  |vpiPort:
  \_port: (b), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:16, endln:1:17
      |vpiParent:
      \_port: (b), line:1:16, endln:1:17
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:4:14, endln:4:15
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:16
      |vpiRange:
      \_range: , line:3:10, endln:3:16
        |vpiParent:
        \_logic_typespec: , line:3:10, endln:3:16
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:13
          |vpiParent:
          \_range: , line:3:10, endln:3:16
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:10, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:17:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/OneCast/dut.v, line:1:1, endln:19:10
    |vpiRhs:
    \_operation: , line:12:15, endln:17:23
      |vpiParent:
      \_cont_assign: , line:12:10, endln:17:23
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:12:15, endln:16:30
        |vpiParent:
        \_operation: , line:12:15, endln:17:23
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:12:15, endln:15:23
          |vpiParent:
          \_operation: , line:12:15, endln:16:30
          |vpiOpType:29
          |vpiOperand:
          \_operation: , line:12:15, endln:14:28
            |vpiParent:
            \_operation: , line:12:15, endln:15:23
            |vpiOpType:29
            |vpiOperand:
            \_constant: , line:12:15, endln:14:28
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:14:16, endln:14:27
              |vpiParent:
              \_operation: , line:12:15, endln:14:28
              |vpiOpType:22
              |vpiOperand:
              \_operation: , line:14:16, endln:14:22
                |vpiParent:
                \_operation: , line:14:16, endln:14:27
                |vpiTypespec:
                \_integer_typespec: , line:14:16, endln:14:18
                  |vpiParent:
                  \_operation: , line:14:16, endln:14:22
                  |INT:32
                |vpiOpType:67
                |vpiOperand:
                \_ref_obj: (work@dut.a), line:14:20, endln:14:21
                  |vpiParent:
                  \_operation: , line:14:16, endln:14:22
                  |vpiName:a
                  |vpiFullName:work@dut.a
                  |vpiActual:
                  \_logic_net: (work@dut.a), line:1:13, endln:1:14
              |vpiOperand:
              \_constant: , line:14:26, endln:14:27
                |vpiParent:
                \_operation: , line:14:16, endln:14:27
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
          |vpiOperand:
          \_constant: , line:12:15, endln:15:23
            |vpiDecompile:16
            |vpiSize:64
            |UINT:16
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:16:16, endln:16:29
          |vpiParent:
          \_operation: , line:12:15, endln:16:30
          |vpiOpType:22
          |vpiOperand:
          \_operation: , line:16:16, endln:16:24
            |vpiParent:
            \_operation: , line:16:16, endln:16:29
            |vpiTypespec:
            \_integer_typespec: , line:16:16, endln:16:18
              |vpiParent:
              \_operation: , line:16:16, endln:16:24
              |INT:32
            |vpiOpType:67
            |vpiOperand:
            \_ref_obj: (work@dut.ONE), line:16:20, endln:16:23
              |vpiParent:
              \_operation: , line:16:16, endln:16:24
              |vpiName:ONE
              |vpiFullName:work@dut.ONE
              |vpiActual:
              \_parameter: (work@dut.ONE), line:5:14, endln:5:17
          |vpiOperand:
          \_constant: , line:16:28, endln:16:29
            |vpiParent:
            \_operation: , line:16:16, endln:16:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:15, endln:17:23
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:12:10, endln:12:11
      |vpiParent:
      \_cont_assign: , line:12:10, endln:17:23
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:4:14, endln:4:15
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'ONE' of type 'parameter'
    Object 'TWO' of type 'parameter'
    Object 'THREE' of type 'parameter'
    Object 'FOUR' of type 'parameter'
    Object 'DUMMY' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'ONE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'TWO' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'THREE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'FOUR' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'DUMMY' of type 'parameter'
      Object '' of type 'operation'
        Object 'ONE' of type 'ref_obj'
    Object 'b' of type 'logic_net'
    Object 'a' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'ONE' of type 'parameter'
    Object 'TWO' of type 'parameter'
    Object 'THREE' of type 'parameter'
    Object 'FOUR' of type 'parameter'
    Object 'DUMMY' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'ONE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'TWO' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'THREE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'FOUR' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'DUMMY' of type 'parameter'
      Object '' of type 'constant'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'b' of type 'ref_obj'
      Object '' of type 'operation'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object '' of type 'operation'
              Object '' of type 'constant'
              Object '' of type 'operation'
                Object '' of type 'operation'
                  Object 'a' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'operation'
              Object 'ONE' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/OneCast/dut.v:1.1-19.10> str='\dut'
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:5.14-5.21> str='\ONE' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:6.14-6.21> str='\TWO' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:7.14-7.23> str='\THREE' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:8.14-8.22> str='\FOUR' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:10.14-10.30> str='\DUMMY' range=[0:0]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/OneCast/dut.v:4.14-4.15> str='\b' output reg port=2 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:4.7-4.13> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/OneCast/dut.v:1.13-1.14> str='\a' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/OneCast/dut.v:12.10-17.23>
        AST_IDENTIFIER <UHDM-integration-tests/tests/OneCast/dut.v:12.10-12.11> str='\b'
        AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-17.23>
          AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-16.30>
            AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-15.23>
              AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-14.28>
                AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000100'(32) signed range=[31:0] int=4
                AST_SHIFT_LEFT <UHDM-integration-tests/tests/OneCast/dut.v:14.16-14.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/OneCast/dut.v:14.20-14.21> str='\a'
                  AST_TO_UNSIGNED <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000010000'(32) signed range=[31:0] int=16
            AST_SHIFT_LEFT <UHDM-integration-tests/tests/OneCast/dut.v:16.16-16.29>
              AST_IDENTIFIER <UHDM-integration-tests/tests/OneCast/dut.v:16.20-16.23> str='\ONE'
              AST_TO_UNSIGNED <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(b, a);
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      output reg [31:0] b;
      input [0:0] a;
      assign b = ((((4)|((a)<<(/** AST_TO_UNSIGNED **/)))|(16))|((ONE)<<(/** AST_TO_UNSIGNED **/)))|(32);
    endmodule
--- END OF AST DUMP ---
Warning: reg '\b' is assigned in a continuous assignment at UHDM-integration-tests/tests/OneCast/dut.v:12.10-17.23.
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/OneCast/dut.v:1.1-19.10> str='\dut' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:5.14-5.21> str='\ONE' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:6.14-6.21> str='\TWO' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:7.14-7.23> str='\THREE' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:8.14-8.22> str='\FOUR' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/OneCast/dut.v:10.14-10.30> str='\DUMMY' basic_prep range=[0:0]
        AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/OneCast/dut.v:4.14-4.15> str='\b' output reg basic_prep port=2 range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:4.7-4.13> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/OneCast/dut.v:1.13-1.14> str='\a' input logic basic_prep port=1 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/OneCast/dut.v:12.10-17.23> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/OneCast/dut.v:12.10-12.11> str='\b' basic_prep
        AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-17.23> basic_prep
          AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-16.30> basic_prep
            AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-15.23> basic_prep
              AST_BIT_OR <UHDM-integration-tests/tests/OneCast/dut.v:12.15-14.28> basic_prep
                AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000100'(32) signed basic_prep range=[31:0] int=4
                AST_SHIFT_LEFT <UHDM-integration-tests/tests/OneCast/dut.v:14.16-14.27> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/OneCast/dut.v:14.20-14.21> str='\a' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000010000'(32) signed basic_prep range=[31:0] int=16
            AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:16.16-16.29> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/OneCast/dut.v:0.0-0.0> bits='00000000000000000000000000100000'(32) signed basic_prep range=[31:0] int=32
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(b, a);
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      output reg [31:0] b;
      input [0:0] a;
      assign b = ((((4)|((a)<<(3)))|(16))|(2))|(32);
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.
<suppressed ~5 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dut.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== dut ===

   Number of wires:                  2
   Number of wire bits:             33
   Number of public wires:           2
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/OneCast/dut.v:1.1-19.10" *)
module dut(a, b);
  (* src = "UHDM-integration-tests/tests/OneCast/dut.v:1.13-1.14" *)
  input a;
  wire a;
  (* src = "UHDM-integration-tests/tests/OneCast/dut.v:4.14-4.15" *)
  output [31:0] b;
  wire [31:0] b;
  assign b = { 28'h0000003, a, 3'h6 };
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\dut'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.

Warnings: 1 unique messages, 1 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
