# HDL_SINGLE_BRIDGE

The purpose of this test includes:
* Run on hardware
* Use four Time Trace RAMs to do latency test. Which will record the cycle when AXI READ and WRITE transactions are sent and received.
* AXI Length/Size combination test
* Multiple AXI ID test
* Throughput test for oc-accel bridge

For the detailed usage, please go to "sw/hdl_single_engine.c", Usage() function.
