Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp5sch/schematic_schematic_sch_tb_isim_beh.exe -prj C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp5sch/schematic_schematic_sch_tb_beh.prj work.schematic_schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp5sch/schematic.vf" into library work
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp5sch/schematicTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_schematic
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_schematic
Compiling module GND
Compiling module VCC
Compiling module INV
Compiling module schematic
Compiling module schematic_schematic_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp5sch/schematic_schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 26532 KB
Fuse CPU Usage: 467 ms
