/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b06_C.v:1.1-44.10" *)
module b06_C(EQL, CONT_EQL, STATE_REG_2__SCAN_IN, STATE_REG_1__SCAN_IN, STATE_REG_0__SCAN_IN, U55, U56, U57, U58, U59, U60, U61, U62);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  (* src = "./verilog/b06_C.v:2.12-2.20" *)
  wire _031_;
  (* src = "./verilog/b06_C.v:2.7-2.10" *)
  wire _032_;
  (* src = "./verilog/b06_C.v:2.66-2.86" *)
  wire _033_;
  (* src = "./verilog/b06_C.v:2.44-2.64" *)
  wire _034_;
  (* src = "./verilog/b06_C.v:2.22-2.42" *)
  wire _035_;
  (* src = "./verilog/b06_C.v:3.8-3.11" *)
  wire _036_;
  (* src = "./verilog/b06_C.v:3.13-3.16" *)
  wire _037_;
  (* src = "./verilog/b06_C.v:3.18-3.21" *)
  wire _038_;
  (* src = "./verilog/b06_C.v:3.23-3.26" *)
  wire _039_;
  (* src = "./verilog/b06_C.v:3.28-3.31" *)
  wire _040_;
  (* src = "./verilog/b06_C.v:3.33-3.36" *)
  wire _041_;
  (* src = "./verilog/b06_C.v:3.38-3.41" *)
  wire _042_;
  (* src = "./verilog/b06_C.v:3.43-3.46" *)
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  (* src = "./verilog/b06_C.v:2.12-2.20" *)
  input CONT_EQL;
  (* src = "./verilog/b06_C.v:2.7-2.10" *)
  input EQL;
  (* src = "./verilog/b06_C.v:2.66-2.86" *)
  input STATE_REG_0__SCAN_IN;
  (* src = "./verilog/b06_C.v:2.44-2.64" *)
  input STATE_REG_1__SCAN_IN;
  (* src = "./verilog/b06_C.v:2.22-2.42" *)
  input STATE_REG_2__SCAN_IN;
  (* src = "./verilog/b06_C.v:3.8-3.11" *)
  output U55;
  (* src = "./verilog/b06_C.v:3.13-3.16" *)
  output U56;
  (* src = "./verilog/b06_C.v:3.18-3.21" *)
  output U57;
  (* src = "./verilog/b06_C.v:3.23-3.26" *)
  output U58;
  (* src = "./verilog/b06_C.v:3.28-3.31" *)
  output U59;
  (* src = "./verilog/b06_C.v:3.33-3.36" *)
  output U60;
  (* src = "./verilog/b06_C.v:3.38-3.41" *)
  output U61;
  (* src = "./verilog/b06_C.v:3.43-3.46" *)
  output U62;
  NOT _073_ (
    .A(_033_),
    .Y(_044_)
  );
  NOT _074_ (
    .A(_032_),
    .Y(_045_)
  );
  NOT _075_ (
    .A(_034_),
    .Y(_046_)
  );
  NAND _076_ (
    .A(_044_),
    .B(_034_),
    .Y(_047_)
  );
  OR _077_ (
    .A(_045_),
    .B(_047_),
    .Y(_048_)
  );
  OR _078_ (
    .A(_032_),
    .B(_034_),
    .Y(_049_)
  );
  NAND _079_ (
    .A(_048_),
    .B(_049_),
    .Y(_050_)
  );
  NOR _080_ (
    .A(_035_),
    .B(_033_),
    .Y(_051_)
  );
  AND _081_ (
    .A(_035_),
    .B(_033_),
    .Y(_052_)
  );
  XOR _082_ (
    .A(_035_),
    .B(_033_),
    .Y(_053_)
  );
  NAND _083_ (
    .A(_050_),
    .B(_053_),
    .Y(_039_)
  );
  OR _084_ (
    .A(_033_),
    .B(_034_),
    .Y(_054_)
  );
  NAND _085_ (
    .A(_045_),
    .B(_054_),
    .Y(_055_)
  );
  OR _086_ (
    .A(_034_),
    .B(_051_),
    .Y(_056_)
  );
  NAND _087_ (
    .A(_047_),
    .B(_056_),
    .Y(_057_)
  );
  NAND _088_ (
    .A(_055_),
    .B(_057_),
    .Y(_036_)
  );
  NAND _089_ (
    .A(_035_),
    .B(_055_),
    .Y(_058_)
  );
  OR _090_ (
    .A(_035_),
    .B(_044_),
    .Y(_059_)
  );
  OR _091_ (
    .A(_034_),
    .B(_059_),
    .Y(_060_)
  );
  OR _092_ (
    .A(_032_),
    .B(_060_),
    .Y(_061_)
  );
  NAND _093_ (
    .A(_058_),
    .B(_061_),
    .Y(_038_)
  );
  NAND _094_ (
    .A(_034_),
    .B(_051_),
    .Y(_062_)
  );
  XOR _095_ (
    .A(_046_),
    .B(_051_),
    .Y(_063_)
  );
  NAND _096_ (
    .A(_032_),
    .B(_063_),
    .Y(_041_)
  );
  AND _097_ (
    .A(_048_),
    .B(_060_),
    .Y(_064_)
  );
  NAND _098_ (
    .A(_058_),
    .B(_064_),
    .Y(_040_)
  );
  OR _099_ (
    .A(_032_),
    .B(_062_),
    .Y(_065_)
  );
  AND _100_ (
    .A(_034_),
    .B(_052_),
    .Y(_066_)
  );
  OR _101_ (
    .A(_031_),
    .B(_066_),
    .Y(_067_)
  );
  NAND _102_ (
    .A(_065_),
    .B(_067_),
    .Y(_043_)
  );
  NAND _103_ (
    .A(_035_),
    .B(_045_),
    .Y(_068_)
  );
  AND _104_ (
    .A(_046_),
    .B(_059_),
    .Y(_069_)
  );
  NAND _105_ (
    .A(_068_),
    .B(_069_),
    .Y(_070_)
  );
  NAND _106_ (
    .A(_055_),
    .B(_070_),
    .Y(_071_)
  );
  NAND _107_ (
    .A(_062_),
    .B(_071_),
    .Y(_037_)
  );
  AND _108_ (
    .A(_032_),
    .B(_046_),
    .Y(_072_)
  );
  NOR _109_ (
    .A(_058_),
    .B(_072_),
    .Y(_042_)
  );
  assign _035_ = STATE_REG_2__SCAN_IN;
  assign _033_ = STATE_REG_0__SCAN_IN;
  assign _032_ = EQL;
  assign _034_ = STATE_REG_1__SCAN_IN;
  assign U58 = _039_;
  assign U55 = _036_;
  assign U57 = _038_;
  assign U60 = _041_;
  assign U59 = _040_;
  assign _031_ = CONT_EQL;
  assign U62 = _043_;
  assign U56 = _037_;
  assign U61 = _042_;
endmodule
