Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jun 21 00:28:27 2016
| Host         : darkin-UX303LN running 64-bit elementary OS Freya
| Command      : report_timing -file ./report/doHistStretch_timing_synth.rpt
| Design       : doHistStretch
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 idxPixel_reg_157_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.269ns (22.693%)  route 4.323ns (77.307%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1365, unset)         1.665     1.665    ap_clk
                         FDRE                                         r  idxPixel_reg_157_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.143 f  idxPixel_reg_157_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.895    doHistStretch_sitofp_32s_32_6_U3/idxPixel_reg_157_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.190 f  doHistStretch_sitofp_32s_32_6_U3/inStream_TREADY_INST_0_i_3/O
                         net (fo=1, unplaced)         1.111     4.301    doHistStretch_sitofp_32s_32_6_U3/inStream_TREADY_INST_0_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.425 f  doHistStretch_sitofp_32s_32_6_U3/inStream_TREADY_INST_0_i_1/O
                         net (fo=10, unplaced)        0.492     4.917    doHistStretch_sitofp_32s_32_6_U3/ap_reg_ppiten_pp0_it25_reg
                         LUT4 (Prop_lut4_I2_O)        0.124     5.041 r  doHistStretch_sitofp_32s_32_6_U3/ap_reg_ppstg_tmp_keep_V_reg_403_pp0_iter25[0]_i_1/O
                         net (fo=71, unplaced)        0.540     5.581    doHistStretch_fdiv_32ns_32ns_32_16_U2/ap_NS_fsm5
                         LUT2 (Prop_lut2_I0_O)        0.124     5.705 r  doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fmul_2_max_dsp_32_u_i_1/O
                         net (fo=927, unplaced)       0.589     6.294    doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
                         LUT4 (Prop_lut4_I3_O)        0.124     6.418 r  doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, unplaced)        0.839     7.257    doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/SR[0]
                         FDRE                                         r  doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1365, unset)         1.491    11.491    doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
                         FDRE                                         r  doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.035    11.456    
                         FDRE (Setup_fdre_C_R)       -0.557    10.899    doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.642    




