
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003548                       # Number of seconds simulated
sim_ticks                                  3547684212                       # Number of ticks simulated
final_tick                               531558463512                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145955                       # Simulator instruction rate (inst/s)
host_op_rate                                   184743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 256340                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888768                       # Number of bytes of host memory used
host_seconds                                 13839.74                       # Real time elapsed on the host
sim_insts                                  2019984591                       # Number of instructions simulated
sim_ops                                    2556791216                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       109440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       172160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               292480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       174464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            174464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2285                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1363                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1363                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1515355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30848292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1551435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48527431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82442513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1515355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1551435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3066789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49176869                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49176869                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49176869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1515355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30848292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1551435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48527431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131619381                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8507637                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3193568                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2600428                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1325950                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242643                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340408                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9394                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3285818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17438783                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3193568                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583051                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3653539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1138335                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        496056                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612333                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8359334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.583885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.372582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4705795     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254650      3.05%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265630      3.18%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419085      5.01%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198274      2.37%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282303      3.38%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189104      2.26%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138784      1.66%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905709     22.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8359334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.375377                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.049780                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460644                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       451006                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3495523                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29289                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922861                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542859                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1055                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20826773                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4084                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922861                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635395                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         100948                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       124255                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348231                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227634                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20075261                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131805                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66883                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28102115                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93600042                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93600042                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10941664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           595444                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10165                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       290527                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14954633                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27340                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19981376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8359334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.932950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2897285     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1822231     21.80%     56.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1168992     13.98%     70.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       793983      9.50%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       739704      8.85%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406863      4.87%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370450      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81970      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77856      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8359334                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112954     78.06%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15794     10.91%     88.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15959     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478710     83.44%     83.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198693      1.33%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482515      9.91%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793027      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14954633                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757789                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144707                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38440642                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25297077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15099340                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21066                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742033                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       254995                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922861                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12311                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18820782                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865108                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965807                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1754                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246013                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14681658                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383642                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272970                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146096                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087524                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            762454                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725703                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536578                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525724                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9532127                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27103579                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707375                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508440                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213293                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7436473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2841837     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107137     28.34%     66.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838835     11.28%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       422048      5.68%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       386255      5.19%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       176411      2.37%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189729      2.55%     93.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        97807      1.32%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376414      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7436473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376414                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25880691                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38565509                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 148303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850764                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850764                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175415                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175415                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65921340                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20137927                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19181735                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8507637                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3058216                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2490035                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204985                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1258799                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1183449                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323934                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9146                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3052453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16887779                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3058216                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1507383                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3717048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1102082                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        654585                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1494569                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8317347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4600299     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          324490      3.90%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264762      3.18%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          638231      7.67%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          170987      2.06%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230349      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159051      1.91%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93952      1.13%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1835226     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8317347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359467                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985014                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3185510                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       640850                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3575380                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22644                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        892962                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520082                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20236063                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1662                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        892962                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3419183                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107649                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       195996                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3359481                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       342067                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19519327                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137429                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27287170                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91150287                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91150287                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16758823                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10528251                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4154                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2517                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           956942                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1836314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       953408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19241                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       311150                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18431351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14628540                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30071                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6336442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19512481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8317347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896424                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2921288     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1780336     21.41%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1148818     13.81%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       859244     10.33%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       747120      8.98%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389903      4.69%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332088      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66087      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72463      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8317347                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86940     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18952     15.18%     84.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18979     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12155272     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204015      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463577     10.00%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804042      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14628540                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.719460                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124873                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008536                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37729369                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24772135                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14252987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14753413                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56017                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725870                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          436                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241366                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        892962                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59364                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8053                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18435507                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1836314                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       953408                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2493                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240581                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14396748                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1370790                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231790                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2154277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2028128                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            783487                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.692215                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14263037                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14252987                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9270257                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26344254                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.675317                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351889                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9821409                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12071612                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6363994                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208371                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7424385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625941                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2894493     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2049944     27.61%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       828567     11.16%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       477152      6.43%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379446      5.11%     89.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158992      2.14%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186822      2.52%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92350      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356619      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7424385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9821409                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12071612                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1822474                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110435                       # Number of loads committed
system.switch_cpus1.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1731538                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10880355                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246125                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356619                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25503203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37764805                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 190290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9821409                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12071612                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9821409                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154423                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154423                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64777310                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19678117                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18658623                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3338                       # number of misc regfile writes
system.l20.replacements                           898                       # number of replacements
system.l20.tagsinuse                      4093.853239                       # Cycle average of tags in use
system.l20.total_refs                          293709                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4990                       # Sample count of references to valid blocks.
system.l20.avg_refs                         58.859519                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.568620                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.506565                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   393.575303                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3572.202751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022111                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009157                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.096088                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872120                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999476                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3483                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3485                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1053                       # number of Writeback hits
system.l20.Writeback_hits::total                 1053                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3535                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3537                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3535                       # number of overall hits
system.l20.overall_hits::total                   3537                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          855                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  897                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          855                       # number of demand (read+write) misses
system.l20.demand_misses::total                   897                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          855                       # number of overall misses
system.l20.overall_misses::total                  897                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4447342                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     77536483                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       81983825                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4447342                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     77536483                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        81983825                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4447342                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     77536483                       # number of overall miss cycles
system.l20.overall_miss_latency::total       81983825                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4338                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1053                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1053                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4390                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4434                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4390                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4434                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.197095                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.204701                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194761                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.202300                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194761                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.202300                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90685.945029                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91397.798216                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90685.945029                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91397.798216                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90685.945029                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91397.798216                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 484                       # number of writebacks
system.l20.writebacks::total                      484                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          855                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             897                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              897                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             897                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     71179006                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     75316443                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     71179006                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     75316443                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     71179006                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     75316443                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.197095                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.204701                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194761                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.202300                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194761                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.202300                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83250.299415                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83964.819398                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83250.299415                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83964.819398                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83250.299415                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83964.819398                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1387                       # number of replacements
system.l21.tagsinuse                      4094.365211                       # Cycle average of tags in use
system.l21.total_refs                          350946                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5479                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.052929                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          160.545747                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.466839                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   666.796726                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3229.555899                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.039196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009147                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162792                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.788466                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999601                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4162                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4163                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2452                       # number of Writeback hits
system.l21.Writeback_hits::total                 2452                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4214                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4215                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4214                       # number of overall hits
system.l21.overall_hits::total                   4215                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1342                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1385                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1345                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1388                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1345                       # number of overall misses
system.l21.overall_misses::total                 1388                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5536967                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    114340362                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      119877329                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       252689                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       252689                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5536967                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    114593051                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       120130018                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5536967                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    114593051                       # number of overall miss cycles
system.l21.overall_miss_latency::total      120130018                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5504                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5548                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2452                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2452                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5559                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5603                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5559                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5603                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243823                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249640                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.241950                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247724                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.241950                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247724                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128766.674419                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85201.461997                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86554.028159                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 84229.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 84229.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128766.674419                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85199.294424                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86549.004323                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128766.674419                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85199.294424                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86549.004323                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 879                       # number of writebacks
system.l21.writebacks::total                      879                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1342                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1385                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1345                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1388                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1345                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1388                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5207879                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    103860506                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    109068385                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       229699                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       229699                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5207879                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    104090205                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    109298084                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5207879                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    104090205                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    109298084                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243823                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249640                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.241950                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247724                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.241950                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247724                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121113.465116                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77392.329359                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78749.736462                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 76566.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 76566.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121113.465116                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77390.486989                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78745.017291                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121113.465116                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77390.486989                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78745.017291                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.364999                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621093                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979488.326087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.364999                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063085                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803470                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612278                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612278                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612278                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612278                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612278                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612278                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6077723                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6077723                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6077723                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6077723                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6077723                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6077723                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612333                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612333                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612333                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612333                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 110504.054545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 110504.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 110504.054545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4676336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4676336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4676336                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106280.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4390                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341073                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4646                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33004.966207                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.728922                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.271078                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.870035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.129965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083498                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083498                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790694                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790694                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790694                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10805                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10972                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10972                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    470154006                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    470154006                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5377228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5377228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    475531234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    475531234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    475531234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    475531234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801666                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43512.633596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43512.633596                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32198.970060                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32198.970060                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43340.433285                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43340.433285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43340.433285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43340.433285                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1053                       # number of writebacks
system.cpu0.dcache.writebacks::total             1053                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6467                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6582                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6582                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4338                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4390                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4390                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4390                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4390                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    106020872                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    106020872                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1170230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1170230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    107191102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    107191102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    107191102                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    107191102                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002437                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002437                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24440.035039                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24440.035039                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22504.423077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22504.423077                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24417.107517                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24417.107517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24417.107517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24417.107517                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.139181                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001666501                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933719.113900                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.139181                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062723                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822338                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1494512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1494512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1494512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1494512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1494512                       # number of overall hits
system.cpu1.icache.overall_hits::total        1494512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7218191                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7218191                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7218191                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7218191                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7218191                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7218191                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1494569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1494569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1494569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1494569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1494569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1494569                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126634.929825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126634.929825                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126634.929825                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126634.929825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126634.929825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126634.929825                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5720054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5720054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5720054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5720054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5720054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5720054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130001.227273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130001.227273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130001.227273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130001.227273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130001.227273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130001.227273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5559                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157696262                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5815                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27118.875666                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.277692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.722308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876085                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123915                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1041025                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1041025                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707977                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1905                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1905                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1669                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1749002                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1749002                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1749002                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1749002                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13824                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13824                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          548                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14372                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14372                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14372                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14372                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    663377326                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    663377326                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     44572614                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     44572614                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    707949940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    707949940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    707949940                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    707949940                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1054849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1763374                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1763374                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1763374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1763374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013105                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008150                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008150                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008150                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008150                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47987.364439                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47987.364439                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81336.886861                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81336.886861                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49258.971611                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49258.971611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49258.971611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49258.971611                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2452                       # number of writebacks
system.cpu1.dcache.writebacks::total             2452                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8320                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8320                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          493                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          493                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8813                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8813                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5504                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5559                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    151663637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    151663637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1387201                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1387201                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    153050838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    153050838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    153050838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    153050838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27555.166606                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27555.166606                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25221.836364                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25221.836364                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27532.080950                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27532.080950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27532.080950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27532.080950                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
