
*** Running vivado
    with args -log design_1_axi4lite_dadda_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi4lite_dadda_master_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi4lite_dadda_master_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 564.633 ; gain = 183.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi4lite_dadda_master_0_0
Command: synth_design -top design_1_axi4lite_dadda_master_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.250 ; gain = 438.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi4lite_dadda_master_0_0' [c:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.gen/sources_1/bd/design_1/ip/design_1_axi4lite_dadda_master_0_0/synth/design_1_axi4lite_dadda_master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_dadda_master' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v:3]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dadda_16' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:367]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:367]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:377]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:377]
INFO: [Synth 8-6157] synthesizing module 'bkadder_32' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:23]
INFO: [Synth 8-6157] synthesizing module 'PG_gen' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:106]
INFO: [Synth 8-6155] done synthesizing module 'PG_gen' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:106]
INFO: [Synth 8-6157] synthesizing module 'pg' [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:98]
INFO: [Synth 8-6155] done synthesizing module 'pg' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:98]
WARNING: [Synth 8-567] referenced signal 'G' should be on the sensitivity list [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:80]
WARNING: [Synth 8-567] referenced signal 'P' should be on the sensitivity list [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'bkadder_32' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/bkadder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dadda_16' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/dadda_mult.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v:83]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_dadda_master' (0#1) [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi4lite_dadda_master_0_0' (0#1) [c:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.gen/sources_1/bd/design_1/ip/design_1_axi4lite_dadda_master_0_0/synth/design_1_axi4lite_dadda_master_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element M_reg_reg was removed.  [C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.469 ; gain = 555.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.469 ; gain = 555.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.469 ; gain = 555.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1555.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_dadda_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
               SEND_ADDR |                           000010 |                              001
               WAIT_DATA |                           000100 |                              010
              WRITE_ADDR |                           001000 |                              100
              WRITE_DATA |                           010000 |                              101
               WAIT_RESP |                           100000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi4lite_dadda_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dadda_mult_inst/fa45' (full_adder) to 'inst/dadda_mult_inst/fa46'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 194   
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input   15 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    28|
|4     |LUT3   |    51|
|5     |LUT4   |    66|
|6     |LUT5   |   106|
|7     |LUT6   |   181|
|8     |FDCE   |    80|
|9     |FDPE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1657.266 ; gain = 555.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.266 ; gain = 657.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: c1f01a9c
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1657.266 ; gain = 1077.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.runs/design_1_axi4lite_dadda_master_0_0_synth_1/design_1_axi4lite_dadda_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi4lite_dadda_master_0_0, cache-ID = fa45601b2ccfbe1f
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaara/Downloads/axi4lite_part_b/axi4lite_part_b/axi4lite_part_b.runs/design_1_axi4lite_dadda_master_0_0_synth_1/design_1_axi4lite_dadda_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi4lite_dadda_master_0_0_utilization_synth.rpt -pb design_1_axi4lite_dadda_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 17 00:17:25 2025...
