
                               Synplify Pro (R) 

                  Version S-2021.09M for win64 - Feb 23, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\bin64\mbin\synbatch.exe
Install:     \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M
Hostname:    HYD-DK-SQA_1
Date:        Mon May 16 17:02:12 2022
Version:     S-2021.09M

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server wilkie.microsemi.net 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

Implementation not found: synthesis
log file: "Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Mon May 16 17:02:24 2022

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Mon May 16 17:02:24 2022

Running: compiler (Compile Input) on top_syn|synthesis
# Mon May 16 17:02:24 2022
Copied Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synwork\top_comp.srs to Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srs

compiler completed
# Mon May 16 17:03:18 2022

Return Code: 0
Run Time:00h:00m:54s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Mon May 16 17:03:19 2022

multi_srs_gen completed
# Mon May 16 17:03:31 2022

Return Code: 0
Run Time:00h:00m:12s
Copied Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synwork\top_mult.srs to Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Mon May 16 17:03:32 2022

premap completed with warnings
# Mon May 16 17:04:13 2022

Return Code: 1
Run Time:00h:00m:41s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Mon May 16 17:04:14 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Mon May 16 17:04:14 2022
Copied Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synwork\top_m.srm to Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srm

fpga_mapper completed with warnings
# Mon May 16 17:05:44 2022

Return Code: 1
Run Time:00h:01m:30s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
Copied Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srr to Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\backup\top.srr
TCL script complete: "top_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
