
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002014    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000102    0.000051    1.000051 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.099327    1.083017    2.083067 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.099327    0.000095    2.083162 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010523    0.130503    0.239230    2.322392 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.130507    0.000894    2.323286 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017974    0.140817    0.171154    2.494440 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.140851    0.001812    2.496252 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.496252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151514    1.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.573843   clock uncertainty
                                  0.000000    1.573843   clock reconvergence pessimism
                                  0.977367    2.551209   library removal time
                                              2.551209   data required time
---------------------------------------------------------------------------------------------
                                              2.551209   data required time
                                             -2.496252   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.054957   slack (VIOLATED)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007100    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000397    0.000199    1.000198 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.177185    0.223619    0.320540    1.320739 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.226379    0.020148    1.340887 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.105789    0.468278    0.497255    1.838142 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.469613    0.020489    1.858630 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.362033    0.284215    0.328585    2.187215 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.324248    0.080495    2.267710 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.267710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.491427    2.020561   library hold time
                                              2.020561   data required time
---------------------------------------------------------------------------------------------
                                              2.020561   data required time
                                             -2.267710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247150   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242993    0.009259    2.052305 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.052305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151514    1.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.573843   clock uncertainty
                                  0.000000    1.573843   clock reconvergence pessimism
                                  0.078941    1.652784   library hold time
                                              1.652784   data required time
---------------------------------------------------------------------------------------------
                                              1.652784   data required time
                                             -2.052305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399521   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.545773    0.160162    2.785583 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.785583   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.527821    2.108481   library hold time
                                              2.108481   data required time
---------------------------------------------------------------------------------------------
                                              2.108481   data required time
                                             -2.785583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.677102   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.562258    0.171031    2.790921 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.790921   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526430    2.107090   library hold time
                                              2.107090   data required time
---------------------------------------------------------------------------------------------
                                              2.107090   data required time
                                             -2.790921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683831   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.529529    0.049141    2.797246 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.797246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.528418    2.109078   library hold time
                                              2.109078   data required time
---------------------------------------------------------------------------------------------
                                              2.109078   data required time
                                             -2.797246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688168   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.556872    0.170479    2.795901 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.795901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526885    2.107544   library hold time
                                              2.107544   data required time
---------------------------------------------------------------------------------------------
                                              2.107544   data required time
                                             -2.795901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688356   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.560440    0.173698    2.799119 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.799119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526583    2.107243   library hold time
                                              2.107243   data required time
---------------------------------------------------------------------------------------------
                                              2.107243   data required time
                                             -2.799119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691876   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.572933    0.180565    2.800455 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.800455   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525529    2.106189   library hold time
                                              2.106189   data required time
---------------------------------------------------------------------------------------------
                                              2.106189   data required time
                                             -2.800455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694266   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.549924    0.049960    2.802086 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.802086   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526163    2.106822   library hold time
                                              2.106822   data required time
---------------------------------------------------------------------------------------------
                                              2.106822   data required time
                                             -2.802086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.695263   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.564496    0.177407    2.802829 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.802829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526241    2.106901   library hold time
                                              2.106901   data required time
---------------------------------------------------------------------------------------------
                                              2.106901   data required time
                                             -2.802829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.695928   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.577319    0.184426    2.804316 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.804316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525159    2.105819   library hold time
                                              2.105819   data required time
---------------------------------------------------------------------------------------------
                                              2.105819   data required time
                                             -2.804316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.698497   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.569479    0.181901    2.807322 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.807322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525821    2.106481   library hold time
                                              2.106481   data required time
---------------------------------------------------------------------------------------------
                                              2.106481   data required time
                                             -2.807322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700841   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.528713    0.046453    2.794558 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.794558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.529081    2.093367   library hold time
                                              2.093367   data required time
---------------------------------------------------------------------------------------------
                                              2.093367   data required time
                                             -2.794558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.701191   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.581223    0.187839    2.807729 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.807729   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524830    2.105490   library hold time
                                              2.105490   data required time
---------------------------------------------------------------------------------------------
                                              2.105490   data required time
                                             -2.807729   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702239   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.584896    0.191028    2.810918 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.810918   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524520    2.105180   library hold time
                                              2.105180   data required time
---------------------------------------------------------------------------------------------
                                              2.105180   data required time
                                             -2.810918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.705738   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.591357    0.201089    2.826510 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.826510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523333    2.120443   library hold time
                                              2.120443   data required time
---------------------------------------------------------------------------------------------
                                              2.120443   data required time
                                             -2.826510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706068   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.591696    0.201381    2.826802 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.826802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523304    2.120414   library hold time
                                              2.120414   data required time
---------------------------------------------------------------------------------------------
                                              2.120414   data required time
                                             -2.826802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706388   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.591985    0.201630    2.827051 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.827051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523280    2.120390   library hold time
                                              2.120390   data required time
---------------------------------------------------------------------------------------------
                                              2.120390   data required time
                                             -2.827051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706661   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.575484    0.187234    2.812655 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.812655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525314    2.105974   library hold time
                                              2.105974   data required time
---------------------------------------------------------------------------------------------
                                              2.105974   data required time
                                             -2.812655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706681   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.561629    0.084463    2.812448 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.812448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524868    2.105528   library hold time
                                              2.105528   data required time
---------------------------------------------------------------------------------------------
                                              2.105528   data required time
                                             -2.812448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706920   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.569153    0.082913    2.811804 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.811804   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524036    2.104697   library hold time
                                              2.104697   data required time
---------------------------------------------------------------------------------------------
                                              2.104697   data required time
                                             -2.811804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.707107   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.576031    0.187716    2.813137 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.813137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525268    2.105928   library hold time
                                              2.105928   data required time
---------------------------------------------------------------------------------------------
                                              2.105928   data required time
                                             -2.813137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.707209   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.576561    0.188182    2.813603 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.813603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525223    2.105883   library hold time
                                              2.105883   data required time
---------------------------------------------------------------------------------------------
                                              2.105883   data required time
                                             -2.813603   data arrival time
---------------------------------------------------------------------------------------------
                                              0.707720   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.549085    0.047099    2.799226 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.799226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.526829    2.091115   library hold time
                                              2.091115   data required time
---------------------------------------------------------------------------------------------
                                              2.091115   data required time
                                             -2.799226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708111   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.593887    0.203263    2.828684 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.828684   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523119    2.120229   library hold time
                                              2.120229   data required time
---------------------------------------------------------------------------------------------
                                              2.120229   data required time
                                             -2.828684   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708455   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.594845    0.204084    2.829505 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.829505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523039    2.120148   library hold time
                                              2.120148   data required time
---------------------------------------------------------------------------------------------
                                              2.120148   data required time
                                             -2.829505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709357   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.595686    0.204803    2.830224 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.830224   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.522968    2.120077   library hold time
                                              2.120077   data required time
---------------------------------------------------------------------------------------------
                                              2.120077   data required time
                                             -2.830224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710147   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.596201    0.205243    2.830664 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.830664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.522924    2.120034   library hold time
                                              2.120034   data required time
---------------------------------------------------------------------------------------------
                                              2.120034   data required time
                                             -2.830664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710630   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.565903    0.057589    2.815691 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.815691   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524396    2.105056   library hold time
                                              2.105056   data required time
---------------------------------------------------------------------------------------------
                                              2.105056   data required time
                                             -2.815691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710635   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.596390    0.205405    2.830826 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.830826   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.522908    2.120018   library hold time
                                              2.120018   data required time
---------------------------------------------------------------------------------------------
                                              2.120018   data required time
                                             -2.830826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710808   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.581161    0.091982    2.814952 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.814952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522709    2.103369   library hold time
                                              2.103369   data required time
---------------------------------------------------------------------------------------------
                                              2.103369   data required time
                                             -2.814952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711583   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.551931    0.066238    2.834305 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.834305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.525299    2.122409   library hold time
                                              2.122409   data required time
---------------------------------------------------------------------------------------------
                                              2.122409   data required time
                                             -2.834305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711896   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.549876    0.064982    2.836235 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.836235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.525526    2.122636   library hold time
                                              2.122636   data required time
---------------------------------------------------------------------------------------------
                                              2.122636   data required time
                                             -2.836235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713599   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.594002    0.198853    2.818743 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.818743   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.523752    2.104412   library hold time
                                              2.104412   data required time
---------------------------------------------------------------------------------------------
                                              2.104412   data required time
                                             -2.818743   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714332   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.548069    0.056222    2.824289 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.824289   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526368    2.107028   library hold time
                                              2.107028   data required time
---------------------------------------------------------------------------------------------
                                              2.107028   data required time
                                             -2.824289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.717261   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.545970    0.054561    2.825814 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.825814   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.526600    2.107260   library hold time
                                              2.107260   data required time
---------------------------------------------------------------------------------------------
                                              2.107260   data required time
                                             -2.825814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718555   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.559716    0.081211    2.809196 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.809196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.525653    2.089939   library hold time
                                              2.089939   data required time
---------------------------------------------------------------------------------------------
                                              2.089939   data required time
                                             -2.809196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719257   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.567643    0.080297    2.809187 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.809187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524777    2.089062   library hold time
                                              2.089062   data required time
---------------------------------------------------------------------------------------------
                                              2.089062   data required time
                                             -2.809187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720125   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.602793    0.058474    2.821389 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.821389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.520317    2.100977   library hold time
                                              2.100977   data required time
---------------------------------------------------------------------------------------------
                                              2.100977   data required time
                                             -2.821389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720412   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.578754    0.089893    2.824484 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.824484   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522975    2.103635   library hold time
                                              2.103635   data required time
---------------------------------------------------------------------------------------------
                                              2.103635   data required time
                                             -2.824484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720849   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.551674    0.065626    2.833693 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.833693   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.525755    2.112092   library hold time
                                              2.112092   data required time
---------------------------------------------------------------------------------------------
                                              2.112092   data required time
                                             -2.833693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721601   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.602871    0.206362    2.826252 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.826252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.523003    2.103663   library hold time
                                              2.103663   data required time
---------------------------------------------------------------------------------------------
                                              2.103663   data required time
                                             -2.826252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722589   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.549577    0.064252    2.835505 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.835505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.525987    2.112324   library hold time
                                              2.112324   data required time
---------------------------------------------------------------------------------------------
                                              2.112324   data required time
                                             -2.835505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723181   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.579545    0.089488    2.812458 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.812458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523461    2.087746   library hold time
                                              2.087746   data required time
---------------------------------------------------------------------------------------------
                                              2.087746   data required time
                                             -2.812458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.724712   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.606243    0.209204    2.829094 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.829094   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522719    2.103379   library hold time
                                              2.103379   data required time
---------------------------------------------------------------------------------------------
                                              2.103379   data required time
                                             -2.829094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725715   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.565729    0.057093    2.815194 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.815194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524988    2.089274   library hold time
                                              2.089274   data required time
---------------------------------------------------------------------------------------------
                                              2.089274   data required time
                                             -2.815194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725920   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.590563    0.080070    2.829281 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.829281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.521669    2.102329   library hold time
                                              2.102329   data required time
---------------------------------------------------------------------------------------------
                                              2.102329   data required time
                                             -2.829281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726952   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.546177    0.050453    2.818519 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.818519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.527150    2.091436   library hold time
                                              2.091436   data required time
---------------------------------------------------------------------------------------------
                                              2.091436   data required time
                                             -2.818519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727083   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.586672    0.091733    2.831543 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.831543   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522099    2.102759   library hold time
                                              2.102759   data required time
---------------------------------------------------------------------------------------------
                                              2.102759   data required time
                                             -2.831543   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728784   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.544262    0.049189    2.820443 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.820443   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.527362    2.091648   library hold time
                                              2.091648   data required time
---------------------------------------------------------------------------------------------
                                              2.091648   data required time
                                             -2.820443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728795   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.568787    0.067527    2.849792 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.849792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523435    2.120545   library hold time
                                              2.120545   data required time
---------------------------------------------------------------------------------------------
                                              2.120545   data required time
                                             -2.849792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729247   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.562865    0.067641    2.851393 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.851393   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.524090    2.121199   library hold time
                                              2.121199   data required time
---------------------------------------------------------------------------------------------
                                              2.121199   data required time
                                             -2.851393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730194   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.562544    0.049790    2.836040 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.836040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524767    2.105427   library hold time
                                              2.105427   data required time
---------------------------------------------------------------------------------------------
                                              2.105427   data required time
                                             -2.836040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730613   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.563770    0.053792    2.836056 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.836056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524632    2.105292   library hold time
                                              2.105292   data required time
---------------------------------------------------------------------------------------------
                                              2.105292   data required time
                                             -2.836056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730765   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.630412    0.229144    2.849034 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.849034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.520038    2.117147   library hold time
                                              2.117147   data required time
---------------------------------------------------------------------------------------------
                                              2.117147   data required time
                                             -2.849034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731887   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.594550    0.072210    2.834988 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.834988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.521228    2.101888   library hold time
                                              2.101888   data required time
---------------------------------------------------------------------------------------------
                                              2.101888   data required time
                                             -2.834988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733100   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.632262    0.230645    2.850535 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.850535   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519882    2.116991   library hold time
                                              2.116991   data required time
---------------------------------------------------------------------------------------------
                                              2.116991   data required time
                                             -2.850535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733544   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.577214    0.087386    2.821977 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.821977   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523718    2.088004   library hold time
                                              2.088004   data required time
---------------------------------------------------------------------------------------------
                                              2.088004   data required time
                                             -2.821977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733973   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.573856    0.064077    2.838883 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.838883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.523516    2.104177   library hold time
                                              2.104177   data required time
---------------------------------------------------------------------------------------------
                                              2.104177   data required time
                                             -2.838883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734707   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.633903    0.231974    2.851864 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.851864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519743    2.116853   library hold time
                                              2.116853   data required time
---------------------------------------------------------------------------------------------
                                              2.116853   data required time
                                             -2.851864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735011   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.602647    0.058029    2.820944 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.820944   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.520906    2.085192   library hold time
                                              2.085192   data required time
---------------------------------------------------------------------------------------------
                                              2.085192   data required time
                                             -2.820944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735752   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.529675    0.049602    2.797707 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.797707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.532736    2.061870   library hold time
                                              2.061870   data required time
---------------------------------------------------------------------------------------------
                                              2.061870   data required time
                                             -2.797707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735837   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.635270    0.233080    2.852970 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.852970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519628    2.116738   library hold time
                                              2.116738   data required time
---------------------------------------------------------------------------------------------
                                              2.116738   data required time
                                             -2.852970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736232   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.560400    0.065922    2.794812 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.794812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.529338    2.058472   library hold time
                                              2.058472   data required time
---------------------------------------------------------------------------------------------
                                              2.058472   data required time
                                             -2.794812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736340   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.567629    0.064647    2.846912 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.846912   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.523991    2.110328   library hold time
                                              2.110328   data required time
---------------------------------------------------------------------------------------------
                                              2.110328   data required time
                                             -2.846912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736584   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.528337    0.045139    2.793244 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.793244   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.532896    2.056546   library hold time
                                              2.056546   data required time
---------------------------------------------------------------------------------------------
                                              2.056546   data required time
                                             -2.793244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736698   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.636662    0.234203    2.854093 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.854093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519510    2.116620   library hold time
                                              2.116620   data required time
---------------------------------------------------------------------------------------------
                                              2.116620   data required time
                                             -2.854093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737473   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.637474    0.234858    2.854748 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.854748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519442    2.116551   library hold time
                                              2.116551   data required time
---------------------------------------------------------------------------------------------
                                              2.116551   data required time
                                             -2.854748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738197   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.638316    0.235536    2.855426 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.855426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519371    2.116481   library hold time
                                              2.116481   data required time
---------------------------------------------------------------------------------------------
                                              2.116481   data required time
                                             -2.855426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738945   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.559235    0.055039    2.845029 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.845029   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.525133    2.105793   library hold time
                                              2.105793   data required time
---------------------------------------------------------------------------------------------
                                              2.105793   data required time
                                             -2.845029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739236   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.560467    0.061563    2.845315 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.845315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.524997    2.105657   library hold time
                                              2.105657   data required time
---------------------------------------------------------------------------------------------
                                              2.105657   data required time
                                             -2.845315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739658   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.639332    0.236353    2.856243 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.856243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519285    2.116395   library hold time
                                              2.116395   data required time
---------------------------------------------------------------------------------------------
                                              2.116395   data required time
                                             -2.856243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739848   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.589246    0.077510    2.826721 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.826721   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.522388    2.086673   library hold time
                                              2.086673   data required time
---------------------------------------------------------------------------------------------
                                              2.086673   data required time
                                             -2.826721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740048   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.600968    0.086618    2.842759 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.842759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.520519    2.101178   library hold time
                                              2.101178   data required time
---------------------------------------------------------------------------------------------
                                              2.101178   data required time
                                             -2.842759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741581   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.585122    0.089239    2.829049 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.829049   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.522844    2.087130   library hold time
                                              2.087130   data required time
---------------------------------------------------------------------------------------------
                                              2.087130   data required time
                                             -2.829049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741919   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.562898    0.050963    2.833227 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.833227   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.525301    2.089587   library hold time
                                              2.089587   data required time
---------------------------------------------------------------------------------------------
                                              2.089587   data required time
                                             -2.833227   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743640   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.587330    0.103448    2.846824 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.846824   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522027    2.102687   library hold time
                                              2.102687   data required time
---------------------------------------------------------------------------------------------
                                              2.102687   data required time
                                             -2.846824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744138   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.556633    0.075622    2.803607 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.803607   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.529754    2.058888   library hold time
                                              2.058888   data required time
---------------------------------------------------------------------------------------------
                                              2.058888   data required time
                                             -2.803607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744719   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.577405    0.063833    2.848950 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.848950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.523124    2.103784   library hold time
                                              2.103784   data required time
---------------------------------------------------------------------------------------------
                                              2.103784   data required time
                                             -2.848950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745166   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.550795    0.052704    2.804830 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.804830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.530400    2.059534   library hold time
                                              2.059534   data required time
---------------------------------------------------------------------------------------------
                                              2.059534   data required time
                                             -2.804830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745296   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.603100    0.092481    2.846782 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.846782   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.520283    2.100943   library hold time
                                              2.100943   data required time
---------------------------------------------------------------------------------------------
                                              2.100943   data required time
                                             -2.846782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745839   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.562437    0.049417    2.835667 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.835667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.525352    2.089638   library hold time
                                              2.089638   data required time
---------------------------------------------------------------------------------------------
                                              2.089638   data required time
                                             -2.835667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746029   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.549412    0.048244    2.800370 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.800370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.530565    2.054215   library hold time
                                              2.054215   data required time
---------------------------------------------------------------------------------------------
                                              2.054215   data required time
                                             -2.800370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746155   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.593407    0.069606    2.832384 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.832384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.521928    2.086214   library hold time
                                              2.086214   data required time
---------------------------------------------------------------------------------------------
                                              2.086214   data required time
                                             -2.832384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746170   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.574695    0.081464    2.804434 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.804434   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.527757    2.056891   library hold time
                                              2.056891   data required time
---------------------------------------------------------------------------------------------
                                              2.056891   data required time
                                             -2.804434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747544   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.555877    0.074174    2.802159 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.802159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.529850    2.053501   library hold time
                                              2.053501   data required time
---------------------------------------------------------------------------------------------
                                              2.053501   data required time
                                             -2.802159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748658   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.569567    0.080166    2.870156 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.870156   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.523349    2.120458   library hold time
                                              2.120458   data required time
---------------------------------------------------------------------------------------------
                                              2.120458   data required time
                                             -2.870156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749698   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.569882    0.074074    2.808664 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.808664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.528289    2.057423   library hold time
                                              2.057423   data required time
---------------------------------------------------------------------------------------------
                                              2.057423   data required time
                                             -2.808664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751241   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.590849    0.069243    2.869624 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.869624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.520995    2.118105   library hold time
                                              2.118105   data required time
---------------------------------------------------------------------------------------------
                                              2.118105   data required time
                                             -2.869624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751519   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.592899    0.057349    2.853866 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.853866   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.521411    2.102071   library hold time
                                              2.102071   data required time
---------------------------------------------------------------------------------------------
                                              2.102071   data required time
                                             -2.853866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751796   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.574420    0.065533    2.840340 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.840340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524027    2.088313   library hold time
                                              2.088313   data required time
---------------------------------------------------------------------------------------------
                                              2.088313   data required time
                                             -2.840340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752027   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.565131    0.075702    2.804592 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.804592   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.528826    2.052477   library hold time
                                              2.052477   data required time
---------------------------------------------------------------------------------------------
                                              2.052477   data required time
                                             -2.804592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752115   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.558355    0.052277    2.842267 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.842267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.525804    2.090090   library hold time
                                              2.090090   data required time
---------------------------------------------------------------------------------------------
                                              2.090090   data required time
                                             -2.842267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752178   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.577285    0.085884    2.872134 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.872134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.522495    2.119605   library hold time
                                              2.119605   data required time
---------------------------------------------------------------------------------------------
                                              2.119605   data required time
                                             -2.872134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752529   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.604510    0.126815    2.870191 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.870191   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.519485    2.116595   library hold time
                                              2.116595   data required time
---------------------------------------------------------------------------------------------
                                              2.116595   data required time
                                             -2.870191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753596   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.599456    0.083908    2.840049 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.840049   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.521259    2.085544   library hold time
                                              2.085544   data required time
---------------------------------------------------------------------------------------------
                                              2.085544   data required time
                                             -2.840049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754505   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.575538    0.082926    2.805896 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.805896   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.527675    2.051326   library hold time
                                              2.051326   data required time
---------------------------------------------------------------------------------------------
                                              2.051326   data required time
                                             -2.805896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754570   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.594945    0.072079    2.873023 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.873023   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.520543    2.117652   library hold time
                                              2.117652   data required time
---------------------------------------------------------------------------------------------
                                              2.117652   data required time
                                             -2.873023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755370   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.585429    0.088953    2.863759 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.863759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.522023    2.108360   library hold time
                                              2.108360   data required time
---------------------------------------------------------------------------------------------
                                              2.108360   data required time
                                             -2.863759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755400   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.584510    0.099224    2.842600 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.842600   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.522911    2.087197   library hold time
                                              2.087197   data required time
---------------------------------------------------------------------------------------------
                                              2.087197   data required time
                                             -2.842600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755402   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.587039    0.058952    2.859333 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.859333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.522059    2.102719   library hold time
                                              2.102719   data required time
---------------------------------------------------------------------------------------------
                                              2.102719   data required time
                                             -2.859333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756615   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.560982    0.062925    2.846677 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.846677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.525513    2.089799   library hold time
                                              2.089799   data required time
---------------------------------------------------------------------------------------------
                                              2.089799   data required time
                                             -2.846677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756878   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.628234    0.099033    2.855109 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.855109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517504    2.098163   library hold time
                                              2.098163   data required time
---------------------------------------------------------------------------------------------
                                              2.098163   data required time
                                             -2.855109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756945   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.672379    0.203091    2.850436 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.850436   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.512622    2.093282   library hold time
                                              2.093282   data required time
---------------------------------------------------------------------------------------------
                                              2.093282   data required time
                                             -2.850436   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757154   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.568354    0.077657    2.867647 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.867647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.523911    2.110248   library hold time
                                              2.110248   data required time
---------------------------------------------------------------------------------------------
                                              2.110248   data required time
                                             -2.867647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757399   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.601306    0.089557    2.843858 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.843858   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.521054    2.085340   library hold time
                                              2.085340   data required time
---------------------------------------------------------------------------------------------
                                              2.085340   data required time
                                             -2.843858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758518   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.590494    0.060550    2.861494 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.861494   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.521677    2.102337   library hold time
                                              2.102337   data required time
---------------------------------------------------------------------------------------------
                                              2.102337   data required time
                                             -2.861494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759157   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.571350    0.085566    2.869318 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.869318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.523579    2.109916   library hold time
                                              2.109916   data required time
---------------------------------------------------------------------------------------------
                                              2.109916   data required time
                                             -2.869318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759402   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.575928    0.083245    2.869496 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.869496   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.523073    2.109411   library hold time
                                              2.109411   data required time
---------------------------------------------------------------------------------------------
                                              2.109411   data required time
                                             -2.869496   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760085   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.590331    0.067944    2.868325 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.868325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.521481    2.107818   library hold time
                                              2.107818   data required time
---------------------------------------------------------------------------------------------
                                              2.107818   data required time
                                             -2.868325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760507   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.591499    0.093546    2.878663 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.878663   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.520924    2.118033   library hold time
                                              2.118033   data required time
---------------------------------------------------------------------------------------------
                                              2.118033   data required time
                                             -2.878663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760629   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.602522    0.124251    2.867626 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.867626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.520133    2.106470   library hold time
                                              2.106470   data required time
---------------------------------------------------------------------------------------------
                                              2.106470   data required time
                                             -2.867626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761157   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.584705    0.067733    2.816945 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.816945   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.526650    2.055784   library hold time
                                              2.055784   data required time
---------------------------------------------------------------------------------------------
                                              2.055784   data required time
                                             -2.816945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761161   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.567128    0.060947    2.819049 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.819049   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.528593    2.057728   library hold time
                                              2.057728   data required time
---------------------------------------------------------------------------------------------
                                              2.057728   data required time
                                             -2.819049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761321   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.565321    0.055900    2.814001 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.814001   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.528805    2.052456   library hold time
                                              2.052456   data required time
---------------------------------------------------------------------------------------------
                                              2.052456   data required time
                                             -2.814001   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761545   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.595254    0.105473    2.880280 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.880280   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.520508    2.117618   library hold time
                                              2.117618   data required time
---------------------------------------------------------------------------------------------
                                              2.117618   data required time
                                             -2.880280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762662   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.573437    0.080857    2.815448 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.815448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.527908    2.051558   library hold time
                                              2.051558   data required time
---------------------------------------------------------------------------------------------
                                              2.051558   data required time
                                             -2.815448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763889   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.594229    0.070368    2.871312 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.871312   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.521050    2.107387   library hold time
                                              2.107387   data required time
---------------------------------------------------------------------------------------------
                                              2.107387   data required time
                                             -2.871312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763925   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.545821    0.054118    2.825372 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.825372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.530950    2.060084   library hold time
                                              2.060084   data required time
---------------------------------------------------------------------------------------------
                                              2.060084   data required time
                                             -2.825372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765288   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.548708    0.058016    2.826082 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.826082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.530631    2.059765   library hold time
                                              2.059765   data required time
---------------------------------------------------------------------------------------------
                                              2.059765   data required time
                                             -2.826082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766318   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.589149    0.089308    2.874425 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.874425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.521611    2.107948   library hold time
                                              2.107948   data required time
---------------------------------------------------------------------------------------------
                                              2.107948   data required time
                                             -2.874425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766476   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.635725    0.169328    2.816673 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.816673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.521007    2.050141   library hold time
                                              2.050141   data required time
---------------------------------------------------------------------------------------------
                                              2.050141   data required time
                                             -2.816673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766532   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.585414    0.053883    2.854264 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.854264   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.522812    2.087097   library hold time
                                              2.087097   data required time
---------------------------------------------------------------------------------------------
                                              2.087097   data required time
                                             -2.854264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767167   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.544720    0.050694    2.821947 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.821947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.531084    2.054735   library hold time
                                              2.054735   data required time
---------------------------------------------------------------------------------------------
                                              2.054735   data required time
                                             -2.821947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767213   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.581789    0.083584    2.823395 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.823395   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.526972    2.056106   library hold time
                                              2.056106   data required time
---------------------------------------------------------------------------------------------
                                              2.056106   data required time
                                             -2.823395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767289   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.579022    0.078521    2.818331 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.818331   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.527290    2.050941   library hold time
                                              2.050941   data required time
---------------------------------------------------------------------------------------------
                                              2.050941   data required time
                                             -2.818331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767390   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.579942    0.070191    2.855308 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.855308   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523417    2.087703   library hold time
                                              2.087703   data required time
---------------------------------------------------------------------------------------------
                                              2.087703   data required time
                                             -2.855308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767606   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.547487    0.054526    2.822592 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.822592   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.530778    2.054429   library hold time
                                              2.054429   data required time
---------------------------------------------------------------------------------------------
                                              2.054429   data required time
                                             -2.822592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768164   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.626312    0.095963    2.852038 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.852038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.518289    2.082575   library hold time
                                              2.082575   data required time
---------------------------------------------------------------------------------------------
                                              2.082575   data required time
                                             -2.852038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769463   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.669314    0.200358    2.847704 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.847704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.513534    2.077820   library hold time
                                              2.077820   data required time
---------------------------------------------------------------------------------------------
                                              2.077820   data required time
                                             -2.847704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769884   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.588898    0.055730    2.856674 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.856674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.522426    2.086712   library hold time
                                              2.086712   data required time
---------------------------------------------------------------------------------------------
                                              2.086712   data required time
                                             -2.856674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769962   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.593905    0.060390    2.856907 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.856907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.521873    2.086159   library hold time
                                              2.086159   data required time
---------------------------------------------------------------------------------------------
                                              2.086159   data required time
                                             -2.856907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770749   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.588830    0.094988    2.869794 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.869794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.525211    2.098745   library hold time
                                              2.098745   data required time
---------------------------------------------------------------------------------------------
                                              2.098745   data required time
                                             -2.869794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771049   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.605169    0.090154    2.872297 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.872297   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.520054    2.100714   library hold time
                                              2.100714   data required time
---------------------------------------------------------------------------------------------
                                              2.100714   data required time
                                             -2.872297   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771583   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.592991    0.070867    2.827008 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.827008   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525733    2.054867   library hold time
                                              2.054867   data required time
---------------------------------------------------------------------------------------------
                                              2.054867   data required time
                                             -2.827008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772141   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.587346    0.092403    2.867210 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.867210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.525555    2.093067   library hold time
                                              2.093067   data required time
---------------------------------------------------------------------------------------------
                                              2.093067   data required time
                                             -2.867210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774143   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.578299    0.087805    2.874055 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.874055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.526375    2.099910   library hold time
                                              2.099910   data required time
---------------------------------------------------------------------------------------------
                                              2.099910   data required time
                                             -2.874055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774146   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.609077    0.094211    2.890728 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.890728   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.518980    2.116090   library hold time
                                              2.116090   data required time
---------------------------------------------------------------------------------------------
                                              2.116090   data required time
                                             -2.890728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774638   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.574905    0.092029    2.875781 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.875781   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.526751    2.100285   library hold time
                                              2.100285   data required time
---------------------------------------------------------------------------------------------
                                              2.100285   data required time
                                             -2.875781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775496   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.592580    0.067639    2.830418 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.830418   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525778    2.054913   library hold time
                                              2.054913   data required time
---------------------------------------------------------------------------------------------
                                              2.054913   data required time
                                             -2.830418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775505   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.588768    0.076554    2.825765 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.825765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.526212    2.049863   library hold time
                                              2.049863   data required time
---------------------------------------------------------------------------------------------
                                              2.049863   data required time
                                             -2.825765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775902   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.573098    0.087055    2.877045 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.877045   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.526951    2.100485   library hold time
                                              2.100485   data required time
---------------------------------------------------------------------------------------------
                                              2.100485   data required time
                                             -2.877045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776560   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.576896    0.085137    2.871387 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.871387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.526711    2.094222   library hold time
                                              2.094222   data required time
---------------------------------------------------------------------------------------------
                                              2.094222   data required time
                                             -2.871387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777164   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.591205    0.064194    2.826972 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.826972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525943    2.049593   library hold time
                                              2.049593   data required time
---------------------------------------------------------------------------------------------
                                              2.049593   data required time
                                             -2.826972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777379   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.699263    0.212054    2.867900 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.867900   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.509650    2.090309   library hold time
                                              2.090309   data required time
---------------------------------------------------------------------------------------------
                                              2.090309   data required time
                                             -2.867900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777590   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.573472    0.089480    2.873232 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.873232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.527089    2.094601   library hold time
                                              2.094601   data required time
---------------------------------------------------------------------------------------------
                                              2.094601   data required time
                                             -2.873232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778631   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.608503    0.131876    2.875252 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.875252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.523035    2.096569   library hold time
                                              2.096569   data required time
---------------------------------------------------------------------------------------------
                                              2.096569   data required time
                                             -2.875252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778682   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.602978    0.092149    2.880530 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.880530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.520296    2.100956   library hold time
                                              2.100956   data required time
---------------------------------------------------------------------------------------------
                                              2.100956   data required time
                                             -2.880530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779574   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.571709    0.084411    2.874401 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.874401   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.527284    2.094796   library hold time
                                              2.094796   data required time
---------------------------------------------------------------------------------------------
                                              2.094796   data required time
                                             -2.874401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779605   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.607331    0.070504    2.833419 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.833419   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524147    2.053281   library hold time
                                              2.053281   data required time
---------------------------------------------------------------------------------------------
                                              2.053281   data required time
                                             -2.833419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780138   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.606475    0.129320    2.872696 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.872696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.523439    2.090951   library hold time
                                              2.090951   data required time
---------------------------------------------------------------------------------------------
                                              2.090951   data required time
                                             -2.872696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781744   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.607498    0.091302    2.887819 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.887819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.519582    2.105920   library hold time
                                              2.105920   data required time
---------------------------------------------------------------------------------------------
                                              2.105920   data required time
                                             -2.887819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781899   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.606168    0.067697    2.830612 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.830612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524288    2.047938   library hold time
                                              2.047938   data required time
---------------------------------------------------------------------------------------------
                                              2.047938   data required time
                                             -2.830612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782673   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.565438    0.058768    2.841032 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.841032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.528780    2.057914   library hold time
                                              2.057914   data required time
---------------------------------------------------------------------------------------------
                                              2.057914   data required time
                                             -2.841032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783118   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.598239    0.084271    2.838572 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.838572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525153    2.054287   library hold time
                                              2.054287   data required time
---------------------------------------------------------------------------------------------
                                              2.054287   data required time
                                             -2.838572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784285   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.603808    0.087604    2.869747 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.869747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.520777    2.085063   library hold time
                                              2.085063   data required time
---------------------------------------------------------------------------------------------
                                              2.085063   data required time
                                             -2.869747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784684   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.596322    0.077927    2.834068 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.834068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525377    2.049027   library hold time
                                              2.049027   data required time
---------------------------------------------------------------------------------------------
                                              2.049027   data required time
                                             -2.834068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785041   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.594306    0.098374    2.883491 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.883491   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.524605    2.098139   library hold time
                                              2.098139   data required time
---------------------------------------------------------------------------------------------
                                              2.098139   data required time
                                             -2.883491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785352   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.623444    0.119184    2.901327 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.901327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.517391    2.114501   library hold time
                                              2.114501   data required time
---------------------------------------------------------------------------------------------
                                              2.114501   data required time
                                             -2.901327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786826   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.596862    0.081770    2.836071 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.836071   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525317    2.048968   library hold time
                                              2.048968   data required time
---------------------------------------------------------------------------------------------
                                              2.048968   data required time
                                             -2.836071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787103   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.564974    0.057435    2.839700 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.839700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.528844    2.052495   library hold time
                                              2.052495   data required time
---------------------------------------------------------------------------------------------
                                              2.052495   data required time
                                             -2.839700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787205   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.592738    0.095706    2.880823 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.880823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.524959    2.092470   library hold time
                                              2.092470   data required time
---------------------------------------------------------------------------------------------
                                              2.092470   data required time
                                             -2.880823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.788352   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.560223    0.057959    2.847949 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.847949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.529357    2.058491   library hold time
                                              2.058491   data required time
---------------------------------------------------------------------------------------------
                                              2.058491   data required time
                                             -2.847949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789458   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.618469    0.116666    2.905047 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.905047   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.517941    2.115051   library hold time
                                              2.115051   data required time
---------------------------------------------------------------------------------------------
                                              2.115051   data required time
                                             -2.905047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789996   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.652859    0.185497    2.832842 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.832842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.519124    2.042774   library hold time
                                              2.042774   data required time
---------------------------------------------------------------------------------------------
                                              2.042774   data required time
                                             -2.832842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790068   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.695912    0.209129    2.864974 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.864974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.510593    2.074878   library hold time
                                              2.074878   data required time
---------------------------------------------------------------------------------------------
                                              2.074878   data required time
                                             -2.864974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790096   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.621192    0.087167    2.843243 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.843243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.522614    2.051748   library hold time
                                              2.051748   data required time
---------------------------------------------------------------------------------------------
                                              2.051748   data required time
                                             -2.843243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791494   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002285    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000117    0.000058    1.000058 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007696    0.153573    1.160259    2.160317 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.153573    0.000602    2.160919 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.550903    0.629071    2.789990 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.559316    0.055283    2.845273 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.845273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.529470    2.053120   library hold time
                                              2.053120   data required time
---------------------------------------------------------------------------------------------
                                              2.053120   data required time
                                             -2.845273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792153   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.601605    0.089651    2.878031 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.878031   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.521021    2.085307   library hold time
                                              2.085307   data required time
---------------------------------------------------------------------------------------------
                                              2.085307   data required time
                                             -2.878031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792724   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.621540    0.116488    2.898631 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.898631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.518030    2.104367   library hold time
                                              2.104367   data required time
---------------------------------------------------------------------------------------------
                                              2.104367   data required time
                                             -2.898631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794265   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.584162    0.122629    2.893882 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.893882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.525727    2.099261   library hold time
                                              2.099261   data required time
---------------------------------------------------------------------------------------------
                                              2.099261   data required time
                                             -2.893882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794621   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.568238    0.066297    2.852548 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.852548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.528471    2.057605   library hold time
                                              2.057605   data required time
---------------------------------------------------------------------------------------------
                                              2.057605   data required time
                                             -2.852548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794943   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.617000    0.109808    2.891951 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.891951   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.522095    2.095629   library hold time
                                              2.095629   data required time
---------------------------------------------------------------------------------------------
                                              2.095629   data required time
                                             -2.891951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796322   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002866    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000159    0.000079    1.000080 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007395    0.150824    1.156866    2.156945 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150824    0.000562    2.157507 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.537629    0.613746    2.771253 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.581653    0.119298    2.890551 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.890551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.526184    2.093696   library hold time
                                              2.093696   data required time
---------------------------------------------------------------------------------------------
                                              2.093696   data required time
                                             -2.890551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796855   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.585041    0.052641    2.853022 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.853022   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.526612    2.055746   library hold time
                                              2.055746   data required time
---------------------------------------------------------------------------------------------
                                              2.055746   data required time
                                             -2.853022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797276   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000135    0.000068    1.000068 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149968    1.155773    2.155840 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149968    0.000556    2.156396 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.555919    0.629854    2.786250 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.567082    0.063334    2.849584 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.849584   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.528611    2.052261   library hold time
                                              2.052261   data required time
---------------------------------------------------------------------------------------------
                                              2.052261   data required time
                                             -2.849584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797323   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671684    0.092426    2.895360 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.895360   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517197    2.097857   library hold time
                                              2.097857   data required time
---------------------------------------------------------------------------------------------
                                              2.097857   data required time
                                             -2.895360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797503   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.591354    0.109201    2.852577 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.852577   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525914    2.055048   library hold time
                                              2.055048   data required time
---------------------------------------------------------------------------------------------
                                              2.055048   data required time
                                             -2.852577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797529   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.621533    0.087787    2.843862 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.843862   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.522588    2.046239   library hold time
                                              2.046239   data required time
---------------------------------------------------------------------------------------------
                                              2.046239   data required time
                                             -2.843862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797623   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.616755    0.114205    2.902586 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.902586   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.518559    2.104896   library hold time
                                              2.104896   data required time
---------------------------------------------------------------------------------------------
                                              2.104896   data required time
                                             -2.902586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797690   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.595673    0.070248    2.852391 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.852391   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525436    2.054571   library hold time
                                              2.054571   data required time
---------------------------------------------------------------------------------------------
                                              2.054571   data required time
                                             -2.852391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797821   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.665193    0.081197    2.897114 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.897114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517745    2.098405   library hold time
                                              2.098405   data required time
---------------------------------------------------------------------------------------------
                                              2.098405   data required time
                                             -2.897114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798709   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.583974    0.048871    2.849252 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.849252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.526742    2.050393   library hold time
                                              2.050393   data required time
---------------------------------------------------------------------------------------------
                                              2.050393   data required time
                                             -2.849252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798859   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.581003    0.080412    2.855218 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.855218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.527059    2.056193   library hold time
                                              2.056193   data required time
---------------------------------------------------------------------------------------------
                                              2.056193   data required time
                                             -2.855218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799025   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.672454    0.093921    2.896854 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.896854   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517132    2.097792   library hold time
                                              2.097792   data required time
---------------------------------------------------------------------------------------------
                                              2.097792   data required time
                                             -2.896854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799062   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.591393    0.129643    2.897709 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.897709   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.524927    2.098461   library hold time
                                              2.098461   data required time
---------------------------------------------------------------------------------------------
                                              2.098461   data required time
                                             -2.897709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799248   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.612164    0.099654    2.896171 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.896171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.522630    2.096164   library hold time
                                              2.096164   data required time
---------------------------------------------------------------------------------------------
                                              2.096164   data required time
                                             -2.896171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800007   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000167    0.000084    1.000084 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156275    2.156358 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.150357    0.000558    2.156917 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.555113    0.586459    2.743376 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.589511    0.106595    2.849971 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.849971   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.526130    2.049781   library hold time
                                              2.049781   data required time
---------------------------------------------------------------------------------------------
                                              2.049781   data required time
                                             -2.849971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800190   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.665853    0.082703    2.898621 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.898621   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517689    2.098349   library hold time
                                              2.098349   data required time
---------------------------------------------------------------------------------------------
                                              2.098349   data required time
                                             -2.898621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800272   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.615911    0.108147    2.890290 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.890290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.522396    2.089907   library hold time
                                              2.089907   data required time
---------------------------------------------------------------------------------------------
                                              2.089907   data required time
                                             -2.890290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800383   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.673209    0.095361    2.898295 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.898295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517069    2.097728   library hold time
                                              2.097728   data required time
---------------------------------------------------------------------------------------------
                                              2.097728   data required time
                                             -2.898295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800566   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001856    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000096    0.000048    1.000048 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007158    0.148640    1.154259    2.154307 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148640    0.000334    2.154641 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.562691    0.620165    2.774807 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.579459    0.077202    2.852009 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.852009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.527242    2.050892   library hold time
                                              2.050892   data required time
---------------------------------------------------------------------------------------------
                                              2.050892   data required time
                                             -2.852009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801116   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000168    0.000084    1.000084 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007361    0.150518    1.156481    2.156565 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150518    0.000559    2.157124 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.539232    0.610943    2.768067 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.588809    0.126378    2.894444 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.894444   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.525393    2.092905   library hold time
                                              2.092905   data required time
---------------------------------------------------------------------------------------------
                                              2.092905   data required time
                                             -2.894444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801539   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.666429    0.083992    2.899909 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.899909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517641    2.098300   library hold time
                                              2.098300   data required time
---------------------------------------------------------------------------------------------
                                              2.098300   data required time
                                             -2.899909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801609   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.673918    0.096690    2.899623 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.899623   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517009    2.097669   library hold time
                                              2.097669   data required time
---------------------------------------------------------------------------------------------
                                              2.097669   data required time
                                             -2.899623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801955   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.610503    0.096761    2.893278 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.893278   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.522994    2.090506   library hold time
                                              2.090506   data required time
---------------------------------------------------------------------------------------------
                                              2.090506   data required time
                                             -2.893278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802773   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.614183    0.110416    2.898796 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.898796   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.522407    2.095941   library hold time
                                              2.095941   data required time
---------------------------------------------------------------------------------------------
                                              2.095941   data required time
                                             -2.898796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802855   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.666980    0.085206    2.901123 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.901123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517594    2.098254   library hold time
                                              2.098254   data required time
---------------------------------------------------------------------------------------------
                                              2.098254   data required time
                                             -2.901123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802869   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.674413    0.097606    2.900540 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.900540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.516967    2.097627   library hold time
                                              2.097627   data required time
---------------------------------------------------------------------------------------------
                                              2.097627   data required time
                                             -2.900540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802913   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.567186    0.077311    2.861063 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.861063   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.528587    2.057721   library hold time
                                              2.057721   data required time
---------------------------------------------------------------------------------------------
                                              2.057721   data required time
                                             -2.861063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803342   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.674728    0.098184    2.901118 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.901118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.516940    2.097600   library hold time
                                              2.097600   data required time
---------------------------------------------------------------------------------------------
                                              2.097600   data required time
                                             -2.901118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803518   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.667368    0.086046    2.901963 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.901963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517561    2.098221   library hold time
                                              2.098221   data required time
---------------------------------------------------------------------------------------------
                                              2.098221   data required time
                                             -2.901963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803742   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.589664    0.058101    2.859045 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.859045   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.526101    2.055235   library hold time
                                              2.055235   data required time
---------------------------------------------------------------------------------------------
                                              2.055235   data required time
                                             -2.859045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803810   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.618801    0.170818    2.918923 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.918923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.517905    2.115015   library hold time
                                              2.115015   data required time
---------------------------------------------------------------------------------------------
                                              2.115015   data required time
                                             -2.918923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803909   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675001    0.098682    2.901615 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.901615   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.516917    2.097577   library hold time
                                              2.097577   data required time
---------------------------------------------------------------------------------------------
                                              2.097577   data required time
                                             -2.901615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804038   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675086    0.098836    2.901770 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.901770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.516910    2.097570   library hold time
                                              2.097570   data required time
---------------------------------------------------------------------------------------------
                                              2.097570   data required time
                                             -2.901770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804199   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.592575    0.070860    2.859241 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.859241   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.525779    2.054913   library hold time
                                              2.054913   data required time
---------------------------------------------------------------------------------------------
                                              2.054913   data required time
                                             -2.859241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804328   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.667683    0.086722    2.902640 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.902640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517535    2.098195   library hold time
                                              2.098195   data required time
---------------------------------------------------------------------------------------------
                                              2.098195   data required time
                                             -2.902640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804445   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.588258    0.053649    2.854593 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.854593   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.526269    2.049919   library hold time
                                              2.049919   data required time
---------------------------------------------------------------------------------------------
                                              2.049919   data required time
                                             -2.854593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804673   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.667893    0.087171    2.903089 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.903089   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517517    2.098177   library hold time
                                              2.098177   data required time
---------------------------------------------------------------------------------------------
                                              2.098177   data required time
                                             -2.903089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804911   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.668002    0.087401    2.903319 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.903319   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.517508    2.098168   library hold time
                                              2.098168   data required time
---------------------------------------------------------------------------------------------
                                              2.098168   data required time
                                             -2.903319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805151   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000147    0.000073    1.000073 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007742    0.153987    1.160794    2.160867 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.153987    0.000594    2.161462 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.549882    0.622290    2.783752 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.565678    0.074087    2.857840 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.857840   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.528766    2.052417   library hold time
                                              2.052417   data required time
---------------------------------------------------------------------------------------------
                                              2.052417   data required time
                                             -2.857840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805423   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.612563    0.107963    2.896344 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.896344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.522766    2.090278   library hold time
                                              2.090278   data required time
---------------------------------------------------------------------------------------------
                                              2.090278   data required time
                                             -2.896344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806066   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.675624    0.190794    2.846640 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.846640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.516606    2.040257   library hold time
                                              2.040257   data required time
---------------------------------------------------------------------------------------------
                                              2.040257   data required time
                                             -2.846640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806383   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.584243    0.079724    2.864841 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.864841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.526701    2.055835   library hold time
                                              2.055835   data required time
---------------------------------------------------------------------------------------------
                                              2.055835   data required time
                                             -2.864841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809006   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.601880    0.124116    2.906381 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.906381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.523767    2.097302   library hold time
                                              2.097302   data required time
---------------------------------------------------------------------------------------------
                                              2.097302   data required time
                                             -2.906381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809079   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002343    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000124    0.000062    1.000062 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007282    0.149816    1.155578    2.155640 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149816    0.000554    2.156194 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.555989    0.626071    2.782264 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.599494    0.120873    2.903137 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.903137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.524211    2.091723   library hold time
                                              2.091723   data required time
---------------------------------------------------------------------------------------------
                                              2.091723   data required time
                                             -2.903137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811414   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.616389    0.168404    2.916509 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.916509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.518599    2.104936   library hold time
                                              2.104936   data required time
---------------------------------------------------------------------------------------------
                                              2.104936   data required time
                                             -2.916509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811572   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002640    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000145    0.000072    1.000072 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007523    0.151986    1.158301    2.158373 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151986    0.000584    2.158957 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.566396    0.626160    2.785117 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.583075    0.077259    2.862376 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.862376   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.526842    2.050493   library hold time
                                              2.050493   data required time
---------------------------------------------------------------------------------------------
                                              2.050493   data required time
                                             -2.862376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811884   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664805    0.080295    2.896213 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.896213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.518351    2.082636   library hold time
                                              2.082636   data required time
---------------------------------------------------------------------------------------------
                                              2.082636   data required time
                                             -2.896213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813576   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.672060    0.093159    2.896093 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.896093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517738    2.082024   library hold time
                                              2.082024   data required time
---------------------------------------------------------------------------------------------
                                              2.082024   data required time
                                             -2.896093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814069   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000144    0.000072    1.000072 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.150357    0.000558    2.156898 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.582700    0.625245    2.782143 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.600416    0.080871    2.863014 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.863014   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524924    2.048575   library hold time
                                              2.048575   data required time
---------------------------------------------------------------------------------------------
                                              2.048575   data required time
                                             -2.863014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814439   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.645443    0.169022    2.927124 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.927124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514959    2.112069   library hold time
                                              2.112069   data required time
---------------------------------------------------------------------------------------------
                                              2.112069   data required time
                                             -2.927124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815055   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.612081    0.164053    2.912158 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.912158   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.522639    2.096174   library hold time
                                              2.096174   data required time
---------------------------------------------------------------------------------------------
                                              2.096174   data required time
                                             -2.912158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815984   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.691565    0.205254    2.861099 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.861099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.514831    2.043965   library hold time
                                              2.043965   data required time
---------------------------------------------------------------------------------------------
                                              2.043965   data required time
                                             -2.861099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817134   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.666506    0.084163    2.900081 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.900081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.518207    2.082493   library hold time
                                              2.082493   data required time
---------------------------------------------------------------------------------------------
                                              2.082493   data required time
                                             -2.900081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817588   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.599706    0.075281    2.871798 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.871798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524990    2.054125   library hold time
                                              2.054125   data required time
---------------------------------------------------------------------------------------------
                                              2.054125   data required time
                                             -2.871798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817674   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.614989    0.114281    2.914663 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.914663   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.522318    2.095852   library hold time
                                              2.095852   data required time
---------------------------------------------------------------------------------------------
                                              2.095852   data required time
                                             -2.914663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818811   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000154    0.000077    1.000077 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155497    2.155575 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149745    0.000554    2.156128 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.584492    0.640389    2.796517 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.598292    0.071969    2.868486 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.868486   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525159    2.048809   library hold time
                                              2.048809   data required time
---------------------------------------------------------------------------------------------
                                              2.048809   data required time
                                             -2.868486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819676   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002303    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000118    0.000059    1.000059 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007948    0.155894    1.163098    2.163157 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155894    0.000630    2.163787 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.522920    0.584318    2.748105 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.610310    0.162250    2.910355 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.910355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.523015    2.090527   library hold time
                                              2.090527   data required time
---------------------------------------------------------------------------------------------
                                              2.090527   data required time
                                             -2.910355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819828   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.754960    0.283677    2.904403 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.904403   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.503491    2.084151   library hold time
                                              2.084151   data required time
---------------------------------------------------------------------------------------------
                                              2.084151   data required time
                                             -2.904403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820252   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.641673    0.165058    2.923160 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.923160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.515803    2.102141   library hold time
                                              2.102141   data required time
---------------------------------------------------------------------------------------------
                                              2.102141   data required time
                                             -2.923160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821019   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.668218    0.087857    2.903774 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.903774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.518063    2.082348   library hold time
                                              2.082348   data required time
---------------------------------------------------------------------------------------------
                                              2.082348   data required time
                                             -2.903774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821426   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.648184    0.182053    2.934180 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.934180   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514656    2.111765   library hold time
                                              2.111765   data required time
---------------------------------------------------------------------------------------------
                                              2.111765   data required time
                                             -2.934180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822414   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002673    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000151    0.000076    1.000076 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007285    0.149840    1.155615    2.155691 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149840    0.000556    2.156246 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.577905    0.644135    2.800381 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.613699    0.112313    2.912694 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.912694   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.522640    2.090152   library hold time
                                              2.090152   data required time
---------------------------------------------------------------------------------------------
                                              2.090152   data required time
                                             -2.912694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822542   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002282    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000118    0.000059    1.000059 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007867    0.155152    1.162187    2.162246 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.155152    0.000626    2.162872 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.579253    0.625509    2.788380 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.598173    0.083060    2.871441 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.871441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525172    2.048823   library hold time
                                              2.048823   data required time
---------------------------------------------------------------------------------------------
                                              2.048823   data required time
                                             -2.871441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822618   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.677315    0.102792    2.905726 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.905726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517295    2.081581   library hold time
                                              2.081581   data required time
---------------------------------------------------------------------------------------------
                                              2.081581   data required time
                                             -2.905726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824145   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.669895    0.091311    2.907229 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.907229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517921    2.082207   library hold time
                                              2.082207   data required time
---------------------------------------------------------------------------------------------
                                              2.082207   data required time
                                             -2.907229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825022   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.654335    0.189985    2.917970 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.917970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517966    2.091500   library hold time
                                              2.091500   data required time
---------------------------------------------------------------------------------------------
                                              2.091500   data required time
                                             -2.917970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826470   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.758942    0.286806    2.907532 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.907532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.506397    2.079931   library hold time
                                              2.079931   data required time
---------------------------------------------------------------------------------------------
                                              2.079931   data required time
                                             -2.907532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827601   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.679441    0.106416    2.909349 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.909349   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517116    2.081401   library hold time
                                              2.081401   data required time
---------------------------------------------------------------------------------------------
                                              2.081401   data required time
                                             -2.909349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827948   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.671523    0.094528    2.910446 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.910446   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517784    2.082069   library hold time
                                              2.082069   data required time
---------------------------------------------------------------------------------------------
                                              2.082069   data required time
                                             -2.910446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828376   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.782901    0.305411    2.926137 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.926137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.499760    2.096870   library hold time
                                              2.096870   data required time
---------------------------------------------------------------------------------------------
                                              2.096870   data required time
                                             -2.926137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829267   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.645734    0.179637    2.931763 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.931763   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.515355    2.101692   library hold time
                                              2.101692   data required time
---------------------------------------------------------------------------------------------
                                              2.101692   data required time
                                             -2.931763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830071   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.715503    0.252010    2.872737 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.872737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.512183    2.041317   library hold time
                                              2.041317   data required time
---------------------------------------------------------------------------------------------
                                              2.041317   data required time
                                             -2.872737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831419   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.673086    0.097509    2.913427 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.913427   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517652    2.081937   library hold time
                                              2.081937   data required time
---------------------------------------------------------------------------------------------
                                              2.081937   data required time
                                             -2.913427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831489   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.681891    0.110434    2.913368 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.913368   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.516909    2.081195   library hold time
                                              2.081195   data required time
---------------------------------------------------------------------------------------------
                                              2.081195   data required time
                                             -2.913368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832173   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.678637    0.212730    2.940716 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.940716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.511289    2.108398   library hold time
                                              2.108398   data required time
---------------------------------------------------------------------------------------------
                                              2.108398   data required time
                                             -2.940716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832317   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.751716    0.281118    2.901845 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.901845   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.504422    2.068708   library hold time
                                              2.068708   data required time
---------------------------------------------------------------------------------------------
                                              2.068708   data required time
                                             -2.901845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833136   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.640811    0.174739    2.926865 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.926865   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519462    2.092996   library hold time
                                              2.092996   data required time
---------------------------------------------------------------------------------------------
                                              2.092996   data required time
                                             -2.926865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833869   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.674670    0.100431    2.916348 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.916348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517518    2.081804   library hold time
                                              2.081804   data required time
---------------------------------------------------------------------------------------------
                                              2.081804   data required time
                                             -2.916348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834544   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683868    0.113567    2.916501 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.916501   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.516742    2.081028   library hold time
                                              2.081028   data required time
---------------------------------------------------------------------------------------------
                                              2.081028   data required time
                                             -2.916501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835473   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.779710    0.302955    2.923681 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.923681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.500540    2.086877   library hold time
                                              2.086877   data required time
---------------------------------------------------------------------------------------------
                                              2.086877   data required time
                                             -2.923681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836803   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.676172    0.103120    2.919038 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.919038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.517391    2.081677   library hold time
                                              2.081677   data required time
---------------------------------------------------------------------------------------------
                                              2.081677   data required time
                                             -2.919038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837361   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685495    0.116079    2.919013 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.919013   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.516605    2.080890   library hold time
                                              2.080890   data required time
---------------------------------------------------------------------------------------------
                                              2.080890   data required time
                                             -2.919013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838122   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002906    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000146    0.000073    1.000073 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.153212    1.159818    2.159891 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.153212    0.000600    2.160491 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.543439    0.591635    2.752126 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.639543    0.173468    2.925594 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.925594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519782    2.087294   library hold time
                                              2.087294   data required time
---------------------------------------------------------------------------------------------
                                              2.087294   data required time
                                             -2.925594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838300   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.676055    0.210362    2.938348 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.938348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512002    2.098339   library hold time
                                              2.098339   data required time
---------------------------------------------------------------------------------------------
                                              2.098339   data required time
                                             -2.938348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840009   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.672516    0.195947    2.930538 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.930538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.515955    2.089490   library hold time
                                              2.089490   data required time
---------------------------------------------------------------------------------------------
                                              2.089490   data required time
                                             -2.930538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841048   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.632596    0.134018    2.934962 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.934962   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.520370    2.093905   library hold time
                                              2.093905   data required time
---------------------------------------------------------------------------------------------
                                              2.093905   data required time
                                             -2.934962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841057   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.687500    0.119099    2.922032 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.922032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.516436    2.080721   library hold time
                                              2.080721   data required time
---------------------------------------------------------------------------------------------
                                              2.080721   data required time
                                             -2.922032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841311   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.651564    0.175370    2.933472 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.933472   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.518273    2.091807   library hold time
                                              2.091807   data required time
---------------------------------------------------------------------------------------------
                                              2.091807   data required time
                                             -2.933472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841665   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002595    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000136    0.000068    1.000068 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007728    0.153858    1.160625    2.160693 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153858    0.000597    2.161290 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.580992    0.639654    2.800944 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.629741    0.130282    2.931226 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.931226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.520866    2.088378   library hold time
                                              2.088378   data required time
---------------------------------------------------------------------------------------------
                                              2.088378   data required time
                                             -2.931226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842848   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.793122    0.309213    2.924604 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.924604   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.499271    2.079931   library hold time
                                              2.079931   data required time
---------------------------------------------------------------------------------------------
                                              2.079931   data required time
                                             -2.924604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844673   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.771681    0.296745    2.917471 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.917471   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.505168    2.072680   library hold time
                                              2.072680   data required time
---------------------------------------------------------------------------------------------
                                              2.072680   data required time
                                             -2.917471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844791   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002856    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000168    0.000084    1.000084 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149744    1.155502    2.155586 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149744    0.000554    2.156140 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.557316    0.601962    2.758102 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.649204    0.172936    2.931037 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.931037   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518714    2.086226   library hold time
                                              2.086226   data required time
---------------------------------------------------------------------------------------------
                                              2.086226   data required time
                                             -2.931037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844812   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.698314    0.222257    2.951148 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.951148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.509113    2.106223   library hold time
                                              2.106223   data required time
---------------------------------------------------------------------------------------------
                                              2.106223   data required time
                                             -2.951148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844925   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.691016    0.210086    2.933057 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.933057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.513909    2.087444   library hold time
                                              2.087444   data required time
---------------------------------------------------------------------------------------------
                                              2.087444   data required time
                                             -2.933057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845613   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.696483    0.218429    2.953019 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.953019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.509315    2.106425   library hold time
                                              2.106425   data required time
---------------------------------------------------------------------------------------------
                                              2.106425   data required time
                                             -2.953019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846594   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.691127    0.124366    2.927299 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.927299   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.516129    2.080415   library hold time
                                              2.080415   data required time
---------------------------------------------------------------------------------------------
                                              2.080415   data required time
                                             -2.927299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846884   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002464    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000132    0.000066    1.000066 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149566    0.000553    2.155880 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.539828    0.572105    2.727985 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.669586    0.204382    2.932368 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.932368   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.516460    2.083971   library hold time
                                              2.083971   data required time
---------------------------------------------------------------------------------------------
                                              2.083971   data required time
                                             -2.932368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848396   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.695654    0.219865    2.948756 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.948756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509835    2.096172   library hold time
                                              2.096172   data required time
---------------------------------------------------------------------------------------------
                                              2.096172   data required time
                                             -2.948756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852584   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.797992    0.312880    2.928271 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.928271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.502078    2.075613   library hold time
                                              2.075613   data required time
---------------------------------------------------------------------------------------------
                                              2.075613   data required time
                                             -2.928271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852658   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.749442    0.275605    2.890996 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.890996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.508430    2.037564   library hold time
                                              2.037564   data required time
---------------------------------------------------------------------------------------------
                                              2.037564   data required time
                                             -2.890996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853432   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.685475    0.202369    2.942179 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.942179   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.514522    2.088057   library hold time
                                              2.088057   data required time
---------------------------------------------------------------------------------------------
                                              2.088057   data required time
                                             -2.942179   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854123   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.693899    0.216053    2.950643 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.950643   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.510029    2.096366   library hold time
                                              2.096366   data required time
---------------------------------------------------------------------------------------------
                                              2.096366   data required time
                                             -2.950643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854278   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.683964    0.209223    2.938114 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.938114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.514869    2.082381   library hold time
                                              2.082381   data required time
---------------------------------------------------------------------------------------------
                                              2.082381   data required time
                                             -2.938114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855732   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.704860    0.212188    2.961399 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.961399   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.508389    2.105499   library hold time
                                              2.105499   data required time
---------------------------------------------------------------------------------------------
                                              2.105499   data required time
                                             -2.961399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855900   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.706554    0.222028    2.961838 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.961838   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.508202    2.105312   library hold time
                                              2.105312   data required time
---------------------------------------------------------------------------------------------
                                              2.105312   data required time
                                             -2.961838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856527   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.721322    0.237248    2.960218 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.960218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.506569    2.103679   library hold time
                                              2.103679   data required time
---------------------------------------------------------------------------------------------
                                              2.103679   data required time
                                             -2.960218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856540   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.697845    0.200256    2.963034 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.963034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.509165    2.106274   library hold time
                                              2.106274   data required time
---------------------------------------------------------------------------------------------
                                              2.106274   data required time
                                             -2.963034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856760   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.789777    0.306648    2.922040 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.922040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.500213    2.064499   library hold time
                                              2.064499   data required time
---------------------------------------------------------------------------------------------
                                              2.064499   data required time
                                             -2.922040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857540   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000132    0.000066    1.000066 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007255    0.149577    1.155275    2.155341 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149577    0.000553    2.155895 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.548543    0.572996    2.728890 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.691638    0.216233    2.945124 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.945124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.513841    2.087375   library hold time
                                              2.087375   data required time
---------------------------------------------------------------------------------------------
                                              2.087375   data required time
                                             -2.945124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857749   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.711032    0.200746    2.963660 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.963660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.507707    2.104816   library hold time
                                              2.104816   data required time
---------------------------------------------------------------------------------------------
                                              2.104816   data required time
                                             -2.963660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858844   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002639    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000142    0.000071    1.000071 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156337 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.150357    0.000558    2.156896 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.522985    0.463830    2.620726 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.743307    0.274452    2.895178 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.895178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.509120    2.032771   library hold time
                                              2.032771   data required time
---------------------------------------------------------------------------------------------
                                              2.032771   data required time
                                             -2.895178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862407   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000134    0.000067    1.000067 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007274    0.149745    1.155491    2.155557 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149745    0.000554    2.156111 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.554560    0.578480    2.734591 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.687444    0.210069    2.944660 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.944660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.514484    2.081996   library hold time
                                              2.081996   data required time
---------------------------------------------------------------------------------------------
                                              2.081996   data required time
                                             -2.944660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862664   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.702301    0.209773    2.958984 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.958984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509100    2.095437   library hold time
                                              2.095437   data required time
---------------------------------------------------------------------------------------------
                                              2.095437   data required time
                                             -2.958984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863548   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.718135    0.234446    2.957417 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.957417   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.507349    2.093686   library hold time
                                              2.093686   data required time
---------------------------------------------------------------------------------------------
                                              2.093686   data required time
                                             -2.957417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863730   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.703965    0.219653    2.959464 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.959464   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.508916    2.095253   library hold time
                                              2.095253   data required time
---------------------------------------------------------------------------------------------
                                              2.095253   data required time
                                             -2.959464   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864211   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.695432    0.197889    2.960667 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.960667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509859    2.096196   library hold time
                                              2.096196   data required time
---------------------------------------------------------------------------------------------
                                              2.096196   data required time
                                             -2.960667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864471   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.707445    0.197211    2.960126 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.960126   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.508531    2.094868   library hold time
                                              2.094868   data required time
---------------------------------------------------------------------------------------------
                                              2.094868   data required time
                                             -2.960126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865258   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.690940    0.198911    2.948123 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.948123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.514098    2.081610   library hold time
                                              2.081610   data required time
---------------------------------------------------------------------------------------------
                                              2.081610   data required time
                                             -2.948123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866513   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002475    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000133    0.000066    1.000066 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007254    0.149566    1.155261    2.155327 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149566    0.000553    2.155880 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.572763    0.593331    2.749211 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.698388    0.206060    2.955271 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.955271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.513094    2.086628   library hold time
                                              2.086628   data required time
---------------------------------------------------------------------------------------------
                                              2.086628   data required time
                                             -2.955271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.868642   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.691719    0.194224    2.957002 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.957002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.513832    2.087366   library hold time
                                              2.087366   data required time
---------------------------------------------------------------------------------------------
                                              2.087366   data required time
                                             -2.957002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869636   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.811755    0.323209    2.938601 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.938601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.500736    2.068248   library hold time
                                              2.068248   data required time
---------------------------------------------------------------------------------------------
                                              2.068248   data required time
                                             -2.938601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870353   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002130    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000111    0.000055    1.000055 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007077    0.147923    1.153345    2.153400 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147923    0.000328    2.153728 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.555413    0.569242    2.722970 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.709882    0.227128    2.950099 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.950099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.512003    2.079515   library hold time
                                              2.079515   data required time
---------------------------------------------------------------------------------------------
                                              2.079515   data required time
                                             -2.950099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870584   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001897    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000097    0.000048    1.000048 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007448    0.151306    1.157452    2.157500 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.151306    0.000566    2.158066 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.580832    0.604713    2.762778 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.687734    0.190256    2.953034 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.953034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.514452    2.081964   library hold time
                                              2.081964   data required time
---------------------------------------------------------------------------------------------
                                              2.081964   data required time
                                             -2.953034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871070   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001898    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000097    0.000048    1.000048 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007443    0.151259    1.157392    2.157440 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.151259    0.000566    2.158006 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.561731    0.581805    2.739810 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.697476    0.213655    2.953465 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.953465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.513375    2.080887   library hold time
                                              2.080887   data required time
---------------------------------------------------------------------------------------------
                                              2.080887   data required time
                                             -2.953465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872578   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.721090    0.221604    2.977745 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.977745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.506595    2.103704   library hold time
                                              2.103704   data required time
---------------------------------------------------------------------------------------------
                                              2.103704   data required time
                                             -2.977745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874040   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.718529    0.219221    2.975362 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.975362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.507305    2.093642   library hold time
                                              2.093642   data required time
---------------------------------------------------------------------------------------------
                                              2.093642   data required time
                                             -2.975362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881719   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.728005    0.211638    2.967714 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.967714   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.509819    2.083353   library hold time
                                              2.083353   data required time
---------------------------------------------------------------------------------------------
                                              2.083353   data required time
                                             -2.967714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884360   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.707225    0.208569    2.964710 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.964710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.512297    2.079809   library hold time
                                              2.079809   data required time
---------------------------------------------------------------------------------------------
                                              2.079809   data required time
                                             -2.964710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884902   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.717348    0.206905    2.969820 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.969820   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.510997    2.084532   library hold time
                                              2.084532   data required time
---------------------------------------------------------------------------------------------
                                              2.084532   data required time
                                             -2.969820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885288   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.829159    0.330313    2.977659 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.977659   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.494645    2.091755   library hold time
                                              2.091755   data required time
---------------------------------------------------------------------------------------------
                                              2.091755   data required time
                                             -2.977659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885904   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002488    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000129    0.000064    1.000064 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007583    0.152539    1.158979    2.159044 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152539    0.000591    2.159634 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.579959    0.596507    2.756141 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.714619    0.215562    2.971703 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.971703   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.511299    2.084833   library hold time
                                              2.084833   data required time
---------------------------------------------------------------------------------------------
                                              2.084833   data required time
                                             -2.971703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886869   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.781208    0.300173    2.915565 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.915565   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.504929    2.028579   library hold time
                                              2.028579   data required time
---------------------------------------------------------------------------------------------
                                              2.028579   data required time
                                             -2.915565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886985   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000113    0.000057    1.000057 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.148282    1.153805    2.153862 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148282    0.000331    2.154193 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.594769    0.608722    2.762915 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.713755    0.203411    2.966326 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.966326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.511575    2.079087   library hold time
                                              2.079087   data required time
---------------------------------------------------------------------------------------------
                                              2.079087   data required time
                                             -2.966326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887239   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.726177    0.171440    2.987358 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.987358   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512385    2.098723   library hold time
                                              2.098723   data required time
---------------------------------------------------------------------------------------------
                                              2.098723   data required time
                                             -2.987358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888635   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.727492    0.172977    2.988894 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.988894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512274    2.098612   library hold time
                                              2.098612   data required time
---------------------------------------------------------------------------------------------
                                              2.098612   data required time
                                             -2.988894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890283   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.753360    0.235485    2.991560 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.991560   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.503026    2.100136   library hold time
                                              2.100136   data required time
---------------------------------------------------------------------------------------------
                                              2.100136   data required time
                                             -2.991560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891424   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.728413    0.174049    2.989966 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.989966   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512197    2.098534   library hold time
                                              2.098534   data required time
---------------------------------------------------------------------------------------------
                                              2.098534   data required time
                                             -2.989966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891432   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.729104    0.174849    2.990767 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.990767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512138    2.098476   library hold time
                                              2.098476   data required time
---------------------------------------------------------------------------------------------
                                              2.098476   data required time
                                             -2.990767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892291   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.722968    0.222832    2.977133 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.977133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.510376    2.083910   library hold time
                                              2.083910   data required time
---------------------------------------------------------------------------------------------
                                              2.083910   data required time
                                             -2.977133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893223   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.825941    0.327874    2.975220 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.975220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.495428    2.081765   library hold time
                                              2.081765   data required time
---------------------------------------------------------------------------------------------
                                              2.081765   data required time
                                             -2.975220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893454   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.730274    0.176202    2.992119 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.992119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.512040    2.098377   library hold time
                                              2.098377   data required time
---------------------------------------------------------------------------------------------
                                              2.098377   data required time
                                             -2.992119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893742   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.731359    0.177452    2.993370 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.993370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.511948    2.098285   library hold time
                                              2.098285   data required time
---------------------------------------------------------------------------------------------
                                              2.098285   data required time
                                             -2.993370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895085   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.859007    0.357943    2.973334 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.973334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.491772    2.078109   library hold time
                                              2.078109   data required time
---------------------------------------------------------------------------------------------
                                              2.078109   data required time
                                             -2.973334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895224   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.731554    0.177676    2.993593 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.993593   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.511932    2.098269   library hold time
                                              2.098269   data required time
---------------------------------------------------------------------------------------------
                                              2.098269   data required time
                                             -2.993593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895324   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.821058    0.324163    2.971509 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.971509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.499527    2.073062   library hold time
                                              2.073062   data required time
---------------------------------------------------------------------------------------------
                                              2.073062   data required time
                                             -2.971509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898447   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.747962    0.245323    2.999624 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.999624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.503623    2.100733   library hold time
                                              2.100733   data required time
---------------------------------------------------------------------------------------------
                                              2.100733   data required time
                                             -2.999624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898891   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.750641    0.232978    2.989053 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.989053   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.503754    2.090092   library hold time
                                              2.090092   data required time
---------------------------------------------------------------------------------------------
                                              2.090092   data required time
                                             -2.989053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898962   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002224    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000117    0.000059    1.000059 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007734    0.153918    1.160681    2.160740 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153918    0.000610    2.161350 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.522617    0.454041    2.615391 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.876496    0.370556    2.985947 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.985947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.489411    2.086521   library hold time
                                              2.086521   data required time
---------------------------------------------------------------------------------------------
                                              2.086521   data required time
                                             -2.985947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899426   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002701    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000144    0.000072    1.000072 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007343    0.150357    1.156267    2.156339 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.150357    0.000558    2.156898 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.537065    0.490448    2.647346 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.815727    0.320097    2.967442 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.967442   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.500297    2.067809   library hold time
                                              2.067809   data required time
---------------------------------------------------------------------------------------------
                                              2.067809   data required time
                                             -2.967442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899634   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.752552    0.198132    3.001065 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              3.001065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.510160    2.096497   library hold time
                                              2.096497   data required time
---------------------------------------------------------------------------------------------
                                              2.096497   data required time
                                             -3.001065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904568   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.745297    0.242965    2.997267 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.997267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.504345    2.090683   library hold time
                                              2.090683   data required time
---------------------------------------------------------------------------------------------
                                              2.090683   data required time
                                             -2.997267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.906584   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000131    0.000066    1.000066 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.149588    1.155289    2.155355 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149588    0.000553    2.155908 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.601061    0.600167    2.756075 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.743746    0.226569    2.982644 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.982644   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.508258    2.075769   library hold time
                                              2.075769   data required time
---------------------------------------------------------------------------------------------
                                              2.075769   data required time
                                             -2.982644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.906875   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.755225    0.200987    3.003921 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              3.003921   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509934    2.096272   library hold time
                                              2.096272   data required time
---------------------------------------------------------------------------------------------
                                              2.096272   data required time
                                             -3.003921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.907649   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.757910    0.203835    3.006768 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              3.006768   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509708    2.096045   library hold time
                                              2.096045   data required time
---------------------------------------------------------------------------------------------
                                              2.096045   data required time
                                             -3.006768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.758720    0.204690    3.007624 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              3.007624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509640    2.095977   library hold time
                                              2.095977   data required time
---------------------------------------------------------------------------------------------
                                              2.095977   data required time
                                             -3.007624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.759327    0.205330    3.008264 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              3.008264   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509588    2.095926   library hold time
                                              2.095926   data required time
---------------------------------------------------------------------------------------------
                                              2.095926   data required time
                                             -3.008264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912338   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.759731    0.205755    3.008688 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              3.008688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509554    2.095891   library hold time
                                              2.095891   data required time
---------------------------------------------------------------------------------------------
                                              2.095891   data required time
                                             -3.008688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912797   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.759990    0.206001    3.008934 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              3.008934   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.509533    2.095870   library hold time
                                              2.095870   data required time
---------------------------------------------------------------------------------------------
                                              2.095870   data required time
                                             -3.008934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.913065   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003132    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000167    0.000083    1.000083 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007864    0.155101    1.162187    2.162270 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.155101    0.000596    2.162867 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.578393    0.591434    2.754301 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.738594    0.236995    2.991296 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.991296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.508828    2.076339   library hold time
                                              2.076339   data required time
---------------------------------------------------------------------------------------------
                                              2.076339   data required time
                                             -2.991296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914957   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.871655    0.351065    3.006911 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              3.006911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.489946    2.087056   library hold time
                                              2.087056   data required time
---------------------------------------------------------------------------------------------
                                              2.087056   data required time
                                             -3.006911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919855   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.868253    0.348510    3.004355 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              3.004355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.490750    2.077087   library hold time
                                              2.077087   data required time
---------------------------------------------------------------------------------------------
                                              2.077087   data required time
                                             -3.004355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927268   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.857805    0.340622    2.996468 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.996468   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.495643    2.063155   library hold time
                                              2.063155   data required time
---------------------------------------------------------------------------------------------
                                              2.063155   data required time
                                             -2.996468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.933313   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002728    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000143    0.000071    1.000071 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007776    0.154286    1.161182    2.161253 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.154286    0.000587    2.161841 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.557488    0.494005    2.655845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.865386    0.346351    3.002196 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              3.002196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.494625    2.068160   library hold time
                                              2.068160   data required time
---------------------------------------------------------------------------------------------
                                              2.068160   data required time
                                             -3.002196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.934036   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007100    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000397    0.000199    1.000198 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.177185    0.223619    0.320540    1.320739 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.229332    0.028437    1.349176 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.252283    1.149878    0.892298    2.241474 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.168403    0.117327    2.358801 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.222795    0.448968    0.630496    2.989297 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.449546    0.014333    3.003630 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              3.003630   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.492398    2.059910   library hold time
                                              2.059910   data required time
---------------------------------------------------------------------------------------------
                                              2.059910   data required time
                                             -3.003630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943720   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.624408    0.066797    2.879087 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.879087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320633    1.901293   library hold time
                                              1.901293   data required time
---------------------------------------------------------------------------------------------
                                              1.901293   data required time
                                             -2.879087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977794   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.648220    0.067290    2.890790 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.890790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320619    1.901279   library hold time
                                              1.901279   data required time
---------------------------------------------------------------------------------------------
                                              1.901279   data required time
                                             -2.890790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989511   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.623615    0.064566    2.876856 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.876856   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321217    1.885503   library hold time
                                              1.885503   data required time
---------------------------------------------------------------------------------------------
                                              1.885503   data required time
                                             -2.876856   data arrival time
---------------------------------------------------------------------------------------------
                                              0.991354   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.640683    0.101532    2.913822 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.913822   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319970    1.917079   library hold time
                                              1.917079   data required time
---------------------------------------------------------------------------------------------
                                              1.917079   data required time
                                             -2.913822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.996743   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.638973    0.098486    2.910776 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.910776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320406    1.906744   library hold time
                                              1.906744   data required time
---------------------------------------------------------------------------------------------
                                              1.906744   data required time
                                             -2.910776   data arrival time
---------------------------------------------------------------------------------------------
                                              1.004033   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.716885    0.091805    2.908308 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.908308   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320578    1.901237   library hold time
                                              1.901237   data required time
---------------------------------------------------------------------------------------------
                                              1.901237   data required time
                                             -2.908308   data arrival time
---------------------------------------------------------------------------------------------
                                              1.007070   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.778149    0.232514    2.912540 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.912540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320541    1.901201   library hold time
                                              1.901201   data required time
---------------------------------------------------------------------------------------------
                                              1.901201   data required time
                                             -2.912540   data arrival time
---------------------------------------------------------------------------------------------
                                              1.011339   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.667221    0.107686    2.931186 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.931186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319954    1.917064   library hold time
                                              1.917064   data required time
---------------------------------------------------------------------------------------------
                                              1.917064   data required time
                                             -2.931186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.014123   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.651657    0.076391    2.899891 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.899891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321200    1.885486   library hold time
                                              1.885486   data required time
---------------------------------------------------------------------------------------------
                                              1.885486   data required time
                                             -2.899891   data arrival time
---------------------------------------------------------------------------------------------
                                              1.014405   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.765043    0.220534    2.900559 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.900559   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321132    1.885418   library hold time
                                              1.885418   data required time
---------------------------------------------------------------------------------------------
                                              1.885418   data required time
                                             -2.900559   data arrival time
---------------------------------------------------------------------------------------------
                                              1.015142   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.713523    0.084453    2.900956 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.900956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321163    1.885449   library hold time
                                              1.885449   data required time
---------------------------------------------------------------------------------------------
                                              1.885449   data required time
                                             -2.900956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.015507   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.665680    0.105022    2.928522 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.928522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320390    1.906728   library hold time
                                              1.906728   data required time
---------------------------------------------------------------------------------------------
                                              1.906728   data required time
                                             -2.928522   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021795   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.644507    0.108038    2.920328 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.920328   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.324031    1.897565   library hold time
                                              1.897565   data required time
---------------------------------------------------------------------------------------------
                                              1.897565   data required time
                                             -2.920328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.022763   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.642587    0.104822    2.917113 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.917113   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324216    1.891727   library hold time
                                              1.891727   data required time
---------------------------------------------------------------------------------------------
                                              1.891727   data required time
                                             -2.917113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025385   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.709513    0.077412    2.932848 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.932848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320582    1.901242   library hold time
                                              1.901242   data required time
---------------------------------------------------------------------------------------------
                                              1.901242   data required time
                                             -2.932848   data arrival time
---------------------------------------------------------------------------------------------
                                              1.031606   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.707536    0.091966    2.949213 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.949213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319930    1.917040   library hold time
                                              1.917040   data required time
---------------------------------------------------------------------------------------------
                                              1.917040   data required time
                                             -2.949213   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032174   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.685071    0.082222    2.935705 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.935705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320597    1.901257   library hold time
                                              1.901257   data required time
---------------------------------------------------------------------------------------------
                                              1.901257   data required time
                                             -2.935705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.034449   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.628543    0.077253    2.889544 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.889544   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.325045    1.854179   library hold time
                                              1.854179   data required time
---------------------------------------------------------------------------------------------
                                              1.854179   data required time
                                             -2.889544   data arrival time
---------------------------------------------------------------------------------------------
                                              1.035365   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.713486    0.078445    2.938155 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.938155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320580    1.901239   library hold time
                                              1.901239   data required time
---------------------------------------------------------------------------------------------
                                              1.901239   data required time
                                             -2.938155   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036915   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.702933    0.081305    2.938552 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.938552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320586    1.901246   library hold time
                                              1.901246   data required time
---------------------------------------------------------------------------------------------
                                              1.901246   data required time
                                             -2.938552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037307   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002956    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000168    0.000084    1.000084 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156548 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150504    0.000559    2.157106 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.613373    0.655184    2.812290 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.627382    0.074483    2.886774 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.886774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325060    1.848711   library hold time
                                              1.848711   data required time
---------------------------------------------------------------------------------------------
                                              1.848711   data required time
                                             -2.886774   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038063   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.706177    0.088968    2.946215 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.946215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320366    1.906703   library hold time
                                              1.906703   data required time
---------------------------------------------------------------------------------------------
                                              1.906703   data required time
                                             -2.946215   data arrival time
---------------------------------------------------------------------------------------------
                                              1.039512   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.696444    0.105903    2.959386 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.959386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319936    1.917046   library hold time
                                              1.917046   data required time
---------------------------------------------------------------------------------------------
                                              1.917046   data required time
                                             -2.959386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042340   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.682158    0.074837    2.928321 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.928321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321182    1.885468   library hold time
                                              1.885468   data required time
---------------------------------------------------------------------------------------------
                                              1.885468   data required time
                                             -2.928321   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042853   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.672970    0.117101    2.940601 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.940601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.324014    1.897548   library hold time
                                              1.897548   data required time
---------------------------------------------------------------------------------------------
                                              1.897548   data required time
                                             -2.940601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043052   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.678589    0.078259    2.946841 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.946841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.321065    1.901725   library hold time
                                              1.901725   data required time
---------------------------------------------------------------------------------------------
                                              1.901725   data required time
                                             -2.946841   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045116   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.670686    0.113451    2.936952 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.936952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324199    1.891711   library hold time
                                              1.891711   data required time
---------------------------------------------------------------------------------------------
                                              1.891711   data required time
                                             -2.936952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045241   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.713545    0.084504    2.901006 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.901006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324994    1.854128   library hold time
                                              1.854128   data required time
---------------------------------------------------------------------------------------------
                                              1.854128   data required time
                                             -2.901006   data arrival time
---------------------------------------------------------------------------------------------
                                              1.046878   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.700764    0.075673    2.932920 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.932920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321171    1.885456   library hold time
                                              1.885456   data required time
---------------------------------------------------------------------------------------------
                                              1.885456   data required time
                                             -2.932920   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047464   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.711572    0.079772    2.896274 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.896274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325009    1.848660   library hold time
                                              1.848660   data required time
---------------------------------------------------------------------------------------------
                                              1.848660   data required time
                                             -2.896274   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047614   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.694327    0.101931    2.955415 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.955415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320373    1.906710   library hold time
                                              1.906710   data required time
---------------------------------------------------------------------------------------------
                                              1.906710   data required time
                                             -2.955415   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048705   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.768815    0.224020    2.904046 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.904046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324960    1.854095   library hold time
                                              1.854095   data required time
---------------------------------------------------------------------------------------------
                                              1.854095   data required time
                                             -2.904046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049951   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.763866    0.219437    2.899462 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.899462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.324978    1.848629   library hold time
                                              1.848629   data required time
---------------------------------------------------------------------------------------------
                                              1.848629   data required time
                                             -2.899462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050834   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.711193    0.081789    2.937225 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.937225   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321164    1.885450   library hold time
                                              1.885450   data required time
---------------------------------------------------------------------------------------------
                                              1.885450   data required time
                                             -2.937225   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051775   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.713989    0.079772    2.939482 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.939482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321163    1.885449   library hold time
                                              1.885449   data required time
---------------------------------------------------------------------------------------------
                                              1.885449   data required time
                                             -2.939482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054034   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.729437    0.118577    2.974012 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.974012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319917    1.917026   library hold time
                                              1.917026   data required time
---------------------------------------------------------------------------------------------
                                              1.917026   data required time
                                             -2.974012   data arrival time
---------------------------------------------------------------------------------------------
                                              1.056986   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.730993    0.115330    2.975040 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.975040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319916    1.917025   library hold time
                                              1.917025   data required time
---------------------------------------------------------------------------------------------
                                              1.917025   data required time
                                             -2.975040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058015   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.658537    0.091640    2.915141 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.915141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.325027    1.854161   library hold time
                                              1.854161   data required time
---------------------------------------------------------------------------------------------
                                              1.854161   data required time
                                             -2.915141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060980   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002998    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000175    0.000087    1.000087 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007452    0.151340    1.157518    2.157605 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.151340    0.000564    2.158169 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.637567    0.665331    2.823500 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.656285    0.086973    2.910473 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.910473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325043    1.848693   library hold time
                                              1.848693   data required time
---------------------------------------------------------------------------------------------
                                              1.848693   data required time
                                             -2.910473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061780   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.726982    0.114350    2.969786 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.969786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320354    1.906691   library hold time
                                              1.906691   data required time
---------------------------------------------------------------------------------------------
                                              1.906691   data required time
                                             -2.969786   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063095   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.728604    0.111064    2.970774 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.970774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320353    1.906690   library hold time
                                              1.906690   data required time
---------------------------------------------------------------------------------------------
                                              1.906690   data required time
                                             -2.970774   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064084   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.735517    0.093344    2.968588 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.968588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320566    1.901226   library hold time
                                              1.901226   data required time
---------------------------------------------------------------------------------------------
                                              1.901226   data required time
                                             -2.968588   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067362   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.748098    0.103501    2.986155 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.986155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319905    1.917015   library hold time
                                              1.917015   data required time
---------------------------------------------------------------------------------------------
                                              1.917015   data required time
                                             -2.986155   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069140   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.701007    0.113991    2.967475 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.967475   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323997    1.897532   library hold time
                                              1.897532   data required time
---------------------------------------------------------------------------------------------
                                              1.897532   data required time
                                             -2.967475   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069943   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.701119    0.119369    2.987952 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.987952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.320456    1.917566   library hold time
                                              1.917566   data required time
---------------------------------------------------------------------------------------------
                                              1.917566   data required time
                                             -2.987952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070386   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.698806    0.110163    2.963647 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.963647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324182    1.891694   library hold time
                                              1.891694   data required time
---------------------------------------------------------------------------------------------
                                              1.891694   data required time
                                             -2.963647   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071953   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.745964    0.114377    2.989621 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.989621   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319907    1.917016   library hold time
                                              1.917016   data required time
---------------------------------------------------------------------------------------------
                                              1.917016   data required time
                                             -2.989621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.072605   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.742572    0.091386    2.974040 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.974040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.320562    1.901222   library hold time
                                              1.901222   data required time
---------------------------------------------------------------------------------------------
                                              1.901222   data required time
                                             -2.974040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.072818   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000148    0.000074    1.000074 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.069685    0.336520    0.401670    1.401744 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.338622    0.021580    1.423324 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.033279    0.189808    0.657285    2.080609 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.189874    0.003360    2.083969 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.251885    0.645053    0.520804    2.604773 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.659301    0.076842    2.681614 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.234760    0.263969    0.395401    3.077015 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.283681    0.056035    3.133050 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              3.133050   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.495030    2.059316   library hold time
                                              2.059316   data required time
---------------------------------------------------------------------------------------------
                                              2.059316   data required time
                                             -3.133050   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073734   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.732085    0.085214    2.960459 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.960459   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321152    1.885438   library hold time
                                              1.885438   data required time
---------------------------------------------------------------------------------------------
                                              1.885438   data required time
                                             -2.960459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075021   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.743418    0.109638    2.984882 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.984882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320344    1.906681   library hold time
                                              1.906681   data required time
---------------------------------------------------------------------------------------------
                                              1.906681   data required time
                                             -2.984882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078201   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.747806    0.102899    2.985553 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.985553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320341    1.906678   library hold time
                                              1.906678   data required time
---------------------------------------------------------------------------------------------
                                              1.906678   data required time
                                             -2.985553   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078875   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.738927    0.082330    2.964985 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.964985   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321148    1.885433   library hold time
                                              1.885433   data required time
---------------------------------------------------------------------------------------------
                                              1.885433   data required time
                                             -2.964985   data arrival time
---------------------------------------------------------------------------------------------
                                              1.079551   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.685348    0.082885    2.936369 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.936369   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.325011    1.854145   library hold time
                                              1.854145   data required time
---------------------------------------------------------------------------------------------
                                              1.854145   data required time
                                             -2.936369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082224   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000138    0.000069    1.000069 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007752    0.154086    1.160894    2.160963 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.154086    0.000607    2.161570 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.669385    0.691913    2.853483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.683374    0.078015    2.931499 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.931499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325026    1.848677   library hold time
                                              1.848677   data required time
---------------------------------------------------------------------------------------------
                                              1.848677   data required time
                                             -2.931499   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082822   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.735905    0.129056    2.984492 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.984492   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323976    1.897511   library hold time
                                              1.897511   data required time
---------------------------------------------------------------------------------------------
                                              1.897511   data required time
                                             -2.984492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086981   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.736858    0.125193    2.984903 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.984903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323976    1.897510   library hold time
                                              1.897510   data required time
---------------------------------------------------------------------------------------------
                                              1.897510   data required time
                                             -2.984903   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087393   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.733050    0.124537    2.979972 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.979972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324161    1.891673   library hold time
                                              1.891673   data required time
---------------------------------------------------------------------------------------------
                                              1.891673   data required time
                                             -2.979972   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088299   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.734281    0.120958    2.980668 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.980668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324161    1.891672   library hold time
                                              1.891672   data required time
---------------------------------------------------------------------------------------------
                                              1.891672   data required time
                                             -2.980668   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088996   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.749187    0.105716    2.988370 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.988370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323968    1.897503   library hold time
                                              1.897503   data required time
---------------------------------------------------------------------------------------------
                                              1.897503   data required time
                                             -2.988370   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090868   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.747217    0.101672    2.984326 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.984326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324153    1.891665   library hold time
                                              1.891665   data required time
---------------------------------------------------------------------------------------------
                                              1.891665   data required time
                                             -2.984326   data arrival time
---------------------------------------------------------------------------------------------
                                              1.092661   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.705201    0.086744    2.943991 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.943991   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325013    1.848664   library hold time
                                              1.848664   data required time
---------------------------------------------------------------------------------------------
                                              1.848664   data required time
                                             -2.943991   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095327   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.717547    0.096341    2.951777 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.951777   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324991    1.854125   library hold time
                                              1.854125   data required time
---------------------------------------------------------------------------------------------
                                              1.854125   data required time
                                             -2.951777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097651   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.709187    0.095467    2.952714 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.952714   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324996    1.854130   library hold time
                                              1.854130   data required time
---------------------------------------------------------------------------------------------
                                              1.854130   data required time
                                             -2.952714   data arrival time
---------------------------------------------------------------------------------------------
                                              1.098584   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002931    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000167    0.000084    1.000084 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150504    0.000559    2.157105 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696485    0.698331    2.855436 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.715459    0.091843    2.947279 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.947279   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325007    1.848658   library hold time
                                              1.848658   data required time
---------------------------------------------------------------------------------------------
                                              1.848658   data required time
                                             -2.947279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.098621   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.750208    0.121865    2.997109 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.997109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323968    1.897502   library hold time
                                              1.897502   data required time
---------------------------------------------------------------------------------------------
                                              1.897502   data required time
                                             -2.997109   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099607   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.747585    0.117292    2.992537 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.992537   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324153    1.891664   library hold time
                                              1.891664   data required time
---------------------------------------------------------------------------------------------
                                              1.891664   data required time
                                             -2.992537   data arrival time
---------------------------------------------------------------------------------------------
                                              1.100872   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.721417    0.097057    2.956767 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.956767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324989    1.854123   library hold time
                                              1.854123   data required time
---------------------------------------------------------------------------------------------
                                              1.854123   data required time
                                             -2.956767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102644   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003013    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000170    0.000085    1.000085 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007364    0.150551    1.156523    2.156608 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150551    0.000559    2.157167 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.700131    0.702543    2.859710 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.719242    0.092368    2.952078 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.952078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325005    1.848655   library hold time
                                              1.848655   data required time
---------------------------------------------------------------------------------------------
                                              1.848655   data required time
                                             -2.952078   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103423   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.730074    0.080015    2.955259 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.955259   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.324998    1.848649   library hold time
                                              1.848649   data required time
---------------------------------------------------------------------------------------------
                                              1.848649   data required time
                                             -2.955259   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106610   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003001    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000169    0.000084    1.000085 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.150568    1.156542    2.156626 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150568    0.000560    2.157187 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716442    0.718058    2.875244 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.732441    0.086098    2.961342 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.961342   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324982    1.854116   library hold time
                                              1.854116   data required time
---------------------------------------------------------------------------------------------
                                              1.854116   data required time
                                             -2.961342   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107226   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.741627    0.089134    2.971789 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.971789   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.324977    1.854111   library hold time
                                              1.854111   data required time
---------------------------------------------------------------------------------------------
                                              1.854111   data required time
                                             -2.971789   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117678   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001878    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000096    0.000048    1.000048 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007162    0.148679    1.154310    2.154358 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148679    0.000335    2.154692 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.724542    0.727962    2.882654 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.739698    0.084338    2.966992 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.966992   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.324993    1.848643   library hold time
                                              1.848643   data required time
---------------------------------------------------------------------------------------------
                                              1.848643   data required time
                                             -2.966992   data arrival time
---------------------------------------------------------------------------------------------
                                              1.118349   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.280206    0.022889    1.410789 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.186366    0.420594    0.631580    2.042369 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.438029    0.067284    2.109653 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.239873    0.619424    0.604050    2.713703 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.625635    0.051496    2.765199 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.233197    0.257151    0.385813    3.151012 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.274840    0.052271    3.203284 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              3.203284   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.495731    2.082068   library hold time
                                              2.082068   data required time
---------------------------------------------------------------------------------------------
                                              2.082068   data required time
                                             -3.203284   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121216   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.755284    0.165866    3.023114 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              3.023114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323965    1.897499   library hold time
                                              1.897499   data required time
---------------------------------------------------------------------------------------------
                                              1.897499   data required time
                                             -3.023114   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125615   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002337    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000123    0.000061    1.000061 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007777    0.154314    1.161165    2.161227 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.154314    0.000616    2.161843 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.688235    0.695404    2.857247 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.751964    0.161662    3.018909 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              3.018909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324150    1.891662   library hold time
                                              1.891662   data required time
---------------------------------------------------------------------------------------------
                                              1.891662   data required time
                                             -3.018909   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127247   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.835293    0.236962    3.053464 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              3.053464   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319853    1.916963   library hold time
                                              1.916963   data required time
---------------------------------------------------------------------------------------------
                                              1.916963   data required time
                                             -3.053464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136502   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.950374    0.374287    3.054313 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              3.054313   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.319784    1.916894   library hold time
                                              1.916894   data required time
---------------------------------------------------------------------------------------------
                                              1.916894   data required time
                                             -3.054313   data arrival time
---------------------------------------------------------------------------------------------
                                              1.137419   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.830487    0.232209    3.048711 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              3.048711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320291    1.906629   library hold time
                                              1.906629   data required time
---------------------------------------------------------------------------------------------
                                              1.906629   data required time
                                             -3.048711   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142083   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.945894    0.370848    3.050874 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              3.050874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.320222    1.906559   library hold time
                                              1.906559   data required time
---------------------------------------------------------------------------------------------
                                              1.906559   data required time
                                             -3.050874   data arrival time
---------------------------------------------------------------------------------------------
                                              1.144314   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.744250    0.174553    3.043135 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              3.043135   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.321780    1.886065   library hold time
                                              1.886065   data required time
---------------------------------------------------------------------------------------------
                                              1.886065   data required time
                                             -3.043135   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157070   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.765663    0.198455    3.067038 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              3.067038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.321021    1.907358   library hold time
                                              1.907358   data required time
---------------------------------------------------------------------------------------------
                                              1.907358   data required time
                                             -3.067038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159679   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.843719    0.245197    3.061699 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              3.061699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323912    1.897446   library hold time
                                              1.897446   data required time
---------------------------------------------------------------------------------------------
                                              1.897446   data required time
                                             -3.061699   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164253   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.960476    0.382008    3.062034 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              3.062034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.323842    1.897376   library hold time
                                              1.897376   data required time
---------------------------------------------------------------------------------------------
                                              1.897376   data required time
                                             -3.062034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164658   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002918    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000167    0.000083    1.000083 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156546 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150504    0.000559    2.157105 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.698286    0.659398    2.816503 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.838975    0.240576    3.057078 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              3.057078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324098    1.891610   library hold time
                                              1.891610   data required time
---------------------------------------------------------------------------------------------
                                              1.891610   data required time
                                             -3.057078   data arrival time
---------------------------------------------------------------------------------------------
                                              1.165469   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000128    0.000064    1.000064 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007299    0.149969    1.155770    2.155834 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149969    0.000556    2.156390 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.627432    0.523636    2.680026 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.956098    0.378668    3.058694 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              3.058694   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324028    1.891539   library hold time
                                              1.891539   data required time
---------------------------------------------------------------------------------------------
                                              1.891539   data required time
                                             -3.058694   data arrival time
---------------------------------------------------------------------------------------------
                                              1.167155   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.775631    0.209074    3.077657 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              3.077657   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.324669    1.898203   library hold time
                                              1.898203   data required time
---------------------------------------------------------------------------------------------
                                              1.898203   data required time
                                             -3.077657   data arrival time
---------------------------------------------------------------------------------------------
                                              1.179453   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.772480    0.205748    3.074330 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              3.074330   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.324846    1.892358   library hold time
                                              1.892358   data required time
---------------------------------------------------------------------------------------------
                                              1.892358   data required time
                                             -3.074330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.181972   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.759298    0.191518    3.060101 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              3.060101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.325640    1.854774   library hold time
                                              1.854774   data required time
---------------------------------------------------------------------------------------------
                                              1.854774   data required time
                                             -3.060101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205326   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002264    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000116    0.000058    1.000058 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.100183    1.084444    2.084502 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100183    0.000099    2.084601 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040748    0.159369    0.354140    2.438741 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.159454    0.003402    2.442143 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.691018    0.665312    0.426440    2.868583 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.755192    0.186971    3.055553 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              3.055553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.325647    1.849297   library hold time
                                              1.849297   data required time
---------------------------------------------------------------------------------------------
                                              1.849297   data required time
                                             -3.055553   data arrival time
---------------------------------------------------------------------------------------------
                                              1.206256   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007701    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000432    0.000216    1.000216 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.179398    0.448870    0.406922    1.407138 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.451677    0.028865    1.436003 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.289659    1.318013    1.184800    2.620803 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      1.327112    0.090931    2.711734 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.354165    0.432938    0.582793    3.294527 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.475285    0.104896    3.399423 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.399423   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.496111    2.093221   library hold time
                                              2.093221   data required time
---------------------------------------------------------------------------------------------
                                              2.093221   data required time
                                             -3.399423   data arrival time
---------------------------------------------------------------------------------------------
                                              1.306202   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007701    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000432    0.000216    1.000216 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.179398    0.448870    0.406922    1.407138 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.449996    0.018625    1.425763 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.311482    1.409406    1.285031    2.710794 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      1.415841    0.078764    2.789559 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.286047    0.401217    0.572272    3.361830 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.426982    0.079991    3.441821 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              3.441821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.062747    0.158331    1.330660 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.580660   clock uncertainty
                                  0.000000    1.580660   clock reconvergence pessimism
                                  0.495540    2.076200   library hold time
                                              2.076200   data required time
---------------------------------------------------------------------------------------------
                                              2.076200   data required time
                                             -3.441821   data arrival time
---------------------------------------------------------------------------------------------
                                              1.365621   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589737    0.069279    3.458609 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.458609   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524685    2.088970   library hold time
                                              2.088970   data required time
---------------------------------------------------------------------------------------------
                                              2.088970   data required time
                                             -3.458609   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369639   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.591942    0.074364    3.463694 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.463694   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524499    2.088784   library hold time
                                              2.088784   data required time
---------------------------------------------------------------------------------------------
                                              2.088784   data required time
                                             -3.463694   data arrival time
---------------------------------------------------------------------------------------------
                                              1.374909   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.594535    0.079833    3.469163 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.469163   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.524280    2.088565   library hold time
                                              2.088565   data required time
---------------------------------------------------------------------------------------------
                                              2.088565   data required time
                                             -3.469163   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380598   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.598756    0.105987    3.484715 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.484715   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523924    2.088209   library hold time
                                              2.088209   data required time
---------------------------------------------------------------------------------------------
                                              2.088209   data required time
                                             -3.484715   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396505   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.599395    0.106897    3.485624 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.485624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523870    2.088156   library hold time
                                              2.088156   data required time
---------------------------------------------------------------------------------------------
                                              2.088156   data required time
                                             -3.485624   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397469   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600453    0.108392    3.487119 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.487119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.523780    2.088066   library hold time
                                              2.088066   data required time
---------------------------------------------------------------------------------------------
                                              2.088066   data required time
                                             -3.487119   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399053   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002787    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000148    0.000074    1.000074 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.069685    0.336520    0.401670    1.401744 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.338450    0.020712    1.422455 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.016647    0.280128    0.423844    1.846300 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.280233    0.001535    1.847835 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.230673    1.072608    0.959661    2.807496 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      1.075562    0.047624    2.855120 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.269966    0.330297    0.466035    3.321155 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.401422    0.120754    3.441909 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.441909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.491242    2.014892   library hold time
                                              2.014892   data required time
---------------------------------------------------------------------------------------------
                                              2.014892   data required time
                                             -3.441909   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427016   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007100    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000397    0.000199    1.000198 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.177185    0.223619    0.320540    1.320739 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.227693    0.024209    1.344948 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.039698    0.121280    0.460348    1.805295 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.122395    0.008614    1.813909 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070319    0.663858    1.675866    3.489776 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.664047    0.010630    3.500405 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.500405   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.492559    2.066093   library hold time
                                              2.066093   data required time
---------------------------------------------------------------------------------------------
                                              2.066093   data required time
                                             -3.500405   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434312   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.622827    0.137534    3.516261 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.516261   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525663    2.049314   library hold time
                                              2.049314   data required time
---------------------------------------------------------------------------------------------
                                              2.049314   data required time
                                             -3.516261   data arrival time
---------------------------------------------------------------------------------------------
                                              1.466947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.625574    0.140857    3.519584 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.519584   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525431    2.049082   library hold time
                                              2.049082   data required time
---------------------------------------------------------------------------------------------
                                              2.049082   data required time
                                             -3.519584   data arrival time
---------------------------------------------------------------------------------------------
                                              1.470503   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.629190    0.131806    3.521136 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.521136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525126    2.048777   library hold time
                                              2.048777   data required time
---------------------------------------------------------------------------------------------
                                              2.048777   data required time
                                             -3.521136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.472359   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.629857    0.132645    3.521974 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.521974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525070    2.048721   library hold time
                                              2.048721   data required time
---------------------------------------------------------------------------------------------
                                              2.048721   data required time
                                             -3.521974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473254   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.632503    0.149049    3.527777 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.527777   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524834    2.053969   library hold time
                                              2.053969   data required time
---------------------------------------------------------------------------------------------
                                              2.053969   data required time
                                             -3.527777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473808   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.630435    0.133368    3.522697 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.522697   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525021    2.048672   library hold time
                                              2.048672   data required time
---------------------------------------------------------------------------------------------
                                              2.048672   data required time
                                             -3.522697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474026   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.630456    0.133394    3.522723 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.522723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525019    2.048670   library hold time
                                              2.048670   data required time
---------------------------------------------------------------------------------------------
                                              2.048670   data required time
                                             -3.522723   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474054   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.630785    0.133805    3.523135 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.523135   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524992    2.048642   library hold time
                                              2.048642   data required time
---------------------------------------------------------------------------------------------
                                              2.048642   data required time
                                             -3.523135   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474493   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.628801    0.144704    3.523432 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.523432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525159    2.048810   library hold time
                                              2.048810   data required time
---------------------------------------------------------------------------------------------
                                              2.048810   data required time
                                             -3.523432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474622   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.630972    0.134039    3.523369 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.523369   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524976    2.048626   library hold time
                                              2.048626   data required time
---------------------------------------------------------------------------------------------
                                              2.048626   data required time
                                             -3.523369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474742   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.633731    0.150475    3.529202 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.529202   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524731    2.053865   library hold time
                                              2.053865   data required time
---------------------------------------------------------------------------------------------
                                              2.053865   data required time
                                             -3.529202   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475338   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.631469    0.134657    3.523987 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.523987   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524934    2.048584   library hold time
                                              2.048584   data required time
---------------------------------------------------------------------------------------------
                                              2.048584   data required time
                                             -3.523987   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475402   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.631659    0.134893    3.524223 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.524223   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524918    2.048568   library hold time
                                              2.048568   data required time
---------------------------------------------------------------------------------------------
                                              2.048568   data required time
                                             -3.524223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475654   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.629675    0.145737    3.524464 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.524464   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525085    2.048736   library hold time
                                              2.048736   data required time
---------------------------------------------------------------------------------------------
                                              2.048736   data required time
                                             -3.524464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475728   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.630520    0.146731    3.525458 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.525458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.525014    2.048665   library hold time
                                              2.048665   data required time
---------------------------------------------------------------------------------------------
                                              2.048665   data required time
                                             -3.525458   data arrival time
---------------------------------------------------------------------------------------------
                                              1.476793   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.634957    0.151890    3.530617 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.530617   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524627    2.053761   library hold time
                                              2.053761   data required time
---------------------------------------------------------------------------------------------
                                              2.053761   data required time
                                             -3.530617   data arrival time
---------------------------------------------------------------------------------------------
                                              1.476856   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.631102    0.147413    3.526140 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.526140   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524965    2.048615   library hold time
                                              2.048615   data required time
---------------------------------------------------------------------------------------------
                                              2.048615   data required time
                                             -3.526140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.477525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.635960    0.153043    3.531770 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.531770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524543    2.053677   library hold time
                                              2.053677   data required time
---------------------------------------------------------------------------------------------
                                              2.053677   data required time
                                             -3.531770   data arrival time
---------------------------------------------------------------------------------------------
                                              1.478094   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.631886    0.148329    3.527056 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.527056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524899    2.048549   library hold time
                                              2.048549   data required time
---------------------------------------------------------------------------------------------
                                              2.048549   data required time
                                             -3.527056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.478507   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.636755    0.153953    3.532681 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.532681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524476    2.053610   library hold time
                                              2.053610   data required time
---------------------------------------------------------------------------------------------
                                              2.053610   data required time
                                             -3.532681   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479071   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.632525    0.149074    3.527802 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.527802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.524845    2.048495   library hold time
                                              2.048495   data required time
---------------------------------------------------------------------------------------------
                                              2.048495   data required time
                                             -3.527802   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479306   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.637341    0.154622    3.533350 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.533350   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524426    2.053560   library hold time
                                              2.053560   data required time
---------------------------------------------------------------------------------------------
                                              2.053560   data required time
                                             -3.533350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479789   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.637733    0.155069    3.533797 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.533797   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524393    2.053527   library hold time
                                              2.053527   data required time
---------------------------------------------------------------------------------------------
                                              2.053527   data required time
                                             -3.533797   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480269   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.637938    0.155303    3.534030 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.534030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.524376    2.053510   library hold time
                                              2.053510   data required time
---------------------------------------------------------------------------------------------
                                              2.053510   data required time
                                             -3.534030   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480520   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.643132    0.148756    3.538085 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.538085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523937    2.053071   library hold time
                                              2.053071   data required time
---------------------------------------------------------------------------------------------
                                              2.053071   data required time
                                             -3.538085   data arrival time
---------------------------------------------------------------------------------------------
                                              1.485014   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.643502    0.149191    3.538521 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.538521   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523906    2.053040   library hold time
                                              2.053040   data required time
---------------------------------------------------------------------------------------------
                                              2.053040   data required time
                                             -3.538521   data arrival time
---------------------------------------------------------------------------------------------
                                              1.485480   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.643643    0.149356    3.538686 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.538686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523894    2.053029   library hold time
                                              2.053029   data required time
---------------------------------------------------------------------------------------------
                                              2.053029   data required time
                                             -3.538686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.485657   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.643949    0.149716    3.539046 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.539046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523868    2.053003   library hold time
                                              2.053003   data required time
---------------------------------------------------------------------------------------------
                                              2.053003   data required time
                                             -3.539046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486043   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.644666    0.150555    3.539885 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.539885   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523808    2.052942   library hold time
                                              2.052942   data required time
---------------------------------------------------------------------------------------------
                                              2.052942   data required time
                                             -3.539885   data arrival time
---------------------------------------------------------------------------------------------
                                              1.486942   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.645289    0.151282    3.540612 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.540612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523755    2.052890   library hold time
                                              2.052890   data required time
---------------------------------------------------------------------------------------------
                                              2.052890   data required time
                                             -3.540612   data arrival time
---------------------------------------------------------------------------------------------
                                              1.487723   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.645713    0.151777    3.541107 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.541107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523720    2.052854   library hold time
                                              2.052854   data required time
---------------------------------------------------------------------------------------------
                                              2.052854   data required time
                                             -3.541107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.488253   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.645925    0.152024    3.541354 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.541354   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.523702    2.052836   library hold time
                                              2.052836   data required time
---------------------------------------------------------------------------------------------
                                              2.052836   data required time
                                             -3.541354   data arrival time
---------------------------------------------------------------------------------------------
                                              1.488518   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.475002    0.050486    3.765307 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              3.765307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.539204    2.062855   library hold time
                                              2.062855   data required time
---------------------------------------------------------------------------------------------
                                              2.062855   data required time
                                             -3.765307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702452   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.476031    0.053260    3.768081 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              3.768081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.539074    2.062725   library hold time
                                              2.062725   data required time
---------------------------------------------------------------------------------------------
                                              2.062725   data required time
                                             -3.768081   data arrival time
---------------------------------------------------------------------------------------------
                                              1.705357   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.477278    0.056421    3.771243 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              3.771243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538915    2.062566   library hold time
                                              2.062566   data required time
---------------------------------------------------------------------------------------------
                                              2.062566   data required time
                                             -3.771243   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708676   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.478720    0.051086    3.774369 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              3.774369   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538732    2.062383   library hold time
                                              2.062383   data required time
---------------------------------------------------------------------------------------------
                                              2.062383   data required time
                                             -3.774369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.711986   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.478807    0.060058    3.774880 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              3.774880   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538721    2.062372   library hold time
                                              2.062372   data required time
---------------------------------------------------------------------------------------------
                                              2.062372   data required time
                                             -3.774880   data arrival time
---------------------------------------------------------------------------------------------
                                              1.712508   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.479160    0.060864    3.775685 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              3.775685   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538676    2.062327   library hold time
                                              2.062327   data required time
---------------------------------------------------------------------------------------------
                                              2.062327   data required time
                                             -3.775685   data arrival time
---------------------------------------------------------------------------------------------
                                              1.713358   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.479476    0.061577    3.776398 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              3.776398   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538636    2.062287   library hold time
                                              2.062287   data required time
---------------------------------------------------------------------------------------------
                                              2.062287   data required time
                                             -3.776398   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714111   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.479686    0.062046    3.776868 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              3.776868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538610    2.062260   library hold time
                                              2.062260   data required time
---------------------------------------------------------------------------------------------
                                              2.062260   data required time
                                             -3.776868   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714608   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.482189    0.067378    3.782200 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              3.782200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538280    2.067414   library hold time
                                              2.067414   data required time
---------------------------------------------------------------------------------------------
                                              2.067414   data required time
                                             -3.782200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714786   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.482230    0.067461    3.782282 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              3.782282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538275    2.067409   library hold time
                                              2.067409   data required time
---------------------------------------------------------------------------------------------
                                              2.067409   data required time
                                             -3.782282   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714874   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.479804    0.062307    3.777128 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              3.777128   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538595    2.062245   library hold time
                                              2.062245   data required time
---------------------------------------------------------------------------------------------
                                              2.062245   data required time
                                             -3.777128   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714883   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.480092    0.054724    3.778007 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              3.778007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538558    2.062209   library hold time
                                              2.062209   data required time
---------------------------------------------------------------------------------------------
                                              2.062209   data required time
                                             -3.778007   data arrival time
---------------------------------------------------------------------------------------------
                                              1.715798   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.482812    0.068638    3.783460 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              3.783460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538201    2.067335   library hold time
                                              2.067335   data required time
---------------------------------------------------------------------------------------------
                                              2.067335   data required time
                                             -3.783460   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716125   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.482918    0.068851    3.783672 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              3.783672   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538187    2.067321   library hold time
                                              2.067321   data required time
---------------------------------------------------------------------------------------------
                                              2.067321   data required time
                                             -3.783672   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716351   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.483534    0.070073    3.784895 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              3.784895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538109    2.067243   library hold time
                                              2.067243   data required time
---------------------------------------------------------------------------------------------
                                              2.067243   data required time
                                             -3.784895   data arrival time
---------------------------------------------------------------------------------------------
                                              1.717652   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.483911    0.070810    3.785631 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              3.785631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538061    2.067195   library hold time
                                              2.067195   data required time
---------------------------------------------------------------------------------------------
                                              2.067195   data required time
                                             -3.785631   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718436   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.484172    0.071316    3.786138 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              3.786138   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538028    2.067162   library hold time
                                              2.067162   data required time
---------------------------------------------------------------------------------------------
                                              2.067162   data required time
                                             -3.786138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718976   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664920    0.080565    2.896483 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.466622    0.818339    3.714821 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.484291    0.071545    3.786367 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              3.786367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.538013    2.067147   library hold time
                                              2.067147   data required time
---------------------------------------------------------------------------------------------
                                              2.067147   data required time
                                             -3.786367   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719220   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.482479    0.060487    3.783770 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              3.783770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538255    2.061906   library hold time
                                              2.061906   data required time
---------------------------------------------------------------------------------------------
                                              2.061906   data required time
                                             -3.783770   data arrival time
---------------------------------------------------------------------------------------------
                                              1.721864   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.483169    0.062047    3.785330 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              3.785330   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538167    2.061818   library hold time
                                              2.061818   data required time
---------------------------------------------------------------------------------------------
                                              2.061818   data required time
                                             -3.785330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723512   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.483647    0.063101    3.786385 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              3.786385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538107    2.061757   library hold time
                                              2.061757   data required time
---------------------------------------------------------------------------------------------
                                              2.061757   data required time
                                             -3.786385   data arrival time
---------------------------------------------------------------------------------------------
                                              1.724627   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.483970    0.063804    3.787088 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              3.787088   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538066    2.061716   library hold time
                                              2.061716   data required time
---------------------------------------------------------------------------------------------
                                              2.061716   data required time
                                             -3.787088   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725371   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.484213    0.064328    3.787612 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              3.787612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538035    2.061685   library hold time
                                              2.061685   data required time
---------------------------------------------------------------------------------------------
                                              2.061685   data required time
                                             -3.787612   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725926   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.484324    0.064565    3.787849 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              3.787849   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.996285    0.081530    1.273651 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.523651   clock uncertainty
                                  0.000000    1.523651   clock reconvergence pessimism
                                  0.538021    2.061671   library hold time
                                              2.061671   data required time
---------------------------------------------------------------------------------------------
                                              2.061671   data required time
                                             -3.787849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.726177   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.488064    0.072108    3.795391 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              3.795391   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537534    2.066668   library hold time
                                              2.066668   data required time
---------------------------------------------------------------------------------------------
                                              2.066668   data required time
                                             -3.795391   data arrival time
---------------------------------------------------------------------------------------------
                                              1.728723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.488191    0.072350    3.795633 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              3.795633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537518    2.066652   library hold time
                                              2.066652   data required time
---------------------------------------------------------------------------------------------
                                              2.066652   data required time
                                             -3.795633   data arrival time
---------------------------------------------------------------------------------------------
                                              1.728982   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.488208    0.072383    3.795666 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              3.795666   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537515    2.066649   library hold time
                                              2.066649   data required time
---------------------------------------------------------------------------------------------
                                              2.066649   data required time
                                             -3.795666   data arrival time
---------------------------------------------------------------------------------------------
                                              1.729017   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.490116    0.075927    3.799210 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              3.799210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537273    2.066407   library hold time
                                              2.066407   data required time
---------------------------------------------------------------------------------------------
                                              2.066407   data required time
                                             -3.799210   data arrival time
---------------------------------------------------------------------------------------------
                                              1.732803   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.491639    0.078645    3.801929 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              3.801929   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537080    2.066214   library hold time
                                              2.066214   data required time
---------------------------------------------------------------------------------------------
                                              2.066214   data required time
                                             -3.801929   data arrival time
---------------------------------------------------------------------------------------------
                                              1.735715   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.492009    0.079290    3.802573 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              3.802573   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.537033    2.066167   library hold time
                                              2.066167   data required time
---------------------------------------------------------------------------------------------
                                              2.066167   data required time
                                             -3.802573   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736407   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.492284    0.079768    3.803052 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              3.803052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.536998    2.066132   library hold time
                                              2.066132   data required time
---------------------------------------------------------------------------------------------
                                              2.066132   data required time
                                             -3.803052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736920   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675704    0.099952    2.902885 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.470240    0.820398    3.723283 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.492395    0.079960    3.803243 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              3.803243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.997786    0.087014    1.279134 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529134   clock uncertainty
                                  0.000000    1.529134   clock reconvergence pessimism
                                  0.536984    2.066118   library hold time
                                              2.066118   data required time
---------------------------------------------------------------------------------------------
                                              2.066118   data required time
                                             -3.803243   data arrival time
---------------------------------------------------------------------------------------------
                                              1.737125   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.692861    0.033209    4.013924 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              4.013924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.515196    2.101534   library hold time
                                              2.101534   data required time
---------------------------------------------------------------------------------------------
                                              2.101534   data required time
                                             -4.013924   data arrival time
---------------------------------------------------------------------------------------------
                                              1.912390   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.695195    0.046633    4.027348 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              4.027348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514572    2.111681   library hold time
                                              2.111681   data required time
---------------------------------------------------------------------------------------------
                                              2.111681   data required time
                                             -4.027348   data arrival time
---------------------------------------------------------------------------------------------
                                              1.915666   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.695526    0.048190    4.028905 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              4.028905   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514544    2.111654   library hold time
                                              2.111654   data required time
---------------------------------------------------------------------------------------------
                                              2.111654   data required time
                                             -4.028905   data arrival time
---------------------------------------------------------------------------------------------
                                              1.917251   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.695820    0.049523    4.030238 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              4.030238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514519    2.111629   library hold time
                                              2.111629   data required time
---------------------------------------------------------------------------------------------
                                              2.111629   data required time
                                             -4.030238   data arrival time
---------------------------------------------------------------------------------------------
                                              1.918609   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696085    0.050692    4.031407 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              4.031407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514497    2.111607   library hold time
                                              2.111607   data required time
---------------------------------------------------------------------------------------------
                                              2.111607   data required time
                                             -4.031407   data arrival time
---------------------------------------------------------------------------------------------
                                              1.919800   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696302    0.051624    4.032340 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              4.032340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514479    2.111588   library hold time
                                              2.111588   data required time
---------------------------------------------------------------------------------------------
                                              2.111588   data required time
                                             -4.032340   data arrival time
---------------------------------------------------------------------------------------------
                                              1.920751   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696484    0.052370    4.033085 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              4.033085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514463    2.111573   library hold time
                                              2.111573   data required time
---------------------------------------------------------------------------------------------
                                              2.111573   data required time
                                             -4.033085   data arrival time
---------------------------------------------------------------------------------------------
                                              1.921512   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696616    0.052919    4.033635 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              4.033635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514452    2.111562   library hold time
                                              2.111562   data required time
---------------------------------------------------------------------------------------------
                                              2.111562   data required time
                                             -4.033635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.922073   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696658    0.053095    4.033810 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              4.033810   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.514448    2.111558   library hold time
                                              2.111558   data required time
---------------------------------------------------------------------------------------------
                                              2.111558   data required time
                                             -4.033810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.922252   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.673251    0.033959    4.028752 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              4.028752   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.516851    2.103188   library hold time
                                              2.103188   data required time
---------------------------------------------------------------------------------------------
                                              2.103188   data required time
                                             -4.028752   data arrival time
---------------------------------------------------------------------------------------------
                                              1.925564   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.676095    0.049002    4.043796 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              4.043796   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516183    2.113293   library hold time
                                              2.113293   data required time
---------------------------------------------------------------------------------------------
                                              2.113293   data required time
                                             -4.043796   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930503   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.676442    0.050491    4.045284 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              4.045284   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516154    2.113264   library hold time
                                              2.113264   data required time
---------------------------------------------------------------------------------------------
                                              2.113264   data required time
                                             -4.045284   data arrival time
---------------------------------------------------------------------------------------------
                                              1.932020   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.676789    0.051930    4.046723 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              4.046723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516125    2.113235   library hold time
                                              2.113235   data required time
---------------------------------------------------------------------------------------------
                                              2.113235   data required time
                                             -4.046723   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933488   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677079    0.053096    4.047890 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              4.047890   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516100    2.113210   library hold time
                                              2.113210   data required time
---------------------------------------------------------------------------------------------
                                              2.113210   data required time
                                             -4.047890   data arrival time
---------------------------------------------------------------------------------------------
                                              1.934680   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677332    0.054092    4.048885 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              4.048885   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516079    2.113189   library hold time
                                              2.113189   data required time
---------------------------------------------------------------------------------------------
                                              2.113189   data required time
                                             -4.048885   data arrival time
---------------------------------------------------------------------------------------------
                                              1.935697   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677501    0.054746    4.049539 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              4.049539   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516065    2.113175   library hold time
                                              2.113175   data required time
---------------------------------------------------------------------------------------------
                                              2.113175   data required time
                                             -4.049539   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936364   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677622    0.055210    4.050003 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              4.050003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516055    2.113164   library hold time
                                              2.113164   data required time
---------------------------------------------------------------------------------------------
                                              2.113164   data required time
                                             -4.050003   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936839   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677686    0.055452    4.050246 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              4.050246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.072083    0.174781    1.347110 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.597110   clock uncertainty
                                  0.000000    1.597110   clock reconvergence pessimism
                                  0.516049    2.113159   library hold time
                                              2.113159   data required time
---------------------------------------------------------------------------------------------
                                              2.113159   data required time
                                             -4.050246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.937087   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.699111    0.062267    4.042982 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              4.042982   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518411    2.085923   library hold time
                                              2.085923   data required time
---------------------------------------------------------------------------------------------
                                              2.085923   data required time
                                             -4.042982   data arrival time
---------------------------------------------------------------------------------------------
                                              1.957059   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.701393    0.069605    4.050320 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              4.050320   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518218    2.085730   library hold time
                                              2.085730   data required time
---------------------------------------------------------------------------------------------
                                              2.085730   data required time
                                             -4.050320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.964590   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.678583    0.058735    4.053528 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              4.053528   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.520143    2.087655   library hold time
                                              2.087655   data required time
---------------------------------------------------------------------------------------------
                                              2.087655   data required time
                                             -4.053528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.965873   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.702427    0.072662    4.053377 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              4.053377   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518131    2.085643   library hold time
                                              2.085643   data required time
---------------------------------------------------------------------------------------------
                                              2.085643   data required time
                                             -4.053377   data arrival time
---------------------------------------------------------------------------------------------
                                              1.967734   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679518    0.061955    4.056748 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              4.056748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.520064    2.087576   library hold time
                                              2.087576   data required time
---------------------------------------------------------------------------------------------
                                              2.087576   data required time
                                             -4.056748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.969172   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679965    0.063430    4.058223 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              4.058223   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.520027    2.087539   library hold time
                                              2.087539   data required time
---------------------------------------------------------------------------------------------
                                              2.087539   data required time
                                             -4.058223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.970685   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.705741    0.081642    4.062357 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              4.062357   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517671    2.091206   library hold time
                                              2.091206   data required time
---------------------------------------------------------------------------------------------
                                              2.091206   data required time
                                             -4.062357   data arrival time
---------------------------------------------------------------------------------------------
                                              1.971151   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.703628    0.076049    4.056764 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              4.056764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518030    2.085541   library hold time
                                              2.085541   data required time
---------------------------------------------------------------------------------------------
                                              2.085541   data required time
                                             -4.056764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.971222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.680323    0.064581    4.059375 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              4.059375   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519997    2.087508   library hold time
                                              2.087508   data required time
---------------------------------------------------------------------------------------------
                                              2.087508   data required time
                                             -4.059375   data arrival time
---------------------------------------------------------------------------------------------
                                              1.971866   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.703945    0.076914    4.057629 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              4.057629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.518003    2.085515   library hold time
                                              2.085515   data required time
---------------------------------------------------------------------------------------------
                                              2.085515   data required time
                                             -4.057629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.972114   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.680613    0.065501    4.060295 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              4.060295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519972    2.087484   library hold time
                                              2.087484   data required time
---------------------------------------------------------------------------------------------
                                              2.087484   data required time
                                             -4.060295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.972811   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.704205    0.077619    4.058334 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              4.058334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.517981    2.085493   library hold time
                                              2.085493   data required time
---------------------------------------------------------------------------------------------
                                              2.085493   data required time
                                             -4.058334   data arrival time
---------------------------------------------------------------------------------------------
                                              1.972841   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.704376    0.078077    4.058792 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              4.058792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.517967    2.085478   library hold time
                                              2.085478   data required time
---------------------------------------------------------------------------------------------
                                              2.085478   data required time
                                             -4.058792   data arrival time
---------------------------------------------------------------------------------------------
                                              1.973314   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.680845    0.066226    4.061019 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              4.061019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519952    2.087464   library hold time
                                              2.087464   data required time
---------------------------------------------------------------------------------------------
                                              2.087464   data required time
                                             -4.061019   data arrival time
---------------------------------------------------------------------------------------------
                                              1.973555   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.704469    0.078326    4.059041 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              4.059041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.517959    2.085470   library hold time
                                              2.085470   data required time
---------------------------------------------------------------------------------------------
                                              2.085470   data required time
                                             -4.059041   data arrival time
---------------------------------------------------------------------------------------------
                                              1.973571   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.680993    0.066684    4.061477 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              4.061477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519940    2.087452   library hold time
                                              2.087452   data required time
---------------------------------------------------------------------------------------------
                                              2.087452   data required time
                                             -4.061477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.974025   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.681072    0.066925    4.061718 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              4.061718   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.519933    2.087445   library hold time
                                              2.087445   data required time
---------------------------------------------------------------------------------------------
                                              2.087445   data required time
                                             -4.061718   data arrival time
---------------------------------------------------------------------------------------------
                                              1.974273   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.707402    0.085772    4.066487 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              4.066487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517531    2.091066   library hold time
                                              2.091066   data required time
---------------------------------------------------------------------------------------------
                                              2.091066   data required time
                                             -4.066487   data arrival time
---------------------------------------------------------------------------------------------
                                              1.975422   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.709007    0.089578    4.070292 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              4.070292   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517396    2.090930   library hold time
                                              2.090930   data required time
---------------------------------------------------------------------------------------------
                                              2.090930   data required time
                                             -4.070292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.979362   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.685067    0.078169    4.072963 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              4.072963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519416    2.092951   library hold time
                                              2.092951   data required time
---------------------------------------------------------------------------------------------
                                              2.092951   data required time
                                             -4.072963   data arrival time
---------------------------------------------------------------------------------------------
                                              1.980012   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.685173    0.078444    4.073237 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              4.073237   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519407    2.092942   library hold time
                                              2.092942   data required time
---------------------------------------------------------------------------------------------
                                              2.092942   data required time
                                             -4.073237   data arrival time
---------------------------------------------------------------------------------------------
                                              1.980296   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.709522    0.090763    4.071477 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              4.071477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517352    2.090887   library hold time
                                              2.090887   data required time
---------------------------------------------------------------------------------------------
                                              2.090887   data required time
                                             -4.071477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.980591   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.709938    0.091710    4.072425 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              4.072425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517317    2.090852   library hold time
                                              2.090852   data required time
---------------------------------------------------------------------------------------------
                                              2.090852   data required time
                                             -4.072425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.981573   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.685662    0.079702    4.074496 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              4.074496   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519366    2.092900   library hold time
                                              2.092900   data required time
---------------------------------------------------------------------------------------------
                                              2.092900   data required time
                                             -4.074496   data arrival time
---------------------------------------------------------------------------------------------
                                              1.981596   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.710252    0.092419    4.073134 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              4.073134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517291    2.090825   library hold time
                                              2.090825   data required time
---------------------------------------------------------------------------------------------
                                              2.090825   data required time
                                             -4.073134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.982309   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.710473    0.092914    4.073629 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              4.073629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517272    2.090806   library hold time
                                              2.090806   data required time
---------------------------------------------------------------------------------------------
                                              2.090806   data required time
                                             -4.073629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.982823   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.686170    0.080987    4.075780 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              4.075780   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519323    2.092857   library hold time
                                              2.092857   data required time
---------------------------------------------------------------------------------------------
                                              2.092857   data required time
                                             -4.075780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.982923   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002936    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000168    0.000084    1.000084 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150504    0.000559    2.157105 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644735    0.649610    0.658812    2.815917 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724847    0.169880    2.985798 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.690640    0.994917    3.980715 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.710592    0.093179    4.073894 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              4.073894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.517262    2.090796   library hold time
                                              2.090796   data required time
---------------------------------------------------------------------------------------------
                                              2.090796   data required time
                                             -4.073894   data arrival time
---------------------------------------------------------------------------------------------
                                              1.983098   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.686523    0.081865    4.076658 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              4.076658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519293    2.092828   library hold time
                                              2.092828   data required time
---------------------------------------------------------------------------------------------
                                              2.092828   data required time
                                             -4.076658   data arrival time
---------------------------------------------------------------------------------------------
                                              1.983831   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.686799    0.082521    4.077314 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              4.077314   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519270    2.092804   library hold time
                                              2.092804   data required time
---------------------------------------------------------------------------------------------
                                              2.092804   data required time
                                             -4.077314   data arrival time
---------------------------------------------------------------------------------------------
                                              1.984510   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.686982    0.082971    4.077764 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              4.077764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519255    2.092789   library hold time
                                              2.092789   data required time
---------------------------------------------------------------------------------------------
                                              2.092789   data required time
                                             -4.077764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.984975   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002934    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000168    0.000084    1.000084 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150504    1.156463    2.156547 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150504    0.000559    2.157105 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647624    0.651049    0.645828    2.802933 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.751776    0.197299    3.000233 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.670832    0.994561    3.994793 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.687055    0.083148    4.077941 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              4.077941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.519248    2.092783   library hold time
                                              2.092783   data required time
---------------------------------------------------------------------------------------------
                                              2.092783   data required time
                                             -4.077941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.985159   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.781778    0.043881    4.422263 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.422263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.508480    2.072766   library hold time
                                              2.072766   data required time
---------------------------------------------------------------------------------------------
                                              2.072766   data required time
                                             -4.422263   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349497   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.791928    0.085275    4.463657 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.463657   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.507624    2.071910   library hold time
                                              2.071910   data required time
---------------------------------------------------------------------------------------------
                                              2.071910   data required time
                                             -4.463657   data arrival time
---------------------------------------------------------------------------------------------
                                              2.391747   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.799719    0.103740    4.482122 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.482122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506967    2.071252   library hold time
                                              2.071252   data required time
---------------------------------------------------------------------------------------------
                                              2.071252   data required time
                                             -4.482122   data arrival time
---------------------------------------------------------------------------------------------
                                              2.410870   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.804273    0.112725    4.491107 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.491107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506582    2.070868   library hold time
                                              2.070868   data required time
---------------------------------------------------------------------------------------------
                                              2.070868   data required time
                                             -4.491107   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420238   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.801510    0.048058    4.493410 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              4.493410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506816    2.071101   library hold time
                                              2.071101   data required time
---------------------------------------------------------------------------------------------
                                              2.071101   data required time
                                             -4.493410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422308   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.808304    0.119973    4.498355 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.498355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506242    2.070528   library hold time
                                              2.070528   data required time
---------------------------------------------------------------------------------------------
                                              2.070528   data required time
                                             -4.498355   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427827   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.803107    0.056689    4.502040 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              4.502040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506681    2.070966   library hold time
                                              2.070966   data required time
---------------------------------------------------------------------------------------------
                                              2.070966   data required time
                                             -4.502040   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431074   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.804737    0.063984    4.509335 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              4.509335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506543    2.070829   library hold time
                                              2.070829   data required time
---------------------------------------------------------------------------------------------
                                              2.070829   data required time
                                             -4.509335   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438506   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.806859    0.072063    4.517415 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              4.517415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506364    2.070650   library hold time
                                              2.070650   data required time
---------------------------------------------------------------------------------------------
                                              2.070650   data required time
                                             -4.517415   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446765   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.809493    0.080643    4.525994 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              4.525994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.054413    0.141957    1.314286 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.564286   clock uncertainty
                                  0.000000    1.564286   clock reconvergence pessimism
                                  0.506142    2.070428   library hold time
                                              2.070428   data required time
---------------------------------------------------------------------------------------------
                                              2.070428   data required time
                                             -4.525994   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455567   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.856345    0.187084    4.565466 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              4.565466   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.501403    2.087740   library hold time
                                              2.087740   data required time
---------------------------------------------------------------------------------------------
                                              2.087740   data required time
                                             -4.565466   data arrival time
---------------------------------------------------------------------------------------------
                                              2.477726   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.857799    0.188865    4.567247 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              4.567247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.501280    2.087617   library hold time
                                              2.087617   data required time
---------------------------------------------------------------------------------------------
                                              2.087617   data required time
                                             -4.567247   data arrival time
---------------------------------------------------------------------------------------------
                                              2.479630   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.858956    0.190274    4.568655 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              4.568655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.501182    2.087520   library hold time
                                              2.087520   data required time
---------------------------------------------------------------------------------------------
                                              2.087520   data required time
                                             -4.568655   data arrival time
---------------------------------------------------------------------------------------------
                                              2.481136   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.860201    0.191784    4.570166 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              4.570166   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.501077    2.087415   library hold time
                                              2.087415   data required time
---------------------------------------------------------------------------------------------
                                              2.087415   data required time
                                             -4.570166   data arrival time
---------------------------------------------------------------------------------------------
                                              2.482751   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.860917    0.192649    4.571030 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              4.571030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.501017    2.087354   library hold time
                                              2.087354   data required time
---------------------------------------------------------------------------------------------
                                              2.087354   data required time
                                             -4.571030   data arrival time
---------------------------------------------------------------------------------------------
                                              2.483676   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.861483    0.193331    4.571713 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              4.571713   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.500969    2.087306   library hold time
                                              2.087306   data required time
---------------------------------------------------------------------------------------------
                                              2.087306   data required time
                                             -4.571713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484406   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.861871    0.193798    4.572180 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              4.572180   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.500936    2.087274   library hold time
                                              2.087274   data required time
---------------------------------------------------------------------------------------------
                                              2.087274   data required time
                                             -4.572180   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484906   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.862054    0.194018    4.572400 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              4.572400   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.500921    2.087258   library hold time
                                              2.087258   data required time
---------------------------------------------------------------------------------------------
                                              2.087258   data required time
                                             -4.572400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.485141   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.840017    0.142597    4.587949 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              4.587949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502780    2.089117   library hold time
                                              2.089117   data required time
---------------------------------------------------------------------------------------------
                                              2.089117   data required time
                                             -4.587949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.498832   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841006    0.144118    4.589469 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              4.589469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502697    2.089034   library hold time
                                              2.089034   data required time
---------------------------------------------------------------------------------------------
                                              2.089034   data required time
                                             -4.589469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500436   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841891    0.145465    4.590817 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              4.590817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502622    2.088959   library hold time
                                              2.088959   data required time
---------------------------------------------------------------------------------------------
                                              2.088959   data required time
                                             -4.590817   data arrival time
---------------------------------------------------------------------------------------------
                                              2.501858   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.842634    0.146586    4.591938 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              4.591938   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502559    2.088897   library hold time
                                              2.088897   data required time
---------------------------------------------------------------------------------------------
                                              2.088897   data required time
                                             -4.591938   data arrival time
---------------------------------------------------------------------------------------------
                                              2.503041   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.843429    0.147776    4.593127 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              4.593127   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502492    2.088830   library hold time
                                              2.088830   data required time
---------------------------------------------------------------------------------------------
                                              2.088830   data required time
                                             -4.593127   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504298   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.843873    0.148438    4.593789 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              4.593789   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502455    2.088792   library hold time
                                              2.088792   data required time
---------------------------------------------------------------------------------------------
                                              2.088792   data required time
                                             -4.593789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504997   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.844113    0.148793    4.594144 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              4.594144   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502435    2.088772   library hold time
                                              2.088772   data required time
---------------------------------------------------------------------------------------------
                                              2.088772   data required time
                                             -4.594144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.505373   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.844274    0.149031    4.594383 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              4.594383   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.065861    0.164008    1.336337 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.586337   clock uncertainty
                                  0.000000    1.586337   clock reconvergence pessimism
                                  0.502421    2.088758   library hold time
                                              2.088758   data required time
---------------------------------------------------------------------------------------------
                                              2.088758   data required time
                                             -4.594383   data arrival time
---------------------------------------------------------------------------------------------
                                              2.505625   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.884199    0.219667    4.598048 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              4.598048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502790    2.070302   library hold time
                                              2.070302   data required time
---------------------------------------------------------------------------------------------
                                              2.070302   data required time
                                             -4.598048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.527746   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.885803    0.221458    4.599839 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              4.599839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502655    2.070167   library hold time
                                              2.070167   data required time
---------------------------------------------------------------------------------------------
                                              2.070167   data required time
                                             -4.599839   data arrival time
---------------------------------------------------------------------------------------------
                                              2.529673   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.887089    0.222888    4.601270 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              4.601270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502546    2.070058   library hold time
                                              2.070058   data required time
---------------------------------------------------------------------------------------------
                                              2.070058   data required time
                                             -4.601270   data arrival time
---------------------------------------------------------------------------------------------
                                              2.531212   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.889649    0.225721    4.604103 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              4.604103   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502330    2.069842   library hold time
                                              2.069842   data required time
---------------------------------------------------------------------------------------------
                                              2.069842   data required time
                                             -4.604103   data arrival time
---------------------------------------------------------------------------------------------
                                              2.534261   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.891827    0.228117    4.606498 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              4.606498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502146    2.069658   library hold time
                                              2.069658   data required time
---------------------------------------------------------------------------------------------
                                              2.069658   data required time
                                             -4.606498   data arrival time
---------------------------------------------------------------------------------------------
                                              2.536840   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.892453    0.228802    4.607184 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              4.607184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502094    2.069605   library hold time
                                              2.069605   data required time
---------------------------------------------------------------------------------------------
                                              2.069605   data required time
                                             -4.607184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.537579   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.897557    0.234353    4.612734 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              4.612734   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.501483    2.075017   library hold time
                                              2.075017   data required time
---------------------------------------------------------------------------------------------
                                              2.075017   data required time
                                             -4.612734   data arrival time
---------------------------------------------------------------------------------------------
                                              2.537717   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.892869    0.229258    4.607639 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              4.607639   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502059    2.069570   library hold time
                                              2.069570   data required time
---------------------------------------------------------------------------------------------
                                              2.069570   data required time
                                             -4.607639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.538069   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.893092    0.229501    4.607883 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              4.607883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.502040    2.069552   library hold time
                                              2.069552   data required time
---------------------------------------------------------------------------------------------
                                              2.069552   data required time
                                             -4.607883   data arrival time
---------------------------------------------------------------------------------------------
                                              2.538332   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.899585    0.236539    4.614921 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              4.614921   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.501312    2.074846   library hold time
                                              2.074846   data required time
---------------------------------------------------------------------------------------------
                                              2.074846   data required time
                                             -4.614921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540075   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.900828    0.237873    4.616255 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              4.616255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.501207    2.074741   library hold time
                                              2.074741   data required time
---------------------------------------------------------------------------------------------
                                              2.074741   data required time
                                             -4.616255   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541514   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.859362    0.170090    4.615441 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              4.615441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504886    2.072398   library hold time
                                              2.072398   data required time
---------------------------------------------------------------------------------------------
                                              2.072398   data required time
                                             -4.615441   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543043   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.902229    0.239373    4.617755 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              4.617755   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.501089    2.074623   library hold time
                                              2.074623   data required time
---------------------------------------------------------------------------------------------
                                              2.074623   data required time
                                             -4.617755   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543132   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.903032    0.240231    4.618612 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              4.618612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.501021    2.074555   library hold time
                                              2.074555   data required time
---------------------------------------------------------------------------------------------
                                              2.074555   data required time
                                             -4.618612   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544057   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.903596    0.240831    4.619213 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              4.619213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.500974    2.074508   library hold time
                                              2.074508   data required time
---------------------------------------------------------------------------------------------
                                              2.074508   data required time
                                             -4.619213   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544705   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.904007    0.241269    4.619651 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              4.619651   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.500939    2.074473   library hold time
                                              2.074473   data required time
---------------------------------------------------------------------------------------------
                                              2.074473   data required time
                                             -4.619651   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545178   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002925    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000167    0.000084    1.000084 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150554    1.156526    2.156609 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150554    0.000559    2.157168 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445598    0.447428    0.468253    2.625421 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.450019    0.033030    2.658451 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555339    0.565211    0.720276    3.378727 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.600740    0.108794    3.487521 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.778888    0.890860    4.378382 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.904245    0.241521    4.619903 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              4.619903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.500919    2.074453   library hold time
                                              2.074453   data required time
---------------------------------------------------------------------------------------------
                                              2.074453   data required time
                                             -4.619903   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545450   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.862213    0.173870    4.619222 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              4.619222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504646    2.072158   library hold time
                                              2.072158   data required time
---------------------------------------------------------------------------------------------
                                              2.072158   data required time
                                             -4.619222   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547064   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.866561    0.179540    4.624892 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              4.624892   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.504099    2.077633   library hold time
                                              2.077633   data required time
---------------------------------------------------------------------------------------------
                                              2.077633   data required time
                                             -4.624892   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547258   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.863215    0.175187    4.620538 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              4.620538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504561    2.072073   library hold time
                                              2.072073   data required time
---------------------------------------------------------------------------------------------
                                              2.072073   data required time
                                             -4.620538   data arrival time
---------------------------------------------------------------------------------------------
                                              2.548465   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.867541    0.180804    4.626155 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              4.626155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.504016    2.077551   library hold time
                                              2.077551   data required time
---------------------------------------------------------------------------------------------
                                              2.077551   data required time
                                             -4.626155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.548605   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.864053    0.176283    4.621634 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              4.621634   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504490    2.072002   library hold time
                                              2.072002   data required time
---------------------------------------------------------------------------------------------
                                              2.072002   data required time
                                             -4.621634   data arrival time
---------------------------------------------------------------------------------------------
                                              2.549632   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.868601    0.182165    4.627516 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              4.627516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503927    2.077461   library hold time
                                              2.077461   data required time
---------------------------------------------------------------------------------------------
                                              2.077461   data required time
                                             -4.627516   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550055   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.864726    0.177160    4.622511 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              4.622511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504434    2.071946   library hold time
                                              2.071946   data required time
---------------------------------------------------------------------------------------------
                                              2.071946   data required time
                                             -4.622511   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550565   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.865230    0.177816    4.623168 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              4.623168   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504391    2.071903   library hold time
                                              2.071903   data required time
---------------------------------------------------------------------------------------------
                                              2.071903   data required time
                                             -4.623168   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551264   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.869488    0.183298    4.628650 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              4.628650   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503852    2.077386   library hold time
                                              2.077386   data required time
---------------------------------------------------------------------------------------------
                                              2.077386   data required time
                                             -4.628650   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551263   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.865566    0.178252    4.623603 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              4.623603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504363    2.071875   library hold time
                                              2.071875   data required time
---------------------------------------------------------------------------------------------
                                              2.071875   data required time
                                             -4.623603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551728   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.865746    0.178485    4.623837 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              4.623837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.011411    0.125391    1.317512 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.567512   clock uncertainty
                                  0.000000    1.567512   clock reconvergence pessimism
                                  0.504348    2.071860   library hold time
                                              2.071860   data required time
---------------------------------------------------------------------------------------------
                                              2.071860   data required time
                                             -4.623837   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551977   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.870198    0.184204    4.629556 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              4.629556   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503792    2.077326   library hold time
                                              2.077326   data required time
---------------------------------------------------------------------------------------------
                                              2.077326   data required time
                                             -4.629556   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552229   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.870725    0.184874    4.630225 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              4.630225   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503748    2.077282   library hold time
                                              2.077282   data required time
---------------------------------------------------------------------------------------------
                                              2.077282   data required time
                                             -4.630225   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552943   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.871088    0.185335    4.630686 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              4.630686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503717    2.077251   library hold time
                                              2.077251   data required time
---------------------------------------------------------------------------------------------
                                              2.077251   data required time
                                             -4.630686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553435   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002891    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000166    0.000083    1.000083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007359    0.150505    1.156463    2.156546 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150505    0.000559    2.157104 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455131    0.450182    0.462785    2.619890 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.451833    0.027900    2.647790 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568743    0.577422    0.741540    3.389330 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.608286    0.103505    3.492835 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.797806    0.952516    4.445351 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.871285    0.185584    4.630936 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              4.630936   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.191085    0.013078    0.324106 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.657287    0.986305    0.868015    1.192120 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      1.014031    0.131414    1.323534 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.573534   clock uncertainty
                                  0.000000    1.573534   clock reconvergence pessimism
                                  0.503700    2.077235   library hold time
                                              2.077235   data required time
---------------------------------------------------------------------------------------------
                                              2.077235   data required time
                                             -4.630936   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553701   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.189687    0.297973    0.311027 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.192602    0.018697    0.329725 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.679918    1.023315    0.842604    1.172329 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.059158    0.151514    1.323843 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.021645    0.311818    1.194119    2.517961 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.311834    0.002603    2.520564 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000410    0.037289    0.203830    2.724394 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.037289    0.000010    2.724404 ^ wbs_ack_o (out)
                                              2.724404   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.724404   data arrival time
---------------------------------------------------------------------------------------------
                                              3.474404   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562957    0.080392    2.849933 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003707    0.069690    0.415328    3.265261 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.069690    0.000271    3.265532 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001116    0.033988    0.143107    3.408639 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.033988    0.000037    3.408676 v wbs_dat_o[0] (out)
                                              3.408676   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.408676   data arrival time
---------------------------------------------------------------------------------------------
                                              4.158676   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562658    0.079790    2.849332 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.057455    0.171683    0.597952    3.447284 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.176242    0.022020    3.469304 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.028115    0.185696    3.655000 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.028115    0.000011    3.655010 v wbs_dat_o[14] (out)
                                              3.655010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.655010   data arrival time
---------------------------------------------------------------------------------------------
                                              4.405010   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.550179    0.047811    2.817352 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.074738    0.212321    0.619777    3.437129 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.218673    0.029140    3.466269 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000469    0.028519    0.205915    3.672185 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.028519    0.000011    3.672195 v wbs_dat_o[23] (out)
                                              3.672195   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.672195   data arrival time
---------------------------------------------------------------------------------------------
                                              4.422195   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.546254    0.030084    2.799625 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.091602    0.230956    0.661610    3.461236 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.231601    0.010546    3.471781 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001084    0.034876    0.218249    3.690031 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.034876    0.000031    3.690062 v wbs_dat_o[20] (out)
                                              3.690062   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.690062   data arrival time
---------------------------------------------------------------------------------------------
                                              4.440062   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.549940    0.046954    2.816496 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082962    0.234188    0.626975    3.443471 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.242307    0.034114    3.477585 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.028950    0.214430    3.692015 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.028950    0.000011    3.692025 v wbs_dat_o[18] (out)
                                              3.692025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.692025   data arrival time
---------------------------------------------------------------------------------------------
                                              4.442026   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.551459    0.052123    2.821665 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082429    0.232952    0.628323    3.449987 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.240544    0.032931    3.482919 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000560    0.029881    0.215009    3.697928 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.029881    0.000016    3.697944 v wbs_dat_o[17] (out)
                                              3.697944   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.697944   data arrival time
---------------------------------------------------------------------------------------------
                                              4.447944   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.550639    0.049412    2.818953 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.086125    0.220798    0.646889    3.465843 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.225705    0.025772    3.491614 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.028527    0.208863    3.700477 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.028527    0.000011    3.700488 v wbs_dat_o[22] (out)
                                              3.700488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.700488   data arrival time
---------------------------------------------------------------------------------------------
                                              4.450488   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.553980    0.059592    2.829134 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080568    0.224792    0.634262    3.463395 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.230741    0.028703    3.492099 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.028048    0.209839    3.701937 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.028048    0.000009    3.701947 v wbs_dat_o[30] (out)
                                              3.701947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.701947   data arrival time
---------------------------------------------------------------------------------------------
                                              4.451947   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.549332    0.044690    2.814231 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089697    0.231082    0.636873    3.451104 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.242106    0.039203    3.490307 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000562    0.029942    0.215559    3.705865 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.029942    0.000016    3.705882 v wbs_dat_o[19] (out)
                                              3.705882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.705882   data arrival time
---------------------------------------------------------------------------------------------
                                              4.455882   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.554254    0.060341    2.829882 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084099    0.221995    0.627679    3.457562 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.233346    0.038991    3.496553 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000509    0.029198    0.211986    3.708539 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.029198    0.000016    3.708554 v wbs_dat_o[29] (out)
                                              3.708554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.708554   data arrival time
---------------------------------------------------------------------------------------------
                                              4.458554   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.563037    0.080552    2.850094 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027067    0.262289    0.638901    3.488995 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.262320    0.002918    3.491913 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000883    0.033636    0.226211    3.718124 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.033636    0.000020    3.718144 v wbs_dat_o[2] (out)
                                              3.718144   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.718144   data arrival time
---------------------------------------------------------------------------------------------
                                              4.468144   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562658    0.079790    2.849331 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.048787    0.229499    0.648070    3.497401 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.230635    0.012848    3.510249 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000458    0.028615    0.210472    3.720721 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.028615    0.000009    3.720730 v wbs_dat_o[6] (out)
                                              3.720730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.720730   data arrival time
---------------------------------------------------------------------------------------------
                                              4.470730   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.563346    0.081169    2.850710 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027331    0.264028    0.640042    3.490752 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.264100    0.004136    3.494889 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000835    0.033201    0.226228    3.721116 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.033201    0.000019    3.721136 v wbs_dat_o[1] (out)
                                              3.721136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.721136   data arrival time
---------------------------------------------------------------------------------------------
                                              4.471136   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.558848    0.071665    2.841206 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082878    0.230157    0.640948    3.482154 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.235070    0.026980    3.509134 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000520    0.029350    0.212705    3.721838 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.029350    0.000014    3.721852 v wbs_dat_o[13] (out)
                                              3.721852   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.721852   data arrival time
---------------------------------------------------------------------------------------------
                                              4.471852   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.547917    0.038798    2.808339 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.097544    0.247593    0.646532    3.454871 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.261918    0.046068    3.500939 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000567    0.030481    0.222256    3.723195 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.030481    0.000016    3.723211 v wbs_dat_o[21] (out)
                                              3.723211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.723211   data arrival time
---------------------------------------------------------------------------------------------
                                              4.473211   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.563263    0.081003    2.850545 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.049331    0.232120    0.649751    3.500296 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.233366    0.013544    3.513840 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000912    0.033207    0.216804    3.730644 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.033207    0.000021    3.730665 v wbs_dat_o[5] (out)
                                              3.730665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.730665   data arrival time
---------------------------------------------------------------------------------------------
                                              4.480665   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.553569    0.058447    2.827988 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.090253    0.231098    0.644907    3.472895 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.241834    0.038606    3.511502 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000917    0.033463    0.219711    3.731213 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.033463    0.000026    3.731239 v wbs_dat_o[27] (out)
                                              3.731239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.731239   data arrival time
---------------------------------------------------------------------------------------------
                                              4.481239   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.554341    0.060578    2.830119 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.091666    0.234496    0.640555    3.470674 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.249794    0.046090    3.516763 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000476    0.029277    0.217101    3.733865 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.029277    0.000014    3.733879 v wbs_dat_o[31] (out)
                                              3.733879   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.733879   data arrival time
---------------------------------------------------------------------------------------------
                                              4.483879   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562590    0.079651    2.849193 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.029492    0.283432    0.653024    3.502217 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.283546    0.005302    3.507518 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000965    0.034979    0.234362    3.741881 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.034979    0.000027    3.741907 v wbs_dat_o[3] (out)
                                              3.741907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.741907   data arrival time
---------------------------------------------------------------------------------------------
                                              4.491908   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.551165    0.051171    2.820712 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.098364    0.249645    0.648272    3.468984 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.264331    0.046827    3.515811 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.001011    0.034959    0.228435    3.744246 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.034959    0.000024    3.744269 v wbs_dat_o[24] (out)
                                              3.744269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.744269   data arrival time
---------------------------------------------------------------------------------------------
                                              4.494269   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.561405    0.077213    2.846755 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.053075    0.247205    0.659888    3.506643 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.248797    0.015868    3.522511 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001298    0.037461    0.226637    3.749147 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.037461    0.000041    3.749188 v wbs_dat_o[8] (out)
                                              3.749188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.749188   data arrival time
---------------------------------------------------------------------------------------------
                                              4.499188   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.552240    0.054562    2.824103 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.101779    0.257279    0.652236    3.476339 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.273211    0.049458    3.525798 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000541    0.030507    0.225732    3.751530 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.030507    0.000016    3.751546 v wbs_dat_o[25] (out)
                                              3.751546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.751546   data arrival time
---------------------------------------------------------------------------------------------
                                              4.501546   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.553013    0.056858    2.826399 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.103922    0.261848    0.655383    3.481782 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.278618    0.051143    3.532925 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000438    0.029603    0.226281    3.759206 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.029603    0.000010    3.759216 v wbs_dat_o[26] (out)
                                              3.759216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.759216   data arrival time
---------------------------------------------------------------------------------------------
                                              4.509216   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562977    0.080431    2.849972 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.057248    0.253558    0.673801    3.523773 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.255388    0.017483    3.541256 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000533    0.029983    0.219664    3.760920 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.029983    0.000015    3.760935 v wbs_dat_o[7] (out)
                                              3.760935   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.760935   data arrival time
---------------------------------------------------------------------------------------------
                                              4.510935   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.554082    0.059871    2.829413 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.073699    0.322196    0.664425    3.493838 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.325742    0.027362    3.521200 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000474    0.031136    0.242486    3.763686 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.031136    0.000011    3.763697 v wbs_dat_o[15] (out)
                                              3.763697   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.763697   data arrival time
---------------------------------------------------------------------------------------------
                                              4.513697   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.552298    0.054738    2.824280 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063975    0.280366    0.691451    3.515730 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.281842    0.015802    3.531532 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.001046    0.035749    0.234779    3.766311 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.035749    0.000030    3.766341 v wbs_dat_o[16] (out)
                                              3.766341   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.766341   data arrival time
---------------------------------------------------------------------------------------------
                                              4.516341   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.562635    0.079742    2.849284 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.032020    0.304899    0.669511    3.518795 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.305056    0.006397    3.525192 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000941    0.035275    0.241325    3.766518 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.035275    0.000025    3.766543 v wbs_dat_o[4] (out)
                                              3.766543   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.766543   data arrival time
---------------------------------------------------------------------------------------------
                                              4.516543   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.561329    0.077055    2.846596 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063801    0.280776    0.690289    3.536885 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.283176    0.021051    3.557935 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.030274    0.228476    3.786411 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.030274    0.000013    3.786425 v wbs_dat_o[9] (out)
                                              3.786425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.786425   data arrival time
---------------------------------------------------------------------------------------------
                                              4.536425   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.559671    0.073498    2.843040 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.065175    0.286558    0.692767    3.535806 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.289029    0.021594    3.557400 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000516    0.030659    0.230725    3.788126 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.030659    0.000014    3.788139 v wbs_dat_o[10] (out)
                                              3.788139   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.788139   data arrival time
---------------------------------------------------------------------------------------------
                                              4.538139   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.553161    0.057287    2.826829 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.112820    0.280722    0.661952    3.488781 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.302734    0.060265    3.549046 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000975    0.035563    0.240968    3.790014 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.035563    0.000029    3.790043 v wbs_dat_o[28] (out)
                                              3.790043   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.790043   data arrival time
---------------------------------------------------------------------------------------------
                                              4.540043   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.559582    0.073301    2.842843 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064967    0.285842    0.690605    3.533447 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.289032    0.024398    3.557845 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001103    0.036500    0.237906    3.795751 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.036500    0.000033    3.795784 v wbs_dat_o[12] (out)
                                              3.795784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.795784   data arrival time
---------------------------------------------------------------------------------------------
                                              4.545784   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002534    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000135    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076526    0.277330    0.387833    1.387900 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.279930    0.021816    1.409716 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047810    0.242537    0.633329    2.043046 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.242577    0.003233    2.046278 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.247578    0.543942    0.723263    2.769541 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.560863    0.076072    2.845613 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.067656    0.294782    0.706435    3.552048 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.296451    0.018015    3.570063 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000519    0.030867    0.233242    3.803305 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.030867    0.000011    3.803316 v wbs_dat_o[11] (out)
                                              3.803316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.803316   data arrival time
---------------------------------------------------------------------------------------------
                                              4.553316   slack (MET)



