***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.04.28.15:38:13 Info: Parallel IP Generation is enabled. 
2023.04.28.15:38:13 Info: Platform Designer will attempt to use 4 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2023.04.28.15:38:13 Info: 
2023.04.28.15:38:13 Info: Starting: Platform Designer system generation
2023.04.28.15:38:38 Info: 
2023.04.28.15:38:38 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.04.28.15:38:38 Info: Saving generation log to C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/qii/ip/ed_synth/ed_synth_global_reset_n_splitter/ed_synth_global_reset_n_splitter_generation.rpt
2023.04.28.15:38:38 Info: Generated by version: 21.4 build 67
2023.04.28.15:38:38 Info: Starting: Create HDL design files for synthesis
2023.04.28.15:38:38 Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_global_reset_n_splitter.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_global_reset_n_splitter --family="Cyclone 10 GX" --part=10CX220YF780I5G
2023.04.28.15:38:38 Warning: ed_synth_global_reset_n_splitter.global_reset_n_splitter.sig_output_if_0: Associated reset sinks not declared
2023.04.28.15:38:38 Info: ed_synth_global_reset_n_splitter: "Transforming system: ed_synth_global_reset_n_splitter"
2023.04.28.15:38:38 Info: ed_synth_global_reset_n_splitter: "Naming system components in system: ed_synth_global_reset_n_splitter"
2023.04.28.15:38:38 Info: ed_synth_global_reset_n_splitter: "Processing generation queue"
2023.04.28.15:38:38 Info: ed_synth_global_reset_n_splitter: "Generating: ed_synth_global_reset_n_splitter"
2023.04.28.15:38:38 Info: ed_synth_global_reset_n_splitter: Done "ed_synth_global_reset_n_splitter" with 1 modules, 1 files
2023.04.28.15:38:38 Info: qsys-generate succeeded.
2023.04.28.15:38:38 Info: Finished: Create HDL design files for synthesis
2023.04.28.15:38:45 Info: 
2023.04.28.15:38:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.04.28.15:38:45 Info: ed_synth: All Generic Component instances match their respective ip files.
2023.04.28.15:38:45 Info: Saving generation log to C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/qii/ed_synth/ed_synth_generation.rpt
2023.04.28.15:38:45 Info: Generated by version: 21.4 build 67
2023.04.28.15:38:45 Info: Starting: Create HDL design files for synthesis
2023.04.28.15:38:45 Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ed_synth.qsys --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ed_synth --family="Cyclone 10 GX" --part=10CX220YF780I5G
2023.04.28.15:38:45 Info: Loading qii/ed_synth.qsys
2023.04.28.15:38:45 Info: Reading input file
2023.04.28.15:38:45 Info: Parameterizing module ddr3
2023.04.28.15:38:45 Info: Parameterizing module global_reset_n_splitter
2023.04.28.15:38:45 Info: Parameterizing module tg
2023.04.28.15:38:45 Info: Building connections
2023.04.28.15:38:45 Info: Parameterizing connections
2023.04.28.15:38:45 Info: Validating
2023.04.28.15:38:45 Info: Done reading input file
2023.04.28.15:38:45 Warning: ed_synth.global_reset_n_splitter: Warnings found in IP parameterization.
2023.04.28.15:38:45 Warning: ed_synth.tg: tg.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
2023.04.28.15:38:45 Info: ed_synth: "Transforming system: ed_synth"
2023.04.28.15:38:45 Info: Interconnect is inserted between master tg.ctrl_amm_0 and slave ddr3.ctrl_amm_0 because the master has address signal 30 bit wide, but the slave is 25 bit wide.
2023.04.28.15:38:45 Info: ed_synth: "Naming system components in system: ed_synth"
2023.04.28.15:38:45 Info: ed_synth: "Processing generation queue"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_ddr3"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_global_reset_n_splitter"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_tg"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_altera_mm_interconnect_1920_3ogrq5i"
2023.04.28.15:38:45 Info: ed_synth: "Generating: altera_reset_controller"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_altera_merlin_master_translator_191_g7h47bq"
2023.04.28.15:38:45 Info: ed_synth: "Generating: ed_synth_altera_merlin_slave_translator_191_x56fcki"
2023.04.28.15:38:45 Info: ed_synth: Done "ed_synth" with 8 modules, 7 files
2023.04.28.15:38:45 Info: qsys-generate succeeded.
2023.04.28.15:38:45 Info: Finished: Create HDL design files for synthesis
2023.04.28.15:38:46 Info: 
2023.04.28.15:38:46 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.04.28.15:38:46 Info: Saving generation log to C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/qii/ip/ed_synth/ed_synth_tg/ed_synth_tg_generation.rpt
2023.04.28.15:38:46 Info: Generated by version: 21.4 build 67
2023.04.28.15:38:46 Info: Starting: Create HDL design files for synthesis
2023.04.28.15:38:46 Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_tg.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_tg --family="Cyclone 10 GX" --part=10CX220YF780I5G
2023.04.28.15:38:46 Info: ed_synth_tg: "Transforming system: ed_synth_tg"
2023.04.28.15:38:46 Info: ed_synth_tg: "Naming system components in system: ed_synth_tg"
2023.04.28.15:38:46 Info: ed_synth_tg: "Processing generation queue"
2023.04.28.15:38:46 Info: ed_synth_tg: "Generating: ed_synth_tg"
2023.04.28.15:38:46 Info: ed_synth_tg: "Generating: altera_emif_avl_tg_top"
2023.04.28.15:38:46 Info: ed_synth_tg: Done "ed_synth_tg" with 2 modules, 27 files
2023.04.28.15:38:46 Info: qsys-generate succeeded.
2023.04.28.15:38:46 Info: Finished: Create HDL design files for synthesis
2023.04.28.15:39:17 Info: 
2023.04.28.15:39:17 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.04.28.15:39:17 Info: Saving generation log to C:/Users/alvas/AppData/Local/Temp/alt9475_9143118846348988458.dir/0002_ddr3_gen/qii/ip/ed_synth/ed_synth_ddr3/ed_synth_ddr3_generation.rpt
2023.04.28.15:39:17 Info: Generated by version: 21.4 build 67
2023.04.28.15:39:17 Info: Starting: Create HDL design files for synthesis
2023.04.28.15:39:17 Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_ddr3.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_ddr3 --family="Cyclone 10 GX" --part=10CX220YF780I5G
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1016.93, 932.18, 847.44, 762.7, 677.95
2023.04.28.15:39:17 Info: ed_synth_ddr3.ddr3.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Transforming system: ed_synth_ddr3"
2023.04.28.15:39:17 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2023.04.28.15:39:17 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2023.04.28.15:39:17 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2023.04.28.15:39:17 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2023.04.28.15:39:17 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Naming system components in system: ed_synth_ddr3"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Processing generation queue"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_c10_1910_7otmgfa"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_arch_nf_191_g66jvjy"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_ecc_191_zook5nq"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_cal_slave_nf_191_rmzieji"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: altera_emif_ecc_core"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq"
2023.04.28.15:39:17 Info: ioaux_soft_ram: Starting RTL generation for module 'ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
2023.04.28.15:39:17 Info: ioaux_soft_ram:   Generation command is [exec C:/intelfpga_pro/21.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq --dir=C:/Users/alvas/AppData/Local/Temp/alt9475_8668614009940782156.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga_pro/21.4/quartus --verilog --config=C:/Users/alvas/AppData/Local/Temp/alt9475_8668614009940782156.dir/0004_ioaux_soft_ram_gen//ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq_component_configuration.pl  --do_build_sim=0  ]
2023.04.28.15:39:17 Info: ioaux_soft_ram: Done RTL generation for module 'ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_mm_interconnect_1920_trcm3ta"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: altera_reset_controller"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_merlin_master_translator_191_g7h47bq"
2023.04.28.15:39:17 Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_merlin_slave_translator_191_x56fcki"
2023.04.28.15:39:17 Info: ed_synth_ddr3: Done "ed_synth_ddr3" with 12 modules, 83 files
2023.04.28.15:39:17 Info: qsys-generate succeeded.
2023.04.28.15:39:17 Info: Finished: Create HDL design files for synthesis
2023.04.28.15:39:18 Info: Finished: Platform Designer system generation
