<?xml version="1.0" encoding="UTF-8"?>
<module id="PREV" HW_revision="" XML_version="1" description="Preview Engine (spec vesion: 1.00.w.33)">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision and Class Information">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="TID" width="8" begin="23" end="16" resetval="2" description="Peripheral Identificiation  Preview Engine" range="-" rwaccess="R"></bitfield>
<bitfield id="CID" width="8" begin="15" end="8" resetval="254" description="Class Identification Video Processing Front End (VPFE)" range="-" rwaccess="R"></bitfield>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision Number Initial Revision" range="-" rwaccess="R"></bitfield>
</register>
     <register id="PCR" acronym="PCR" offset="4" width="32" description="Peripheral Control Register">
<bitfield id="DRK_FAIL" width="1" begin="31" end="31" resetval="0" description="Dark frame subtract fail status Write 1 to clear this bit: dark frame subtract for current frame is abandoned, dark frame subtract resumes for next frame (but bit is not cleared unless explicitly done by firmware)" range="-" rwaccess="R/W">
<bitenum id="PASS" value="0" token="PASS" description="pass flag" />
<bitenum id="FAIL" value="1" token="FAIL" description="failed flag" />
</bitfield>
<bitfield id="_RESV_2" width="4" begin="30" end="27" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="GAMMA_BYPASS" width="1" begin="26" end="26" resetval="0" description="Gamma table bypass" range="" rwaccess="R/W">
<bitenum id="NO_BYPASS" value="0" token="NO_BYPASS" description="Gamma tables not bypassed" />
<bitenum id="BYPASS" value="1" token="BYPASS" description="gamma tables are bypassed (output is 8 MSB or 10-bit input)" />
</bitfield>
<bitfield id="_RESV_4" width="1" begin="25" end="25" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SHADE_SFT" width="3" begin="24" end="22" resetval="0" description="Shading compensation right shift after multiplication 0-7: bits" range="-" rwaccess="R/W"></bitfield>
<bitfield id="SHADE_COMP" width="1" begin="21" end="21" resetval="0" description="Shading compensation enable instead of dark frame The 8-bit value loaded from SDRAM is multiplied with the current pixel instead of subtracting it. Note that the dark frame subtract needs to be enabled in addition to this bit being active to perform shading compensation" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="SDRPORT" width="1" begin="20" end="20" resetval="1" description="SDRAM port for the output of preview" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="RSZPORT" width="1" begin="19" end="19" resetval="0" description="Resizer port enable (for input to resizer) Controls whether or not SDRAM output data is forwarded to the resizer input port. This control bit does not depend on the state of the SDRPORT bit above.  Data is simultaneously written to SDRAM (if SDRPORT bit is set) while sending the same data to the resizer as input.  Note that the CCDC is also capable or directly writing to the resizer input port. The CCDC setting takes precedence over the preview engine setting.   " range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="YCPOS" width="2" begin="18" end="17" resetval="0" description="YC position" range="-" rwaccess="R/W">
<bitenum id="YCRYCB" value="0" token="YCRYCB" description="Y1(31:24) Cr0(23:16) Y0(15:8) Cb0(7:0)" />
<bitenum id="YCBYCR" value="1" token="YCBYCR" description="Y1(31:24) Cb0(23:16) Y0(15:8) Cr0(7:0)" />
<bitenum id="CBYCRY" value="2" token="CBYCRY" description="Cb0(31:24) Y1(23:16) Cr(15:8) Y0(7:0)" />
<bitenum id="CRYCBY" value="3" token="CRYCBY" description="Cr0(31:24) Y1(23:16) Cb0(15:8) Y0(7:0)" />
</bitfield>
<bitfield id="SUPEN" width="1" begin="16" end="16" resetval="0" description="Color suppression" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="YNENHEN" width="1" begin="15" end="15" resetval="0" description="Non-linear enhancer" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="CFAFMT" width="4" begin="14" end="11" resetval="0" description="CFA format" range="-" rwaccess="R/W">
<bitenum id="CONV_BAYER" value="0" token="CONV_BAYER" description="Conventional Bayer pattern" />
<bitenum id="RSV" value="1" token="RSV" description="RESERVED" />
<bitenum id="RSV" value="2" token="RSV" description="RESERVED" />
<bitenum id="V_AND_H_2X_DNSAMPLE" value="3" token="V_AND_H_2X_DNSAMPLE" description="Vertical and horizontal 2x downsample" />
<bitenum id="RSV" value="4" token="RSV" description="RESERVED" />
<bitenum id="RSV" value="5" token="RSV" description="RESERVED" />
</bitfield>
<bitfield id="CFAEN" width="1" begin="10" end="10" resetval="0" description="CFA enable" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="NFEN" width="1" begin="9" end="9" resetval="0" description="Noise filter (no register impact)" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="HMEDEN" width="1" begin="8" end="8" resetval="0" description="Horizontal median filter (no register impact)" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="DRKFCAP" width="1" begin="7" end="7" resetval="0" description="Dark frame capture" range="-" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal processing" />
<bitenum id="CAPT_DK_FRM" value="1" token="CAPT_DK_FRM" description="capture dark frame" />
</bitfield>
<bitfield id="DRKFEN" width="1" begin="6" end="6" resetval="0" description="Subtract dark frame" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="INVALAW" width="1" begin="5" end="5" resetval="0" description="Inverse A-law" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="WIDTH" width="1" begin="4" end="4" resetval="0" description="Input data width" range="-" rwaccess="R/W">
<bitenum id="10_BITWIDE" value="0" token="10_BITWIDE" description="10-bit wide" />
<bitenum id="8_BITWIDE" value="1" token="8_BITWIDE" description="8-bit wide" />
</bitfield>
<bitfield id="ONESHOT" width="1" begin="3" end="3" resetval="0" description="One shot mode *If this bit is set to 1, it will be reset to 0 after the ENABLE bit is asserted." range="-" rwaccess="R/W">
<bitenum id="CONTINUOUS_VIA_VPORT" value="0" token="CONTINUOUS_VIA_VPORT" description="Continuous mode (via the video port)" />
<bitenum id="ONESHOTMODE" value="1" token="ONESHOTMODE" description="One shot mode" />
</bitfield>
<bitfield id="SOURCE" width="1" begin="2" end="2" resetval="0" description="Input source *If this bit is set to 1, it will be reset to 0 after the ENABLE bit is asserted." range="-" rwaccess="R/W">
<bitenum id="VPORT_VIA_CCDC" value="0" token="VPORT_VIA_CCDC" description="Video port (via the CCDC)" />
<bitenum id="SDRAM" value="1" token="SDRAM" description="SDRAM" />
</bitfield>
<bitfield id="BUSY" width="1" begin="1" end="1" resetval="0" description="Busy bit" range="-" rwaccess="R">
<bitenum id="NOTBUSY" value="0" token="NOTBUSY" description="Preview engine is not busy" />
<bitenum id="BUSY" value="1" token="BUSY" description="Preview engine is busy" />
</bitfield>
<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable bit *If the ONESHOT or SOURCE bit is 1, this bit will be reset to 0 after it is asserted." range="-" rwaccess="R/W">
<bitenum id="PREV_DISABLE" value="0" token="PREV_DISABLE" description="Preview engine is disabled" />
<bitenum id="PREV_ENABLE" value="1" token="PREV_ENABLE" description="Preview engine is enabled" />
</bitfield>
</register>
     <register id="HORZ_INFO" acronym="HORZ_INFO" offset="8" width="32" description="Horizontal information/setup">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SPH" width="14" begin="29" end="16" resetval="0" description="Start pixel horizontal" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="EPH" width="14" begin="13" end="0" resetval="0" description="End pixel horizontal  The input width of the preview engine must be a multiple of the average count multiplied by the least common multiple of the odd distance and even distance of the AVE register settings.  HORZ_INFO.EPH - HORZ_INFO.EPH + 1) MOD ((1 &amp;#60;&amp;#60; AVE.COUNT) * LeastCommonMultiple(AVE.ODDDIST+1,  AVE.EVENDIST+1)) = 0 " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VERT_INFO" acronym="VERT_INFO" offset="12" width="32" description="Vertical information/setup">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="SLV" width="14" begin="29" end="16" resetval="0" description="Start line vertical" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="15" end="14" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ELV" width="14" begin="13" end="0" resetval="0" description="End line vertical" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RSDR_ADDR" acronym="RSDR_ADDR" offset="16" width="32" description="Read address from SDRAM">
<bitfield id="RADR" width="32" begin="31" end="0" resetval="0" description="Read Address Specifies the initial address of the frame that is to be fetched from SDRAM The lower 5 bits of this register are always treated as zeroes - the starting address should be 32-byte aligned  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RADR_OFFSET" acronym="RADR_OFFSET" offset="20" width="32" description="Line offset for the read data">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Line offset Specifies the offset for each line relative to the previous line The lower 5 bits of this register are always treated as zeroes - the offset should be 32-byte aligned  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="DSDR_ADDR" acronym="DSDR_ADDR" offset="24" width="32" description="Dark frame address from SDRAM">
<bitfield id="DRKF" width="32" begin="31" end="0" resetval="0" description="Read Address Specifies the initial address of the dark frame that is to be fetched from SDRAM The lower 5 bits of this register are always treated as zeroes - the starting address should be 32-byte aligned  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="DRKF_OFFSET" acronym="DRKF_OFFSET" offset="28" width="32" description="Line offset for the dark frame data">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Line offset Specifies the offset for each line relative to the previous line The lower 5 bits of this register are always treated as zeroes - the offset should be 32-byte aligned  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WSDR_ADDR" acronym="WSDR_ADDR" offset="32" width="32" description="Write address to the sDRAM">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Write Address Specifies the output address of the frame that is to be stored into the SDRAM/DDRAM The lower 5 bits of this register are always treated as zeroes - the starting address should be 32-byte aligned  For optimum performance in the system, the starting address should be on a 256-byte boundary  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WADD_OFFSET" acronym="WADD_OFFSET" offset="36" width="32" description="Line offset for the write data">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Line offset Specifies the offset for each line relative to the previous line The lower 5 bits of this register are always treated as zeroes - the offset should be 32-byte aligned  For optimum performance in the system, the offset should be on a 256-byte boundary  * This field can be altered even when the preview engine is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="AVE" acronym="AVE" offset="40" width="32" description="Input formatter/averager">
<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ODDDIST" width="2" begin="5" end="4" resetval="0" description="Distance between consecutive pixels of same color in the odd line" range="-" rwaccess="R/W">
<bitenum id="1PIXEL" value="0" token="1PIXEL" description="1" />
<bitenum id="2PIXELS" value="1" token="2PIXELS" description="2" />
<bitenum id="3PIXELS" value="2" token="3PIXELS" description="3" />
<bitenum id="4PIXELS" value="3" token="4PIXELS" description="4" />
</bitfield>
<bitfield id="EVENDIST" width="2" begin="3" end="2" resetval="0" description="Distance between consecutive pixels of same color in the even line" range="-" rwaccess="R/W">
<bitenum id="1PIXEL" value="0" token="1PIXEL" description="1" />
<bitenum id="2PIXELS" value="1" token="2PIXELS" description="2" />
<bitenum id="3PIXELS" value="2" token="3PIXELS" description="3" />
<bitenum id="4PIXELS" value="3" token="4PIXELS" description="4" />
</bitfield>
<bitfield id="COUNT" width="2" begin="1" end="0" resetval="0" description="Number of horizontal pixels to average  This field should not be changed when the PCR.DRKFEN bit is set to '1' The input width must be divisible by the number of horizontal pixels to average indicated by this field (ie. if 4 pixel average is selected, then the input width must be a multiple of 4). " range="-" rwaccess="R/W">
<bitenum id="NOAVERAGING" value="0" token="NOAVERAGING" description="No averaging" />
<bitenum id="2PIXEL_AVG" value="1" token="2PIXEL_AVG" description="2 pixels average" />
<bitenum id="4PIXEL_AVG" value="2" token="4PIXEL_AVG" description="4 pixels average" />
<bitenum id="8PIXEL_AVG" value="3" token="8PIXEL_AVG" description="8 pixels average" />
</bitfield>
</register>
     <register id="HMED" acronym="HMED" offset="44" width="32" description="Horizontal median filter">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ODDDIST" width="1" begin="9" end="9" resetval="0" description="Distance between consecutive pixels of same color in the odd line" range="-" rwaccess="R/W">
<bitenum id="1PIXEL" value="0" token="1PIXEL" description="1" />
<bitenum id="2PIXELS" value="1" token="2PIXELS" description="2" />
</bitfield>
<bitfield id="EVENDIST" width="1" begin="8" end="8" resetval="0" description="Distance between consecutive pixels of same color in the even line" range="-" rwaccess="R/W">
<bitenum id="1PIXEL" value="0" token="1PIXEL" description="1" />
<bitenum id="2PIXELS" value="1" token="2PIXELS" description="2" />
</bitfield>
<bitfield id="THRESHOLD" width="8" begin="7" end="0" resetval="0" description="Horizontal median filter threshold" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="NF" acronym="NF" offset="48" width="32" description="Noise filter">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="STRNGTH" width="4" begin="3" end="0" resetval="0" description="Strength to use for the noise filter x = ((x * (16-STRNGTH)) + (ave * STRNGTH)) &gt;&gt; 4" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WB_DGAIN" acronym="WB_DGAIN" offset="52" width="32" description="White balance digital gain">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="DGAIN" width="10" begin="9" end="0" resetval="598" description="Digital gain for the white balance (U10Q8)  can change anytime following the start of a frame" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WBGAIN" acronym="WBGAIN" offset="56" width="32" description="White balance coefficients">
<bitfield id="COEF3" width="8" begin="31" end="24" resetval="50" description="White balance gain - COEF 3 (U8Q5) can change anytime following the start of a frame" range="-" rwaccess="R/W"></bitfield>
<bitfield id="COEF2" width="8" begin="23" end="16" resetval="50" description="White balance gain - COEF 2 (U8Q5) can change anytime following the start of a frame" range="-" rwaccess="R/W"></bitfield>
<bitfield id="COEF1" width="8" begin="15" end="8" resetval="50" description="White balance gain - COEF 1 (U8Q5) can change anytime following the start of a frame" range="-" rwaccess="R/W"></bitfield>
<bitfield id="COEF0" width="8" begin="7" end="0" resetval="50" description="White balance gain - COEF 0 (U8Q5) can change anytime following the start of a frame" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="WBSEL" acronym="WBSEL" offset="60" width="32" description="White balance coefficients selection">
<bitfield id="3_3" width="2" begin="31" end="30" resetval="3" description="Coefficient selection for 3rd line, 3rd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="3_2" width="2" begin="29" end="28" resetval="2" description="Coefficient selection for 3rd line, 2nd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="3_1" width="2" begin="27" end="26" resetval="3" description="Coefficient selection for 3rd line, 1st pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="3_0" width="2" begin="25" end="24" resetval="2" description="Coefficient selection for 3rd line, 0th pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="2_3" width="2" begin="23" end="22" resetval="1" description="Coefficient selection for 2nd line, 3rd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="2_2" width="2" begin="21" end="20" resetval="0" description="Coefficient selection for 2nd line, 2nd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="2_1" width="2" begin="19" end="18" resetval="1" description="Coefficient selection for 2nd line, 1st pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="2_0" width="2" begin="17" end="16" resetval="0" description="Coefficient selection for 2nd line, 0th pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="1_3" width="2" begin="15" end="14" resetval="3" description="Coefficient selection for 1st line, 3rd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="1_2" width="2" begin="13" end="12" resetval="2" description="Coefficient selection for 1st line, 2nd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="1_1" width="2" begin="11" end="10" resetval="3" description="Coefficient selection for 1st line, 1st pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="1_0" width="2" begin="9" end="8" resetval="2" description="Coefficient selection for 1st line, 0th pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="0_3" width="2" begin="7" end="6" resetval="1" description="Coefficient selection for 0th line, 3rd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="0_2" width="2" begin="5" end="4" resetval="0" description="Coefficient selection for 0th line, 2nd pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="0_1" width="2" begin="3" end="2" resetval="1" description="Coefficient selection for 0th line, 1st pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
<bitfield id="0_0" width="2" begin="1" end="0" resetval="0" description="Coefficient selection for 0th line, 0th pixel" range="-" rwaccess="R/W">
<bitenum id="COEF0" value="0" token="COEF0" description="COEF0" />
<bitenum id="COEF1" value="1" token="COEF1" description="COEF1" />
<bitenum id="COEF2" value="2" token="COEF2" description="COEF2" />
<bitenum id="COEF3" value="3" token="COEF3" description="COEF3" />
</bitfield>
</register>
     <register id="CFA" acronym="CFA" offset="64" width="32" description="CFA register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="GRADTH_VER" width="8" begin="15" end="8" resetval="0" description="Gradient threshold vertical" range="-" rwaccess="R/W"></bitfield>
<bitfield id="GRADTH_HOR" width="8" begin="7" end="0" resetval="0" description="Gradient threshold horizontal" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="BLKADJOFF" acronym="BLKADJOFF" offset="68" width="32" description="Black adjustment offset">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="R" width="8" begin="23" end="16" resetval="0" description="Black level offset adjustment for Red in 2's complement format" range="-" rwaccess="R/W"></bitfield>
<bitfield id="G" width="8" begin="15" end="8" resetval="0" description="Black level offset adjustment for Green in 2's complement format" range="-" rwaccess="R/W"></bitfield>
<bitfield id="B" width="8" begin="7" end="0" resetval="0" description="Black level offset adjustment for Blue in 2's complement format" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_MAT1" acronym="RGB_MAT1" offset="72" width="32" description="RGB2RGB blending matrix coefficients">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_GR" width="12" begin="27" end="16" resetval="598" description="Blending value for GR position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_RR" width="12" begin="11" end="0" resetval="598" description="Blending value for RR position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_MAT2" acronym="RGB_MAT2" offset="76" width="32" description="RGB2RGB blending matrix coefficients">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_RG" width="12" begin="27" end="16" resetval="598" description="Blending value for RG position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_BR" width="12" begin="11" end="0" resetval="598" description="Blending value for BR position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_MAT3" acronym="RGB_MAT3" offset="80" width="32" description="RGB2RGB blending matrix coefficients">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_BG" width="12" begin="27" end="16" resetval="598" description="Blending value for BG position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_GG" width="12" begin="11" end="0" resetval="598" description="Blending value for GG position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_MAT4" acronym="RGB_MAT4" offset="84" width="32" description="RGB2RGB blending matrix coefficients">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_GB" width="12" begin="27" end="16" resetval="598" description="Blending value for GB position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_RB" width="12" begin="11" end="0" resetval="598" description="Blending value for RB position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_MAT5" acronym="RGB_MAT5" offset="88" width="32" description="RGB2RGB blending matrix coefficients">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_BB" width="12" begin="11" end="0" resetval="598" description="Blending value for BB position (S12Q8 format)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_OFF1" acronym="RGB_OFF1" offset="92" width="32" description="RGB2RGB blending matrix offsets">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_OFFR" width="10" begin="25" end="16" resetval="0" description="Blending Offset value for Red (in two's complement)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_OFFG" width="10" begin="9" end="0" resetval="0" description="Blending Offset value for Green (in two's complement)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="RGB_OFF2" acronym="RGB_OFF2" offset="96" width="32" description="RGB2RGB blending matrix offsets">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="MTX_OFFB" width="10" begin="9" end="0" resetval="0" description="Blending Offset value for Blue (in two's complement)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CSC0" acronym="CSC0" offset="100" width="32" description="Color space conversion coefficients">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CSCBY" width="10" begin="29" end="20" resetval="40" description="Color Space Conversion Coefficient of B for computing Y Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCGY" width="10" begin="19" end="10" resetval="338" description="Color Space Conversion Coefficient of G for computing Y Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCRY" width="10" begin="9" end="0" resetval="118" description="Color Space Conversion Coefficient of R for computing Y Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CSC1" acronym="CSC1" offset="104" width="32" description="Color space conversion coefficients">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CSCBCB" width="10" begin="29" end="20" resetval="296" description="Color Space Conversion Coefficient of R for computing Cr Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCGCB" width="10" begin="19" end="10" resetval="2368" description="Color Space Conversion Coefficient of B for computing Cb Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCRCB" width="10" begin="9" end="0" resetval="2432" description="Color Space Conversion Coefficient of G for computing Cb Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CSC2" acronym="CSC2" offset="108" width="32" description="Color space conversion coefficients">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CSCBCR" width="10" begin="29" end="20" resetval="4100" description="Color Space Conversion Coefficient of B for computing Cr Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCGCR" width="10" begin="19" end="10" resetval="296" description="Color Space Conversion Coefficient of B for computing Cb Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSCRCR" width="10" begin="9" end="0" resetval="2342" description="Color Space Conversion Coefficient of G for computing Cb Precision is S10Q8" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CSC_OFFSET" acronym="CSC_OFFSET" offset="112" width="32" description="Color space conversion offsets">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="YOFST" width="10" begin="25" end="16" resetval="0" description="DC Offset value for Y Yout = Yin + YOFST ( 0-1023)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="OFSTCB" width="8" begin="15" end="8" resetval="0" description="DC Offset value for Cb (S8Q7) Cout = Cin + OFSTCB ( -128:127 )" range="-" rwaccess="R/W"></bitfield>
<bitfield id="OFSTCR" width="8" begin="7" end="0" resetval="0" description="DC Offset value for Cr (S8Q7) Cout = Cin + OFSTCR ( -128:127 ) " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CNT_BRT" acronym="CNT_BRT" offset="116" width="32" description="Contrast and brightness settings">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CNT" width="8" begin="15" end="8" resetval="22" description="Contrast Adjustment Sets the contrast of the Y data.   Precision is U8Q4, i.e ( 0 to 15.9375 ). Applied after offset adjustments." range="-" rwaccess="R/W"></bitfield>
<bitfield id="BRT" width="8" begin="7" end="0" resetval="0" description="Brightness Adjustment  Sets the brightness of Y data ( 0 to 255 ). Applied after contrast adjustments." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="CSUP" acronym="CSUP" offset="120" width="32" description="Chrominance supression settings">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HPFY" width="1" begin="16" end="16" resetval="0" description="Use HPF of Luminance for chroma suppression" range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable (use Luminance without HPF)" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
</bitfield>
<bitfield id="CSUPTH" width="8" begin="15" end="8" resetval="0" description="Chroma Suppression Threshold" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CSUPG" width="8" begin="7" end="0" resetval="0" description="Gain value for Chroma Suppression Function Precision is U8Q8  i.e ( 0 to 0.99609375 )" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SETUP_YC" acronym="SETUP_YC" offset="124" width="32" description="Maximum/Minimum Y and C settings">
<bitfield id="MAXY" width="8" begin="31" end="24" resetval="597" description="Maximum Y value, values greater than set value are clipped to the set value" range="-" rwaccess="R/W"></bitfield>
<bitfield id="MINY" width="8" begin="23" end="16" resetval="0" description="Minimum Y value.  Values less than set value are clipped to the set value" range="-" rwaccess="R/W"></bitfield>
<bitfield id="MAXC" width="8" begin="15" end="8" resetval="597" description="Maximum Cb and Cr value, values greater than set value are clipped to the set value" range="-" rwaccess="R/W"></bitfield>
<bitfield id="MINC" width="8" begin="7" end="0" resetval="0" description="Minimum Cb and Cr value.  Values less than set value are clipped to the set value" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SET_TBL_ADDRESS" acronym="SET_TBL_ADDRESS" offset="128" width="32" description="Setup Table addresses">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ADDR" width="13" begin="12" end="0" resetval="0" description="13-bit address" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SET_TBL_DATA" acronym="SET_TBL_DATA" offset="132" width="32" description="Setup Table data">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="DATA" width="20" begin="19" end="0" resetval="0" description="Data to be written All 20-bits are valid for the non-linear enhancer Only 8 LSB are chosen for the gamma, noise filter, and CFA coefficient tables" range="-" rwaccess="R/W"></bitfield>
</register>
</module>
