# VIVADO SYNTHESIS & BITSTREAM SCRIPT
# This script automates the flow for the generated Regex Matcher hardware

# 1. Setup
set part xc7a100tcsg324-1
set outputDir ./build
file mkdir $outputDir

# 2. Create the project in memory
create_project -in_memory -part $part

# 3. Read Verilog files
# Core Library & Helpers
read_verilog [glob lib/verilog-ethernet/rtl/*.v]
read_verilog lib/extra_rtl/phy_reset_fsm.v
read_verilog lib/extra_rtl/cycle_counter.v
read_verilog lib/extra_rtl/xiir_eth_stack.v

# Generated Files
read_verilog [glob output/nfa_*.v]
read_verilog output/top.v
read_verilog output/packet_parser_fsm.v
read_verilog output/result_assembler.v
read_verilog output/top_fpga.v
read_verilog output/uart_tx.v

# 4. Read Constraints
read_xdc output/constraints.xdc

# 5. Run Synthesis
synth_design -top top_fpga -part $part

# Add generated clock for ETH PHY (50 MHz)
# Assumes 100MHz 'clk' is divided by 2 inside top_fpga.v
create_generated_clock -name eth_refclk -source [get_ports clk] -divide_by 2 [get_pins eth_refclk_reg/Q]

# 6. Run Implementation Flow
opt_design
place_design
route_design

# 7. Generate Reports
report_utilization    -file $outputDir/post_route_util.txt
report_timing_summary -file $outputDir/post_route_timing.txt

# 8. Generate Bitstream
write_bitstream -force $outputDir/top_fpga.bit

# 9. Cleanup and close
close_project
