#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d6c23179a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001d6c23d6c80_0 .net "PC", 31 0, v000001d6c23d1ac0_0;  1 drivers
v000001d6c23d7ae0_0 .var "clk", 0 0;
v000001d6c23d8260_0 .net "clkout", 0 0, L_000001d6c230cd90;  1 drivers
v000001d6c23d74a0_0 .net "cycles_consumed", 31 0, v000001d6c23d5680_0;  1 drivers
v000001d6c23d84e0_0 .net "regs0", 31 0, L_000001d6c230cf50;  1 drivers
v000001d6c23d8120_0 .net "regs1", 31 0, L_000001d6c230d110;  1 drivers
v000001d6c23d7180_0 .net "regs2", 31 0, L_000001d6c230d420;  1 drivers
v000001d6c23d68c0_0 .net "regs3", 31 0, L_000001d6c230cfc0;  1 drivers
v000001d6c23d7540_0 .net "regs4", 31 0, L_000001d6c230d030;  1 drivers
v000001d6c23d6aa0_0 .net "regs5", 31 0, L_000001d6c230d490;  1 drivers
v000001d6c23d8580_0 .var "rst", 0 0;
S_000001d6c2295150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001d6c23179a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001d6c2317cc0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d6c2317cf8 .param/l "add" 0 4 5, C4<100000>;
P_000001d6c2317d30 .param/l "addi" 0 4 8, C4<001000>;
P_000001d6c2317d68 .param/l "addu" 0 4 5, C4<100001>;
P_000001d6c2317da0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d6c2317dd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d6c2317e10 .param/l "beq" 0 4 10, C4<000100>;
P_000001d6c2317e48 .param/l "bne" 0 4 10, C4<000101>;
P_000001d6c2317e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d6c2317eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d6c2317ef0 .param/l "j" 0 4 12, C4<000010>;
P_000001d6c2317f28 .param/l "jal" 0 4 12, C4<000011>;
P_000001d6c2317f60 .param/l "jr" 0 4 6, C4<001000>;
P_000001d6c2317f98 .param/l "lw" 0 4 8, C4<100011>;
P_000001d6c2317fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d6c2318008 .param/l "or_" 0 4 5, C4<100101>;
P_000001d6c2318040 .param/l "ori" 0 4 8, C4<001101>;
P_000001d6c2318078 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d6c23180b0 .param/l "sll" 0 4 6, C4<000000>;
P_000001d6c23180e8 .param/l "slt" 0 4 5, C4<101010>;
P_000001d6c2318120 .param/l "slti" 0 4 8, C4<101010>;
P_000001d6c2318158 .param/l "srl" 0 4 6, C4<000010>;
P_000001d6c2318190 .param/l "sub" 0 4 5, C4<100010>;
P_000001d6c23181c8 .param/l "subu" 0 4 5, C4<100011>;
P_000001d6c2318200 .param/l "sw" 0 4 8, C4<101011>;
P_000001d6c2318238 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d6c2318270 .param/l "xori" 0 4 8, C4<001110>;
L_000001d6c230caf0 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230d500 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230d570 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230ce70 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230cc40 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230d260 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230cd20 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230d5e0 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230cd90 .functor OR 1, v000001d6c23d7ae0_0, v000001d6c2305190_0, C4<0>, C4<0>;
L_000001d6c230d650 .functor OR 1, L_000001d6c23d7680, L_000001d6c23d7cc0, C4<0>, C4<0>;
L_000001d6c230d2d0 .functor AND 1, L_000001d6c2432010, L_000001d6c2432290, C4<1>, C4<1>;
L_000001d6c230d6c0 .functor NOT 1, v000001d6c23d8580_0, C4<0>, C4<0>, C4<0>;
L_000001d6c230d7a0 .functor OR 1, L_000001d6c2430990, L_000001d6c2430df0, C4<0>, C4<0>;
L_000001d6c230cee0 .functor OR 1, L_000001d6c230d7a0, L_000001d6c2430a30, C4<0>, C4<0>;
L_000001d6c230d810 .functor OR 1, L_000001d6c2431110, L_000001d6c2431c50, C4<0>, C4<0>;
L_000001d6c230d880 .functor AND 1, L_000001d6c2431070, L_000001d6c230d810, C4<1>, C4<1>;
L_000001d6c2433770 .functor OR 1, L_000001d6c24317f0, L_000001d6c2431890, C4<0>, C4<0>;
L_000001d6c2433540 .functor AND 1, L_000001d6c2431750, L_000001d6c2433770, C4<1>, C4<1>;
v000001d6c23d1340_0 .net "ALUOp", 3 0, v000001d6c2305370_0;  1 drivers
v000001d6c23d0940_0 .net "ALUResult", 31 0, v000001d6c23ca060_0;  1 drivers
v000001d6c23d1200_0 .net "ALUSrc", 0 0, v000001d6c2305410_0;  1 drivers
v000001d6c23d03a0_0 .net "ALUin2", 31 0, L_000001d6c2431610;  1 drivers
v000001d6c23d04e0_0 .net "MemReadEn", 0 0, v000001d6c2304e70_0;  1 drivers
v000001d6c23d0580_0 .net "MemWriteEn", 0 0, v000001d6c2304f10_0;  1 drivers
v000001d6c23d12a0_0 .net "MemtoReg", 0 0, v000001d6c2305050_0;  1 drivers
v000001d6c23d13e0_0 .net "PC", 31 0, v000001d6c23d1ac0_0;  alias, 1 drivers
v000001d6c23d0a80_0 .net "PCPlus1", 31 0, L_000001d6c23d72c0;  1 drivers
v000001d6c23d06c0_0 .net "PCsrc", 1 0, v000001d6c23ca880_0;  1 drivers
v000001d6c23d1c00_0 .net "RegDst", 0 0, v000001d6c23050f0_0;  1 drivers
v000001d6c23d1480_0 .net "RegWriteEn", 0 0, v000001d6c2305910_0;  1 drivers
v000001d6c23d0f80_0 .net "WriteRegister", 4 0, L_000001d6c24325b0;  1 drivers
v000001d6c23d1020_0 .net *"_ivl_0", 0 0, L_000001d6c230caf0;  1 drivers
L_000001d6c23d88d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d0440_0 .net/2u *"_ivl_10", 4 0, L_000001d6c23d88d0;  1 drivers
L_000001d6c23d8cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d0760_0 .net *"_ivl_101", 15 0, L_000001d6c23d8cc0;  1 drivers
v000001d6c23d0800_0 .net *"_ivl_102", 31 0, L_000001d6c2431930;  1 drivers
L_000001d6c23d8d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d1700_0 .net *"_ivl_105", 25 0, L_000001d6c23d8d08;  1 drivers
L_000001d6c23d8d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d0300_0 .net/2u *"_ivl_106", 31 0, L_000001d6c23d8d50;  1 drivers
v000001d6c23d0b20_0 .net *"_ivl_108", 0 0, L_000001d6c2432010;  1 drivers
L_000001d6c23d8d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d15c0_0 .net/2u *"_ivl_110", 5 0, L_000001d6c23d8d98;  1 drivers
v000001d6c23d1660_0 .net *"_ivl_112", 0 0, L_000001d6c2432290;  1 drivers
v000001d6c23d0ee0_0 .net *"_ivl_115", 0 0, L_000001d6c230d2d0;  1 drivers
v000001d6c23d0bc0_0 .net *"_ivl_116", 47 0, L_000001d6c2432150;  1 drivers
L_000001d6c23d8de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d17a0_0 .net *"_ivl_119", 15 0, L_000001d6c23d8de0;  1 drivers
L_000001d6c23d8918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d6c23d08a0_0 .net/2u *"_ivl_12", 5 0, L_000001d6c23d8918;  1 drivers
v000001d6c23d1840_0 .net *"_ivl_120", 47 0, L_000001d6c2431f70;  1 drivers
L_000001d6c23d8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d18e0_0 .net *"_ivl_123", 15 0, L_000001d6c23d8e28;  1 drivers
v000001d6c23d1980_0 .net *"_ivl_125", 0 0, L_000001d6c24308f0;  1 drivers
v000001d6c23d09e0_0 .net *"_ivl_126", 31 0, L_000001d6c2430ad0;  1 drivers
v000001d6c23d0080_0 .net *"_ivl_128", 47 0, L_000001d6c2432650;  1 drivers
v000001d6c23d0c60_0 .net *"_ivl_130", 47 0, L_000001d6c2430e90;  1 drivers
v000001d6c23d1ca0_0 .net *"_ivl_132", 47 0, L_000001d6c2430c10;  1 drivers
v000001d6c23d0620_0 .net *"_ivl_134", 47 0, L_000001d6c2431430;  1 drivers
L_000001d6c23d8e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6c23d1d40_0 .net/2u *"_ivl_138", 1 0, L_000001d6c23d8e70;  1 drivers
v000001d6c23d0d00_0 .net *"_ivl_14", 0 0, L_000001d6c23d7b80;  1 drivers
v000001d6c23d0e40_0 .net *"_ivl_140", 0 0, L_000001d6c24320b0;  1 drivers
L_000001d6c23d8eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d6c23d1de0_0 .net/2u *"_ivl_142", 1 0, L_000001d6c23d8eb8;  1 drivers
v000001d6c23d1e80_0 .net *"_ivl_144", 0 0, L_000001d6c2430b70;  1 drivers
L_000001d6c23d8f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d6c23d1f20_0 .net/2u *"_ivl_146", 1 0, L_000001d6c23d8f00;  1 drivers
v000001d6c23d0120_0 .net *"_ivl_148", 0 0, L_000001d6c2431e30;  1 drivers
L_000001d6c23d8f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d01c0_0 .net/2u *"_ivl_150", 31 0, L_000001d6c23d8f48;  1 drivers
L_000001d6c23d8f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d0260_0 .net/2u *"_ivl_152", 31 0, L_000001d6c23d8f90;  1 drivers
v000001d6c23d29f0_0 .net *"_ivl_154", 31 0, L_000001d6c24323d0;  1 drivers
v000001d6c23d3350_0 .net *"_ivl_156", 31 0, L_000001d6c24321f0;  1 drivers
L_000001d6c23d8960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3f30_0 .net/2u *"_ivl_16", 4 0, L_000001d6c23d8960;  1 drivers
v000001d6c23d3cb0_0 .net *"_ivl_160", 0 0, L_000001d6c230d6c0;  1 drivers
L_000001d6c23d9020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2c70_0 .net/2u *"_ivl_162", 31 0, L_000001d6c23d9020;  1 drivers
L_000001d6c23d90f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2bd0_0 .net/2u *"_ivl_166", 5 0, L_000001d6c23d90f8;  1 drivers
v000001d6c23d2950_0 .net *"_ivl_168", 0 0, L_000001d6c2430990;  1 drivers
L_000001d6c23d9140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2f90_0 .net/2u *"_ivl_170", 5 0, L_000001d6c23d9140;  1 drivers
v000001d6c23d38f0_0 .net *"_ivl_172", 0 0, L_000001d6c2430df0;  1 drivers
v000001d6c23d3c10_0 .net *"_ivl_175", 0 0, L_000001d6c230d7a0;  1 drivers
L_000001d6c23d9188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2590_0 .net/2u *"_ivl_176", 5 0, L_000001d6c23d9188;  1 drivers
v000001d6c23d2090_0 .net *"_ivl_178", 0 0, L_000001d6c2430a30;  1 drivers
v000001d6c23d33f0_0 .net *"_ivl_181", 0 0, L_000001d6c230cee0;  1 drivers
L_000001d6c23d91d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d28b0_0 .net/2u *"_ivl_182", 15 0, L_000001d6c23d91d0;  1 drivers
v000001d6c23d2a90_0 .net *"_ivl_184", 31 0, L_000001d6c2430d50;  1 drivers
v000001d6c23d2b30_0 .net *"_ivl_187", 0 0, L_000001d6c2431a70;  1 drivers
v000001d6c23d2d10_0 .net *"_ivl_188", 15 0, L_000001d6c24311b0;  1 drivers
v000001d6c23d2db0_0 .net *"_ivl_19", 4 0, L_000001d6c23d8760;  1 drivers
v000001d6c23d3d50_0 .net *"_ivl_190", 31 0, L_000001d6c2431250;  1 drivers
v000001d6c23d2810_0 .net *"_ivl_194", 31 0, L_000001d6c2430f30;  1 drivers
L_000001d6c23d9218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2310_0 .net *"_ivl_197", 25 0, L_000001d6c23d9218;  1 drivers
L_000001d6c23d9260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3670_0 .net/2u *"_ivl_198", 31 0, L_000001d6c23d9260;  1 drivers
L_000001d6c23d8888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d2e50_0 .net/2u *"_ivl_2", 5 0, L_000001d6c23d8888;  1 drivers
v000001d6c23d2ef0_0 .net *"_ivl_20", 4 0, L_000001d6c23d8620;  1 drivers
v000001d6c23d3a30_0 .net *"_ivl_200", 0 0, L_000001d6c2431070;  1 drivers
L_000001d6c23d92a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3490_0 .net/2u *"_ivl_202", 5 0, L_000001d6c23d92a8;  1 drivers
v000001d6c23d3df0_0 .net *"_ivl_204", 0 0, L_000001d6c2431110;  1 drivers
L_000001d6c23d92f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3030_0 .net/2u *"_ivl_206", 5 0, L_000001d6c23d92f0;  1 drivers
v000001d6c23d2770_0 .net *"_ivl_208", 0 0, L_000001d6c2431c50;  1 drivers
v000001d6c23d30d0_0 .net *"_ivl_211", 0 0, L_000001d6c230d810;  1 drivers
v000001d6c23d2270_0 .net *"_ivl_213", 0 0, L_000001d6c230d880;  1 drivers
L_000001d6c23d9338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d6c23d21d0_0 .net/2u *"_ivl_214", 5 0, L_000001d6c23d9338;  1 drivers
v000001d6c23d3850_0 .net *"_ivl_216", 0 0, L_000001d6c24312f0;  1 drivers
L_000001d6c23d9380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d6c23d24f0_0 .net/2u *"_ivl_218", 31 0, L_000001d6c23d9380;  1 drivers
v000001d6c23d35d0_0 .net *"_ivl_220", 31 0, L_000001d6c2431390;  1 drivers
v000001d6c23d3170_0 .net *"_ivl_224", 31 0, L_000001d6c24316b0;  1 drivers
L_000001d6c23d93c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3e90_0 .net *"_ivl_227", 25 0, L_000001d6c23d93c8;  1 drivers
L_000001d6c23d9410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3210_0 .net/2u *"_ivl_228", 31 0, L_000001d6c23d9410;  1 drivers
v000001d6c23d2630_0 .net *"_ivl_230", 0 0, L_000001d6c2431750;  1 drivers
L_000001d6c23d9458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d32b0_0 .net/2u *"_ivl_232", 5 0, L_000001d6c23d9458;  1 drivers
v000001d6c23d2130_0 .net *"_ivl_234", 0 0, L_000001d6c24317f0;  1 drivers
L_000001d6c23d94a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3530_0 .net/2u *"_ivl_236", 5 0, L_000001d6c23d94a0;  1 drivers
v000001d6c23d3710_0 .net *"_ivl_238", 0 0, L_000001d6c2431890;  1 drivers
v000001d6c23d23b0_0 .net *"_ivl_24", 0 0, L_000001d6c230d570;  1 drivers
v000001d6c23d37b0_0 .net *"_ivl_241", 0 0, L_000001d6c2433770;  1 drivers
v000001d6c23d3990_0 .net *"_ivl_243", 0 0, L_000001d6c2433540;  1 drivers
L_000001d6c23d94e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d6c23d3ad0_0 .net/2u *"_ivl_244", 5 0, L_000001d6c23d94e8;  1 drivers
v000001d6c23d3b70_0 .net *"_ivl_246", 0 0, L_000001d6c2431bb0;  1 drivers
v000001d6c23d2450_0 .net *"_ivl_248", 31 0, L_000001d6c2431cf0;  1 drivers
L_000001d6c23d89a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d26d0_0 .net/2u *"_ivl_26", 4 0, L_000001d6c23d89a8;  1 drivers
v000001d6c23d4e60_0 .net *"_ivl_29", 4 0, L_000001d6c23d6960;  1 drivers
v000001d6c23d50e0_0 .net *"_ivl_32", 0 0, L_000001d6c230ce70;  1 drivers
L_000001d6c23d89f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d4fa0_0 .net/2u *"_ivl_34", 4 0, L_000001d6c23d89f0;  1 drivers
v000001d6c23d5040_0 .net *"_ivl_37", 4 0, L_000001d6c23d8080;  1 drivers
v000001d6c23d4460_0 .net *"_ivl_40", 0 0, L_000001d6c230cc40;  1 drivers
L_000001d6c23d8a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d4780_0 .net/2u *"_ivl_42", 15 0, L_000001d6c23d8a38;  1 drivers
v000001d6c23d4820_0 .net *"_ivl_45", 15 0, L_000001d6c23d75e0;  1 drivers
v000001d6c23d48c0_0 .net *"_ivl_48", 0 0, L_000001d6c230d260;  1 drivers
v000001d6c23d5c20_0 .net *"_ivl_5", 5 0, L_000001d6c23d6e60;  1 drivers
L_000001d6c23d8a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d5540_0 .net/2u *"_ivl_50", 36 0, L_000001d6c23d8a80;  1 drivers
L_000001d6c23d8ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d5180_0 .net/2u *"_ivl_52", 31 0, L_000001d6c23d8ac8;  1 drivers
v000001d6c23d5220_0 .net *"_ivl_55", 4 0, L_000001d6c23d6dc0;  1 drivers
v000001d6c23d4f00_0 .net *"_ivl_56", 36 0, L_000001d6c23d7fe0;  1 drivers
v000001d6c23d5900_0 .net *"_ivl_58", 36 0, L_000001d6c23d6a00;  1 drivers
v000001d6c23d4280_0 .net *"_ivl_62", 0 0, L_000001d6c230cd20;  1 drivers
L_000001d6c23d8b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d59a0_0 .net/2u *"_ivl_64", 5 0, L_000001d6c23d8b10;  1 drivers
v000001d6c23d52c0_0 .net *"_ivl_67", 5 0, L_000001d6c23d83a0;  1 drivers
v000001d6c23d4500_0 .net *"_ivl_70", 0 0, L_000001d6c230d5e0;  1 drivers
L_000001d6c23d8b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d46e0_0 .net/2u *"_ivl_72", 57 0, L_000001d6c23d8b58;  1 drivers
L_000001d6c23d8ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23d40a0_0 .net/2u *"_ivl_74", 31 0, L_000001d6c23d8ba0;  1 drivers
v000001d6c23d4320_0 .net *"_ivl_77", 25 0, L_000001d6c23d6fa0;  1 drivers
v000001d6c23d43c0_0 .net *"_ivl_78", 57 0, L_000001d6c23d6f00;  1 drivers
v000001d6c23d5360_0 .net *"_ivl_8", 0 0, L_000001d6c230d500;  1 drivers
v000001d6c23d4d20_0 .net *"_ivl_80", 57 0, L_000001d6c23d7040;  1 drivers
L_000001d6c23d8be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d6c23d5400_0 .net/2u *"_ivl_84", 31 0, L_000001d6c23d8be8;  1 drivers
L_000001d6c23d8c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d6c23d4140_0 .net/2u *"_ivl_88", 5 0, L_000001d6c23d8c30;  1 drivers
v000001d6c23d57c0_0 .net *"_ivl_90", 0 0, L_000001d6c23d7680;  1 drivers
L_000001d6c23d8c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d6c23d4960_0 .net/2u *"_ivl_92", 5 0, L_000001d6c23d8c78;  1 drivers
v000001d6c23d41e0_0 .net *"_ivl_94", 0 0, L_000001d6c23d7cc0;  1 drivers
v000001d6c23d45a0_0 .net *"_ivl_97", 0 0, L_000001d6c230d650;  1 drivers
v000001d6c23d54a0_0 .net *"_ivl_98", 47 0, L_000001d6c23d7360;  1 drivers
v000001d6c23d4640_0 .net "adderResult", 31 0, L_000001d6c2431d90;  1 drivers
v000001d6c23d5720_0 .net "address", 31 0, L_000001d6c23d7220;  1 drivers
v000001d6c23d55e0_0 .net "clk", 0 0, L_000001d6c230cd90;  alias, 1 drivers
v000001d6c23d5680_0 .var "cycles_consumed", 31 0;
o000001d6c2381888 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6c23d4c80_0 .net "excep_flag", 0 0, o000001d6c2381888;  0 drivers
v000001d6c23d4a00_0 .net "extImm", 31 0, L_000001d6c24319d0;  1 drivers
v000001d6c23d5860_0 .net "funct", 5 0, L_000001d6c23d6d20;  1 drivers
v000001d6c23d4aa0_0 .net "hlt", 0 0, v000001d6c2305190_0;  1 drivers
v000001d6c23d5a40_0 .net "imm", 15 0, L_000001d6c23d7c20;  1 drivers
v000001d6c23d5ae0_0 .net "immediate", 31 0, L_000001d6c24314d0;  1 drivers
v000001d6c23d4b40_0 .net "input_clk", 0 0, v000001d6c23d7ae0_0;  1 drivers
v000001d6c23d5b80_0 .net "instruction", 31 0, L_000001d6c2432510;  1 drivers
v000001d6c23d5f40_0 .net "memoryReadData", 31 0, v000001d6c23d1a20_0;  1 drivers
v000001d6c23d4dc0_0 .net "nextPC", 31 0, L_000001d6c2432330;  1 drivers
v000001d6c23d5cc0_0 .net "opcode", 5 0, L_000001d6c23d7ea0;  1 drivers
v000001d6c23d5d60_0 .net "rd", 4 0, L_000001d6c23d81c0;  1 drivers
v000001d6c23d5e00_0 .net "readData1", 31 0, L_000001d6c230c9a0;  1 drivers
v000001d6c23d5ea0_0 .net "readData1_w", 31 0, L_000001d6c2435860;  1 drivers
v000001d6c23d4be0_0 .net "readData2", 31 0, L_000001d6c230d3b0;  1 drivers
v000001d6c23d7860_0 .net "regs0", 31 0, L_000001d6c230cf50;  alias, 1 drivers
v000001d6c23d7e00_0 .net "regs1", 31 0, L_000001d6c230d110;  alias, 1 drivers
v000001d6c23d70e0_0 .net "regs2", 31 0, L_000001d6c230d420;  alias, 1 drivers
v000001d6c23d8440_0 .net "regs3", 31 0, L_000001d6c230cfc0;  alias, 1 drivers
v000001d6c23d7d60_0 .net "regs4", 31 0, L_000001d6c230d030;  alias, 1 drivers
v000001d6c23d7900_0 .net "regs5", 31 0, L_000001d6c230d490;  alias, 1 drivers
v000001d6c23d79a0_0 .net "rs", 4 0, L_000001d6c23d7f40;  1 drivers
v000001d6c23d7720_0 .net "rst", 0 0, v000001d6c23d8580_0;  1 drivers
v000001d6c23d6be0_0 .net "rt", 4 0, L_000001d6c23d86c0;  1 drivers
v000001d6c23d77c0_0 .net "shamt", 31 0, L_000001d6c23d6b40;  1 drivers
v000001d6c23d7400_0 .net "wire_instruction", 31 0, L_000001d6c230d730;  1 drivers
v000001d6c23d7a40_0 .net "writeData", 31 0, L_000001d6c2435c20;  1 drivers
v000001d6c23d8300_0 .net "zero", 0 0, L_000001d6c2435040;  1 drivers
L_000001d6c23d6e60 .part L_000001d6c2432510, 26, 6;
L_000001d6c23d7ea0 .functor MUXZ 6, L_000001d6c23d6e60, L_000001d6c23d8888, L_000001d6c230caf0, C4<>;
L_000001d6c23d7b80 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d8918;
L_000001d6c23d8760 .part L_000001d6c2432510, 11, 5;
L_000001d6c23d8620 .functor MUXZ 5, L_000001d6c23d8760, L_000001d6c23d8960, L_000001d6c23d7b80, C4<>;
L_000001d6c23d81c0 .functor MUXZ 5, L_000001d6c23d8620, L_000001d6c23d88d0, L_000001d6c230d500, C4<>;
L_000001d6c23d6960 .part L_000001d6c2432510, 21, 5;
L_000001d6c23d7f40 .functor MUXZ 5, L_000001d6c23d6960, L_000001d6c23d89a8, L_000001d6c230d570, C4<>;
L_000001d6c23d8080 .part L_000001d6c2432510, 16, 5;
L_000001d6c23d86c0 .functor MUXZ 5, L_000001d6c23d8080, L_000001d6c23d89f0, L_000001d6c230ce70, C4<>;
L_000001d6c23d75e0 .part L_000001d6c2432510, 0, 16;
L_000001d6c23d7c20 .functor MUXZ 16, L_000001d6c23d75e0, L_000001d6c23d8a38, L_000001d6c230cc40, C4<>;
L_000001d6c23d6dc0 .part L_000001d6c2432510, 6, 5;
L_000001d6c23d7fe0 .concat [ 5 32 0 0], L_000001d6c23d6dc0, L_000001d6c23d8ac8;
L_000001d6c23d6a00 .functor MUXZ 37, L_000001d6c23d7fe0, L_000001d6c23d8a80, L_000001d6c230d260, C4<>;
L_000001d6c23d6b40 .part L_000001d6c23d6a00, 0, 32;
L_000001d6c23d83a0 .part L_000001d6c2432510, 0, 6;
L_000001d6c23d6d20 .functor MUXZ 6, L_000001d6c23d83a0, L_000001d6c23d8b10, L_000001d6c230cd20, C4<>;
L_000001d6c23d6fa0 .part L_000001d6c2432510, 0, 26;
L_000001d6c23d6f00 .concat [ 26 32 0 0], L_000001d6c23d6fa0, L_000001d6c23d8ba0;
L_000001d6c23d7040 .functor MUXZ 58, L_000001d6c23d6f00, L_000001d6c23d8b58, L_000001d6c230d5e0, C4<>;
L_000001d6c23d7220 .part L_000001d6c23d7040, 0, 32;
L_000001d6c23d72c0 .arith/sum 32, v000001d6c23d1ac0_0, L_000001d6c23d8be8;
L_000001d6c23d7680 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d8c30;
L_000001d6c23d7cc0 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d8c78;
L_000001d6c23d7360 .concat [ 32 16 0 0], L_000001d6c23d7220, L_000001d6c23d8cc0;
L_000001d6c2431930 .concat [ 6 26 0 0], L_000001d6c23d7ea0, L_000001d6c23d8d08;
L_000001d6c2432010 .cmp/eq 32, L_000001d6c2431930, L_000001d6c23d8d50;
L_000001d6c2432290 .cmp/eq 6, L_000001d6c23d6d20, L_000001d6c23d8d98;
L_000001d6c2432150 .concat [ 32 16 0 0], L_000001d6c230c9a0, L_000001d6c23d8de0;
L_000001d6c2431f70 .concat [ 32 16 0 0], v000001d6c23d1ac0_0, L_000001d6c23d8e28;
L_000001d6c24308f0 .part L_000001d6c23d7c20, 15, 1;
LS_000001d6c2430ad0_0_0 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_4 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_8 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_12 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_16 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_20 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_24 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_0_28 .concat [ 1 1 1 1], L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0, L_000001d6c24308f0;
LS_000001d6c2430ad0_1_0 .concat [ 4 4 4 4], LS_000001d6c2430ad0_0_0, LS_000001d6c2430ad0_0_4, LS_000001d6c2430ad0_0_8, LS_000001d6c2430ad0_0_12;
LS_000001d6c2430ad0_1_4 .concat [ 4 4 4 4], LS_000001d6c2430ad0_0_16, LS_000001d6c2430ad0_0_20, LS_000001d6c2430ad0_0_24, LS_000001d6c2430ad0_0_28;
L_000001d6c2430ad0 .concat [ 16 16 0 0], LS_000001d6c2430ad0_1_0, LS_000001d6c2430ad0_1_4;
L_000001d6c2432650 .concat [ 16 32 0 0], L_000001d6c23d7c20, L_000001d6c2430ad0;
L_000001d6c2430e90 .arith/sum 48, L_000001d6c2431f70, L_000001d6c2432650;
L_000001d6c2430c10 .functor MUXZ 48, L_000001d6c2430e90, L_000001d6c2432150, L_000001d6c230d2d0, C4<>;
L_000001d6c2431430 .functor MUXZ 48, L_000001d6c2430c10, L_000001d6c23d7360, L_000001d6c230d650, C4<>;
L_000001d6c2431d90 .part L_000001d6c2431430, 0, 32;
L_000001d6c24320b0 .cmp/eq 2, v000001d6c23ca880_0, L_000001d6c23d8e70;
L_000001d6c2430b70 .cmp/eq 2, v000001d6c23ca880_0, L_000001d6c23d8eb8;
L_000001d6c2431e30 .cmp/eq 2, v000001d6c23ca880_0, L_000001d6c23d8f00;
L_000001d6c24323d0 .functor MUXZ 32, L_000001d6c23d8f90, L_000001d6c23d8f48, L_000001d6c2431e30, C4<>;
L_000001d6c24321f0 .functor MUXZ 32, L_000001d6c24323d0, L_000001d6c2431d90, L_000001d6c2430b70, C4<>;
L_000001d6c2432330 .functor MUXZ 32, L_000001d6c24321f0, L_000001d6c23d72c0, L_000001d6c24320b0, C4<>;
L_000001d6c2432510 .functor MUXZ 32, L_000001d6c230d730, L_000001d6c23d9020, L_000001d6c230d6c0, C4<>;
L_000001d6c2430990 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d90f8;
L_000001d6c2430df0 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d9140;
L_000001d6c2430a30 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d9188;
L_000001d6c2430d50 .concat [ 16 16 0 0], L_000001d6c23d7c20, L_000001d6c23d91d0;
L_000001d6c2431a70 .part L_000001d6c23d7c20, 15, 1;
LS_000001d6c24311b0_0_0 .concat [ 1 1 1 1], L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70;
LS_000001d6c24311b0_0_4 .concat [ 1 1 1 1], L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70;
LS_000001d6c24311b0_0_8 .concat [ 1 1 1 1], L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70;
LS_000001d6c24311b0_0_12 .concat [ 1 1 1 1], L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70, L_000001d6c2431a70;
L_000001d6c24311b0 .concat [ 4 4 4 4], LS_000001d6c24311b0_0_0, LS_000001d6c24311b0_0_4, LS_000001d6c24311b0_0_8, LS_000001d6c24311b0_0_12;
L_000001d6c2431250 .concat [ 16 16 0 0], L_000001d6c23d7c20, L_000001d6c24311b0;
L_000001d6c24319d0 .functor MUXZ 32, L_000001d6c2431250, L_000001d6c2430d50, L_000001d6c230cee0, C4<>;
L_000001d6c2430f30 .concat [ 6 26 0 0], L_000001d6c23d7ea0, L_000001d6c23d9218;
L_000001d6c2431070 .cmp/eq 32, L_000001d6c2430f30, L_000001d6c23d9260;
L_000001d6c2431110 .cmp/eq 6, L_000001d6c23d6d20, L_000001d6c23d92a8;
L_000001d6c2431c50 .cmp/eq 6, L_000001d6c23d6d20, L_000001d6c23d92f0;
L_000001d6c24312f0 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d9338;
L_000001d6c2431390 .functor MUXZ 32, L_000001d6c24319d0, L_000001d6c23d9380, L_000001d6c24312f0, C4<>;
L_000001d6c24314d0 .functor MUXZ 32, L_000001d6c2431390, L_000001d6c23d6b40, L_000001d6c230d880, C4<>;
L_000001d6c24316b0 .concat [ 6 26 0 0], L_000001d6c23d7ea0, L_000001d6c23d93c8;
L_000001d6c2431750 .cmp/eq 32, L_000001d6c24316b0, L_000001d6c23d9410;
L_000001d6c24317f0 .cmp/eq 6, L_000001d6c23d6d20, L_000001d6c23d9458;
L_000001d6c2431890 .cmp/eq 6, L_000001d6c23d6d20, L_000001d6c23d94a0;
L_000001d6c2431bb0 .cmp/eq 6, L_000001d6c23d7ea0, L_000001d6c23d94e8;
L_000001d6c2431cf0 .functor MUXZ 32, L_000001d6c230c9a0, v000001d6c23d1ac0_0, L_000001d6c2431bb0, C4<>;
L_000001d6c2435860 .functor MUXZ 32, L_000001d6c2431cf0, L_000001d6c230d3b0, L_000001d6c2433540, C4<>;
S_000001d6c22952e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d6c22fc6d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d6c22c5ce0 .functor NOT 1, v000001d6c2305410_0, C4<0>, C4<0>, C4<0>;
v000001d6c2304ab0_0 .net *"_ivl_0", 0 0, L_000001d6c22c5ce0;  1 drivers
v000001d6c2304b50_0 .net "in1", 31 0, L_000001d6c230d3b0;  alias, 1 drivers
v000001d6c2304c90_0 .net "in2", 31 0, L_000001d6c24314d0;  alias, 1 drivers
v000001d6c2305e10_0 .net "out", 31 0, L_000001d6c2431610;  alias, 1 drivers
v000001d6c2304dd0_0 .net "s", 0 0, v000001d6c2305410_0;  alias, 1 drivers
L_000001d6c2431610 .functor MUXZ 32, L_000001d6c24314d0, L_000001d6c230d3b0, L_000001d6c22c5ce0, C4<>;
S_000001d6c22927f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d6c232cd80 .param/l "RType" 0 4 2, C4<000000>;
P_000001d6c232cdb8 .param/l "add" 0 4 5, C4<100000>;
P_000001d6c232cdf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d6c232ce28 .param/l "addu" 0 4 5, C4<100001>;
P_000001d6c232ce60 .param/l "and_" 0 4 5, C4<100100>;
P_000001d6c232ce98 .param/l "andi" 0 4 8, C4<001100>;
P_000001d6c232ced0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d6c232cf08 .param/l "bne" 0 4 10, C4<000101>;
P_000001d6c232cf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d6c232cf78 .param/l "j" 0 4 12, C4<000010>;
P_000001d6c232cfb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d6c232cfe8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d6c232d020 .param/l "lw" 0 4 8, C4<100011>;
P_000001d6c232d058 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d6c232d090 .param/l "or_" 0 4 5, C4<100101>;
P_000001d6c232d0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d6c232d100 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d6c232d138 .param/l "sll" 0 4 6, C4<000000>;
P_000001d6c232d170 .param/l "slt" 0 4 5, C4<101010>;
P_000001d6c232d1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d6c232d1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d6c232d218 .param/l "sub" 0 4 5, C4<100010>;
P_000001d6c232d250 .param/l "subu" 0 4 5, C4<100011>;
P_000001d6c232d288 .param/l "sw" 0 4 8, C4<101011>;
P_000001d6c232d2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d6c232d2f8 .param/l "xori" 0 4 8, C4<001110>;
v000001d6c2305370_0 .var "ALUOp", 3 0;
v000001d6c2305410_0 .var "ALUSrc", 0 0;
v000001d6c2304e70_0 .var "MemReadEn", 0 0;
v000001d6c2304f10_0 .var "MemWriteEn", 0 0;
v000001d6c2305050_0 .var "MemtoReg", 0 0;
v000001d6c23050f0_0 .var "RegDst", 0 0;
v000001d6c2305910_0 .var "RegWriteEn", 0 0;
v000001d6c23054b0_0 .net "funct", 5 0, L_000001d6c23d6d20;  alias, 1 drivers
v000001d6c2305190_0 .var "hlt", 0 0;
v000001d6c2306130_0 .net "opcode", 5 0, L_000001d6c23d7ea0;  alias, 1 drivers
v000001d6c2306310_0 .net "rst", 0 0, v000001d6c23d8580_0;  alias, 1 drivers
E_000001d6c22fc910 .event anyedge, v000001d6c2306310_0, v000001d6c2306130_0, v000001d6c23054b0_0;
S_000001d6c2292980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001d6c230d730 .functor BUFZ 32, L_000001d6c2432470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c2305690 .array "InstMem", 0 1023, 31 0;
v000001d6c2305ff0_0 .net *"_ivl_0", 31 0, L_000001d6c2432470;  1 drivers
v000001d6c2305730_0 .net *"_ivl_3", 9 0, L_000001d6c2431ed0;  1 drivers
v000001d6c2305a50_0 .net *"_ivl_4", 11 0, L_000001d6c2430cb0;  1 drivers
L_000001d6c23d8fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6c2305af0_0 .net *"_ivl_7", 1 0, L_000001d6c23d8fd8;  1 drivers
v000001d6c2305b90_0 .net "address", 31 0, v000001d6c23d1ac0_0;  alias, 1 drivers
v000001d6c2305c30_0 .var/i "i", 31 0;
v000001d6c2305cd0_0 .net "q", 31 0, L_000001d6c230d730;  alias, 1 drivers
L_000001d6c2432470 .array/port v000001d6c2305690, L_000001d6c2430cb0;
L_000001d6c2431ed0 .part v000001d6c23d1ac0_0, 0, 10;
L_000001d6c2430cb0 .concat [ 10 2 0 0], L_000001d6c2431ed0, L_000001d6c23d8fd8;
S_000001d6c227d7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001d6c230c9a0 .functor BUFZ 32, L_000001d6c24326f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6c230d3b0 .functor BUFZ 32, L_000001d6c2430fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_1 .array/port v000001d6c23cac40, 1;
L_000001d6c230cf50 .functor BUFZ 32, v000001d6c23cac40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_2 .array/port v000001d6c23cac40, 2;
L_000001d6c230d110 .functor BUFZ 32, v000001d6c23cac40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_3 .array/port v000001d6c23cac40, 3;
L_000001d6c230d420 .functor BUFZ 32, v000001d6c23cac40_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_4 .array/port v000001d6c23cac40, 4;
L_000001d6c230cfc0 .functor BUFZ 32, v000001d6c23cac40_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_5 .array/port v000001d6c23cac40, 5;
L_000001d6c230d030 .functor BUFZ 32, v000001d6c23cac40_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c23cac40_6 .array/port v000001d6c23cac40, 6;
L_000001d6c230d490 .functor BUFZ 32, v000001d6c23cac40_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6c22dc7d0_0 .net *"_ivl_0", 31 0, L_000001d6c24326f0;  1 drivers
v000001d6c23cb960_0 .net *"_ivl_10", 6 0, L_000001d6c2432790;  1 drivers
L_000001d6c23d90b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6c23cb5a0_0 .net *"_ivl_13", 1 0, L_000001d6c23d90b0;  1 drivers
v000001d6c23cbe60_0 .net *"_ivl_2", 6 0, L_000001d6c2431570;  1 drivers
L_000001d6c23d9068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6c23cbb40_0 .net *"_ivl_5", 1 0, L_000001d6c23d9068;  1 drivers
v000001d6c23ca1a0_0 .net *"_ivl_8", 31 0, L_000001d6c2430fd0;  1 drivers
v000001d6c23ca2e0_0 .net "clk", 0 0, L_000001d6c230cd90;  alias, 1 drivers
v000001d6c23cb780_0 .var/i "i", 31 0;
v000001d6c23caec0_0 .net "readData1", 31 0, L_000001d6c230c9a0;  alias, 1 drivers
v000001d6c23cab00_0 .net "readData2", 31 0, L_000001d6c230d3b0;  alias, 1 drivers
v000001d6c23cbdc0_0 .net "readRegister1", 4 0, L_000001d6c23d7f40;  alias, 1 drivers
v000001d6c23ca740_0 .net "readRegister2", 4 0, L_000001d6c23d86c0;  alias, 1 drivers
v000001d6c23cac40 .array "registers", 31 0, 31 0;
v000001d6c23ca240_0 .net "regs0", 31 0, L_000001d6c230cf50;  alias, 1 drivers
v000001d6c23ca100_0 .net "regs1", 31 0, L_000001d6c230d110;  alias, 1 drivers
v000001d6c23cad80_0 .net "regs2", 31 0, L_000001d6c230d420;  alias, 1 drivers
v000001d6c23cb320_0 .net "regs3", 31 0, L_000001d6c230cfc0;  alias, 1 drivers
v000001d6c23ca380_0 .net "regs4", 31 0, L_000001d6c230d030;  alias, 1 drivers
v000001d6c23ca420_0 .net "regs5", 31 0, L_000001d6c230d490;  alias, 1 drivers
v000001d6c23cb0a0_0 .net "rst", 0 0, v000001d6c23d8580_0;  alias, 1 drivers
v000001d6c23caba0_0 .net "we", 0 0, v000001d6c2305910_0;  alias, 1 drivers
v000001d6c23cbaa0_0 .net "writeData", 31 0, L_000001d6c2435c20;  alias, 1 drivers
v000001d6c23caf60_0 .net "writeRegister", 4 0, L_000001d6c24325b0;  alias, 1 drivers
E_000001d6c22fbb90/0 .event negedge, v000001d6c2306310_0;
E_000001d6c22fbb90/1 .event posedge, v000001d6c23ca2e0_0;
E_000001d6c22fbb90 .event/or E_000001d6c22fbb90/0, E_000001d6c22fbb90/1;
L_000001d6c24326f0 .array/port v000001d6c23cac40, L_000001d6c2431570;
L_000001d6c2431570 .concat [ 5 2 0 0], L_000001d6c23d7f40, L_000001d6c23d9068;
L_000001d6c2430fd0 .array/port v000001d6c23cac40, L_000001d6c2432790;
L_000001d6c2432790 .concat [ 5 2 0 0], L_000001d6c23d86c0, L_000001d6c23d90b0;
S_000001d6c227d980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001d6c227d7f0;
 .timescale 0 0;
v000001d6c22dc370_0 .var/i "i", 31 0;
S_000001d6c22c35d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d6c22fbc10 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d6c230d340 .functor NOT 1, v000001d6c23050f0_0, C4<0>, C4<0>, C4<0>;
v000001d6c23cb8c0_0 .net *"_ivl_0", 0 0, L_000001d6c230d340;  1 drivers
v000001d6c23cb000_0 .net "in1", 4 0, L_000001d6c23d86c0;  alias, 1 drivers
v000001d6c23ca4c0_0 .net "in2", 4 0, L_000001d6c23d81c0;  alias, 1 drivers
v000001d6c23cbbe0_0 .net "out", 4 0, L_000001d6c24325b0;  alias, 1 drivers
v000001d6c23ca9c0_0 .net "s", 0 0, v000001d6c23050f0_0;  alias, 1 drivers
L_000001d6c24325b0 .functor MUXZ 5, L_000001d6c23d81c0, L_000001d6c23d86c0, L_000001d6c230d340, C4<>;
S_000001d6c22c3760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d6c22fcc90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d6c24335b0 .functor NOT 1, v000001d6c2305050_0, C4<0>, C4<0>, C4<0>;
v000001d6c23ca6a0_0 .net *"_ivl_0", 0 0, L_000001d6c24335b0;  1 drivers
v000001d6c23ca560_0 .net "in1", 31 0, v000001d6c23ca060_0;  alias, 1 drivers
v000001d6c23cb640_0 .net "in2", 31 0, v000001d6c23d1a20_0;  alias, 1 drivers
v000001d6c23cb140_0 .net "out", 31 0, L_000001d6c2435c20;  alias, 1 drivers
v000001d6c23cbf00_0 .net "s", 0 0, v000001d6c2305050_0;  alias, 1 drivers
L_000001d6c2435c20 .functor MUXZ 32, v000001d6c23d1a20_0, v000001d6c23ca060_0, L_000001d6c24335b0, C4<>;
S_000001d6c2276af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d6c2276c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d6c2276cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001d6c2276cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d6c2276d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001d6c2276d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d6c2276d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d6c2276dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d6c2276e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d6c2276e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d6c2276e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d6c2276eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d6c2276ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d6c23d9530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6c23cbc80_0 .net/2u *"_ivl_0", 31 0, L_000001d6c23d9530;  1 drivers
v000001d6c23ca600_0 .net "opSel", 3 0, v000001d6c2305370_0;  alias, 1 drivers
v000001d6c23ca7e0_0 .net "operand1", 31 0, L_000001d6c2435860;  alias, 1 drivers
v000001d6c23cbd20_0 .net "operand2", 31 0, L_000001d6c2431610;  alias, 1 drivers
v000001d6c23ca060_0 .var "result", 31 0;
v000001d6c23cb6e0_0 .net "zero", 0 0, L_000001d6c2435040;  alias, 1 drivers
E_000001d6c22fccd0 .event anyedge, v000001d6c2305370_0, v000001d6c23ca7e0_0, v000001d6c2305e10_0;
L_000001d6c2435040 .cmp/eq 32, v000001d6c23ca060_0, L_000001d6c23d9530;
S_000001d6c22a9a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d6c232d340 .param/l "RType" 0 4 2, C4<000000>;
P_000001d6c232d378 .param/l "add" 0 4 5, C4<100000>;
P_000001d6c232d3b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d6c232d3e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d6c232d420 .param/l "and_" 0 4 5, C4<100100>;
P_000001d6c232d458 .param/l "andi" 0 4 8, C4<001100>;
P_000001d6c232d490 .param/l "beq" 0 4 10, C4<000100>;
P_000001d6c232d4c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d6c232d500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d6c232d538 .param/l "j" 0 4 12, C4<000010>;
P_000001d6c232d570 .param/l "jal" 0 4 12, C4<000011>;
P_000001d6c232d5a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d6c232d5e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d6c232d618 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d6c232d650 .param/l "or_" 0 4 5, C4<100101>;
P_000001d6c232d688 .param/l "ori" 0 4 8, C4<001101>;
P_000001d6c232d6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d6c232d6f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d6c232d730 .param/l "slt" 0 4 5, C4<101010>;
P_000001d6c232d768 .param/l "slti" 0 4 8, C4<101010>;
P_000001d6c232d7a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d6c232d7d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d6c232d810 .param/l "subu" 0 4 5, C4<100011>;
P_000001d6c232d848 .param/l "sw" 0 4 8, C4<101011>;
P_000001d6c232d880 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d6c232d8b8 .param/l "xori" 0 4 8, C4<001110>;
v000001d6c23ca880_0 .var "PCsrc", 1 0;
v000001d6c23cb460_0 .net "excep_flag", 0 0, o000001d6c2381888;  alias, 0 drivers
v000001d6c23cb1e0_0 .net "funct", 5 0, L_000001d6c23d6d20;  alias, 1 drivers
v000001d6c23cb500_0 .net "opcode", 5 0, L_000001d6c23d7ea0;  alias, 1 drivers
v000001d6c23ca920_0 .net "operand1", 31 0, L_000001d6c230c9a0;  alias, 1 drivers
v000001d6c23caa60_0 .net "operand2", 31 0, L_000001d6c2431610;  alias, 1 drivers
v000001d6c23cace0_0 .net "rst", 0 0, v000001d6c23d8580_0;  alias, 1 drivers
E_000001d6c22fd890/0 .event anyedge, v000001d6c2306310_0, v000001d6c23cb460_0, v000001d6c2306130_0, v000001d6c23caec0_0;
E_000001d6c22fd890/1 .event anyedge, v000001d6c2305e10_0, v000001d6c23054b0_0;
E_000001d6c22fd890 .event/or E_000001d6c22fd890/0, E_000001d6c22fd890/1;
S_000001d6c22a9ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d6c23cae20 .array "DataMem", 0 1023, 31 0;
v000001d6c23cb280_0 .net "address", 31 0, v000001d6c23ca060_0;  alias, 1 drivers
v000001d6c23cb820_0 .net "clock", 0 0, L_000001d6c230cd90;  alias, 1 drivers
v000001d6c23cba00_0 .net "data", 31 0, L_000001d6c230d3b0;  alias, 1 drivers
v000001d6c23cb3c0_0 .var/i "i", 31 0;
v000001d6c23d1a20_0 .var "q", 31 0;
v000001d6c23d10c0_0 .net "rden", 0 0, v000001d6c2304e70_0;  alias, 1 drivers
v000001d6c23d1520_0 .net "wren", 0 0, v000001d6c2304f10_0;  alias, 1 drivers
E_000001d6c22fd950 .event negedge, v000001d6c23ca2e0_0;
S_000001d6c22a28a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001d6c2295150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d6c22fca10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d6c23d1160_0 .net "PCin", 31 0, L_000001d6c2432330;  alias, 1 drivers
v000001d6c23d1ac0_0 .var "PCout", 31 0;
v000001d6c23d1b60_0 .net "clk", 0 0, L_000001d6c230cd90;  alias, 1 drivers
v000001d6c23d0da0_0 .net "rst", 0 0, v000001d6c23d8580_0;  alias, 1 drivers
    .scope S_000001d6c22a9a10;
T_0 ;
    %wait E_000001d6c22fd890;
    %load/vec4 v000001d6c23cace0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6c23ca880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d6c23cb460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d6c23ca880_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d6c23cb500_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d6c23ca920_0;
    %load/vec4 v000001d6c23caa60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d6c23cb500_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d6c23ca920_0;
    %load/vec4 v000001d6c23caa60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d6c23cb500_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d6c23cb500_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d6c23cb500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d6c23cb1e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d6c23ca880_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6c23ca880_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d6c22a28a0;
T_1 ;
    %wait E_000001d6c22fbb90;
    %load/vec4 v000001d6c23d0da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d6c23d1ac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d6c23d1160_0;
    %assign/vec4 v000001d6c23d1ac0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d6c2292980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c2305c30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d6c2305c30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d6c2305c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %load/vec4 v000001d6c2305c30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c2305c30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c2305690, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d6c22927f0;
T_3 ;
    %wait E_000001d6c22fc910;
    %load/vec4 v000001d6c2306310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d6c2305190_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6c2304f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6c2305050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6c2304e70_0, 0;
    %assign/vec4 v000001d6c23050f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d6c2305190_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d6c2305370_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d6c2305410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d6c2305910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d6c2304f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d6c2305050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d6c2304e70_0, 0, 1;
    %store/vec4 v000001d6c23050f0_0, 0, 1;
    %load/vec4 v000001d6c2306130_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305190_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c23050f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %load/vec4 v000001d6c23054b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c23050f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c23050f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2304e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305050_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2304f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c2305410_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6c2305370_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d6c227d7f0;
T_4 ;
    %wait E_000001d6c22fbb90;
    %fork t_1, S_000001d6c227d980;
    %jmp t_0;
    .scope S_000001d6c227d980;
t_1 ;
    %load/vec4 v000001d6c23cb0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c22dc370_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d6c22dc370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d6c22dc370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c23cac40, 0, 4;
    %load/vec4 v000001d6c22dc370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c22dc370_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d6c23caba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d6c23cbaa0_0;
    %load/vec4 v000001d6c23caf60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c23cac40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c23cac40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d6c227d7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d6c227d7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c23cb780_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d6c23cb780_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d6c23cb780_0;
    %ix/getv/s 4, v000001d6c23cb780_0;
    %load/vec4a v000001d6c23cac40, 4;
    %ix/getv/s 4, v000001d6c23cb780_0;
    %load/vec4a v000001d6c23cac40, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d6c23cb780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c23cb780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d6c2276af0;
T_6 ;
    %wait E_000001d6c22fccd0;
    %load/vec4 v000001d6c23ca600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %add;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %sub;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %and;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %or;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %xor;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %or;
    %inv;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %load/vec4 v000001d6c23cbd20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d6c23cbd20_0;
    %load/vec4 v000001d6c23ca7e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %ix/getv 4, v000001d6c23cbd20_0;
    %shiftl 4;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d6c23ca7e0_0;
    %ix/getv 4, v000001d6c23cbd20_0;
    %shiftr 4;
    %assign/vec4 v000001d6c23ca060_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d6c22a9ba0;
T_7 ;
    %wait E_000001d6c22fd950;
    %load/vec4 v000001d6c23d10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d6c23cb280_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d6c23cae20, 4;
    %assign/vec4 v000001d6c23d1a20_0, 0;
T_7.0 ;
    %load/vec4 v000001d6c23d1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d6c23cba00_0;
    %ix/getv 3, v000001d6c23cb280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c23cae20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d6c22a9ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001d6c22a9ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c23cb3c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d6c23cb3c0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d6c23cb3c0_0;
    %load/vec4a v000001d6c23cae20, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001d6c23cb3c0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d6c23cb3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c23cb3c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d6c2295150;
T_10 ;
    %wait E_000001d6c22fbb90;
    %load/vec4 v000001d6c23d7720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c23d5680_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d6c23d5680_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d6c23d5680_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d6c23179a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6c23d7ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6c23d8580_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d6c23179a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d6c23d7ae0_0;
    %inv;
    %assign/vec4 v000001d6c23d7ae0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d6c23179a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6c23d8580_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6c23d8580_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001d6c23d74a0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
