// Seed: 1335087014
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    inout wor id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    output wor id_1,
    output tri1 id_2,
    output tri id_3,
    inout tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wire id_11,
    output supply1 id_12,
    input tri1 id_13
);
  assign id_3 = 1;
  wire id_15 = id_11;
  assign id_12 = -1;
  wire id_16;
  module_0 modCall_1 ();
  logic id_17 = id_9;
  always @(id_4);
  assign id_12 = 1;
endmodule
