verilog work "full_adder_1_bit.v"
verilog work "FA_64bit_sync.v"
