{
  "Top": "QuantumMonteCarloU50",
  "RtlTop": "QuantumMonteCarloU50",
  "RtlPrefix": "",
  "RtlSubPrefix": "QuantumMonteCarloU50_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "trotters": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trotters_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "trotters_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Jcoup": {
      "index": "1",
      "direction": "inout",
      "srcType": " const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Jcoup_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Jcoup_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "h": {
      "index": "2",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Jperp": {
      "index": "3",
      "direction": "in",
      "srcType": "float const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Jperp",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Beta": {
      "index": "4",
      "direction": "in",
      "srcType": "float const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Beta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "logRand": {
      "index": "5",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "logRand_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "logRand_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_dataflow -strict_mode=warning",
      "config_export -disable_deadlock_detection=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=QuantumMonteCarloU50"
    ],
    "DirectiveTcl": ["set_directive_top QuantumMonteCarloU50 -name QuantumMonteCarloU50"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "QuantumMonteCarloU50"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "6265471 ~ 7614042",
    "Latency": "6265470"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "QuantumMonteCarloU50",
    "Version": "1.0",
    "DisplayName": "Quantummontecarlou50",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_QuantumMonteCarloU50_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/edci\/workspace\/SQA_kernels\/src\/qmc.cpp"],
    "Vhdl": [
      "impl\/vhdl\/QuantumMonteCarloU50_control_s_axi.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_gmem_m_axi.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_JcoupLocal_0_0.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_mux_42_32_1_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_mux_647_16_1_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_mux_1664_16_1_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_mux_1664_512_1_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_LOOP_STEP.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_trottersLocal_V_0_0.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_TrotterUnit.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50_TrotterUnitFinal.vhd",
      "impl\/vhdl\/QuantumMonteCarloU50.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/QuantumMonteCarloU50_control_s_axi.v",
      "impl\/verilog\/QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_gmem_m_axi.v",
      "impl\/verilog\/QuantumMonteCarloU50_JcoupLocal_0_0.v",
      "impl\/verilog\/QuantumMonteCarloU50_mux_42_32_1_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_mux_647_16_1_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_mux_1664_16_1_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_mux_1664_512_1_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_LOOP_STEP.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE.v",
      "impl\/verilog\/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3.v",
      "impl\/verilog\/QuantumMonteCarloU50_trottersLocal_V_0_0.v",
      "impl\/verilog\/QuantumMonteCarloU50_TrotterUnit.v",
      "impl\/verilog\/QuantumMonteCarloU50_TrotterUnitFinal.v",
      "impl\/verilog\/QuantumMonteCarloU50.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/data\/QuantumMonteCarloU50.mdd",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/data\/QuantumMonteCarloU50.tcl",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/xquantummontecarlou50.c",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/xquantummontecarlou50.h",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/xquantummontecarlou50_hw.h",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/xquantummontecarlou50_linux.c",
      "impl\/misc\/drivers\/QuantumMonteCarloU50_v1_0\/src\/xquantummontecarlou50_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/QuantumMonteCarloU50.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "trotters_1",
          "access": "W",
          "description": "Data signal of trotters",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trotters",
              "access": "W",
              "description": "Bit 31 to 0 of trotters"
            }]
        },
        {
          "offset": "0x14",
          "name": "trotters_2",
          "access": "W",
          "description": "Data signal of trotters",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "trotters",
              "access": "W",
              "description": "Bit 63 to 32 of trotters"
            }]
        },
        {
          "offset": "0x1c",
          "name": "Jcoup_1",
          "access": "W",
          "description": "Data signal of Jcoup",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Jcoup",
              "access": "W",
              "description": "Bit 31 to 0 of Jcoup"
            }]
        },
        {
          "offset": "0x20",
          "name": "Jcoup_2",
          "access": "W",
          "description": "Data signal of Jcoup",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Jcoup",
              "access": "W",
              "description": "Bit 63 to 32 of Jcoup"
            }]
        },
        {
          "offset": "0x28",
          "name": "h_1",
          "access": "W",
          "description": "Data signal of h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h",
              "access": "W",
              "description": "Bit 31 to 0 of h"
            }]
        },
        {
          "offset": "0x2c",
          "name": "h_2",
          "access": "W",
          "description": "Data signal of h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h",
              "access": "W",
              "description": "Bit 63 to 32 of h"
            }]
        },
        {
          "offset": "0x34",
          "name": "Jperp",
          "access": "W",
          "description": "Data signal of Jperp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Jperp",
              "access": "W",
              "description": "Bit 31 to 0 of Jperp"
            }]
        },
        {
          "offset": "0x3c",
          "name": "Beta",
          "access": "W",
          "description": "Data signal of Beta",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Beta",
              "access": "W",
              "description": "Bit 31 to 0 of Beta"
            }]
        },
        {
          "offset": "0x44",
          "name": "logRand_1",
          "access": "W",
          "description": "Data signal of logRand",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "logRand",
              "access": "W",
              "description": "Bit 31 to 0 of logRand"
            }]
        },
        {
          "offset": "0x48",
          "name": "logRand_2",
          "access": "W",
          "description": "Data signal of logRand",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "logRand",
              "access": "W",
              "description": "Bit 63 to 32 of logRand"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "trotters"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "Jcoup"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "Jperp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "Beta"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "logRand"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "trotters"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "512",
          "argName": "trotters"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "Jcoup"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "Jcoup"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "h"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "logRand"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "logRand"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "QuantumMonteCarloU50",
      "Instances": [
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1_fu_904"
        },
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE_fu_975"
        },
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_1098"
        },
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_LOOP_STEP",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_LOOP_STEP_fu_1121",
          "Instances": [{
              "ModuleName": "TrotterUnit",
              "InstanceName": "grp_TrotterUnit_fu_402"
            }]
        },
        {
          "ModuleName": "TrotterUnitFinal",
          "InstanceName": "grp_TrotterUnitFinal_fu_1262"
        },
        {
          "ModuleName": "TrotterUnitFinal",
          "InstanceName": "grp_TrotterUnitFinal_fu_1293"
        },
        {
          "ModuleName": "TrotterUnitFinal",
          "InstanceName": "grp_TrotterUnitFinal_fu_1324"
        },
        {
          "ModuleName": "TrotterUnitFinal",
          "InstanceName": "grp_TrotterUnitFinal_fu_1355"
        },
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_1386"
        },
        {
          "ModuleName": "QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3",
          "InstanceName": "grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3_fu_1454"
        }
      ]
    },
    "Info": {
      "QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TrotterUnit": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50_Pipeline_LOOP_STEP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TrotterUnitFinal": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QuantumMonteCarloU50": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "READ_TROTTERS_VITIS_LOOP_189_1",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1062",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "618",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "UPDATE_INPUT_STATE",
            "TripCount": "4",
            "Latency": "79",
            "PipelineII": "2",
            "PipelineDepth": "74"
          }],
        "Area": {
          "FF": "2087",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "6074",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "READ_NEW_JCOUP",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "543",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "TrotterUnit": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "8",
          "PipelineDepth": "73",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "37007",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "2",
          "LUT": "38479",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50_Pipeline_LOOP_STEP": {
        "Latency": {
          "LatencyBest": "1179",
          "LatencyAvg": "1179",
          "LatencyWorst": "1179",
          "PipelineII": "1179",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [{
            "Name": "LOOP_STEP",
            "TripCount": "16",
            "Latency": "1177",
            "PipelineII": "72",
            "PipelineDepth": "98"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "37242",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "2",
          "LUT": "43017",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "TrotterUnitFinal": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "10",
          "LatencyWorst": "15",
          "PipelineIIMin": "1",
          "PipelineIIMax": "15",
          "PipelineII": "1 ~ 15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1063",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1071",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP": {
        "Latency": {
          "LatencyBest": "260",
          "LatencyAvg": "260",
          "LatencyWorst": "260",
          "PipelineII": "260",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.985"
        },
        "Loops": [{
            "Name": "SHIFT_JCOUP",
            "TripCount": "256",
            "Latency": "258",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "160",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "324",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "WRITE_TROTTERS_VITIS_LOOP_275_3",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1046",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1293",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "QuantumMonteCarloU50": {
        "Latency": {
          "LatencyBest": "6265470",
          "LatencyAvg": "6941805",
          "LatencyWorst": "7614041",
          "PipelineIIMin": "6265471",
          "PipelineIIMax": "7614042",
          "PipelineII": "6265471 ~ 7614042",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "LOOP_STAGE",
            "TripCount": "4099",
            "LatencyMin": "6263272",
            "LatencyMax": "7611843",
            "Latency": "6263272 ~ 7611843",
            "PipelineII": "",
            "PipelineDepthMin": "1528",
            "PipelineDepthMax": "1857",
            "PipelineDepth": "1528 ~ 1857"
          }],
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "1",
          "DSP": "159",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "66878",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "3",
          "LUT": "86813",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-25 17:51:52 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
