
<!doctype html>
<html lang="en" class="no-js">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<script type="text/javascript">
//<![CDATA[
try{if (!window.CloudFlare) {var CloudFlare=[{verbose:0,p:0,byc:0,owlid:"cf",bag2:1,mirage2:0,oracle:0,paths:{cloudflare:"/cdn-cgi/nexp/dok3v=1613a3a185/"},atok:"35559c5a1125e8a9d50136e7f188fea8",petok:"d71e0f68f8f6e2e83a1552778bef71794ff24037-1456840153-1800",zone:"udyamfest.org",rocket:"0",apps:{"abetterbrowser":{"ie":"10","opera":null,"chrome":null,"safari":null,"firefox":null}},sha2test:0}];!function(a,b){a=document.createElement("script"),b=document.getElementsByTagName("script")[0],a.async=!0,a.src="//ajax.cloudflare.com/cdn-cgi/nexp/dok3v=fb690a32f5/cloudflare.min.js",b.parentNode.insertBefore(a,b)}()}}catch(e){};
//]]>
</script>
<link rel="stylesheet" href="static/css/reset.css">  
<link rel="stylesheet" href="static/css/style.css">  
<script src="static/js/modernizr.js"></script>  
<title>I-chip</title>
</head>
<body><script type="text/javascript">
//<![CDATA[
try{(function(a){var b="http://",c="udyamfest.org",d="/cdn-cgi/cl/",e="img.gif",f=new a;f.src=[b,c,d,e].join("")})(Image)}catch(e){}
//]]>
</script>
<div class="cd-fold-content single-page" id="main_page">
<h2>Introduction</h2>
<p style=" text-align: left">Sponsored by: <img src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Mentor_Graphics_Logo.svg/1280px-Mentor_Graphics_Logo.svg.png" height="150" width="400"/><br>
An HDL event: Now there is no need to manually place gates and transistors to build electronic circuits. Describe complex circuits at an abstract level in terms of functionality and data flow by designing those circuits in HDLs. This FPGA Design Contest requires one to write the code for the given problem statement in either VHDL or Verilog and optimize it, then dump the code on the FPGA Kit to physically realize the design that was coded.
</p>
<h2>
Problem Statement:
</h2>
<p style=" text-align: left">
<b>Edge and corner detection in a greyscale image.</b><br>
<b>Simulation (Use of MODELSIM is compulsory):-</b><br>
Participants have to detect edges and coordinates of the corners in any given greyscale image.<br>
An image will be provided in the form of a text file with the 2
bit hexadecimal value of each pixel (row wise) and the
participants have to output a text file(with binary values
representing the black and white image) which represents an
image with only the edges left from the original image.<br>
Also output the coordinates of the corners.<br>
<b>Synthesis :-</b> Particpants have to output the coordinates of
the corners on a 7 segment display. An image will be provided
in the form of a .coe file with the hexadecimal value of each
pixel (row wise) and the participants have to output the
coordinates of the corners on a 7 segment display at the
press of a button.<br>
Any HDL(VHDL/Verilog) can be used.
RTL design must be synthesizable and should be targeted for
FPGA technology Spartan3 (XC3S400).<br>
Pipelined designs are recommended.<br>
</p>
<h2>
Event Structure:
</h2>
<p style=" text-align: left">
Edge and corner detection in a greyscale image.<br>
There are 2 parts<br>
1) Simulation<br>
2) Synthesis<br>
</p>
<h2>
Judging Criteria:
</h2>
<p style=" text-align: left">
Accuracy.<br>
Run time (frequency of operation and latency).<br>
Resources used in the FPGA.<br>
The design must cover all aspects of problem statement and shows correct simulation for all test cases.<br>
</p>
<h2>
Contact Details:
</h2>
<div class="row" style="color: #302E39">
<div class="row">
<div class="col m3">Shubham Mantri</div>
<div class="col m6">srajendra.mantri.ece13@iitbhu.ac.in</div>
<div class="col m3">9455927695</div>
</div>
<div class="row">
<div class="col m3">Arnab Mondal</div>
<div class="col m6">arnabkr.mondal.ece13@itbhu.ac.in</div>
<div class="col m3">9628248855</div>
</div>
</div>
</div>
<script src="static/js/jquery-2.1.1.js"></script>
<script src="static/js/main.js"></script>  
</body>
</html>
