library ieee;
use ieee.std_1164.all;
entity primeiro is
	port(
		input: a,b std_logic_vector(3 downto 0);
		input: op std_logic;
		output: s,t std_logic_vector(3 downto 0)
	)
end primeiro;