0-prep 0h0m3s870ms
1-opensta 0h0m1s332ms
1-yosys 0h0m1s142ms
3-init_floorplan_openroad 0h0m1s271ms
4-ioPlacer 0h0m0s943ms
5-tapcell 0h0m0s933ms
7-pdn 0h0m1s590ms
8-replace 0h0m1s560ms
8-resizer_design_optimization 0h0m1s383ms
9-write_verilog 0h0m0s919ms
10-opendp 0h0m0s935ms
11-cts 0h0m28s237ms
12-write_verilog 0h0m0s919ms
12-resizer_timing_optimization 0h0m1s274ms
13-write_verilog 0h0m0s927ms
13-resizer_timing_optimization 0h0m1s420ms
14-write_verilog 0h0m0s931ms
15-opendp 0h0m0s947ms
16-fastroute 0h0m1s430ms
17-addspacers 0h0m1s89ms
18-write_verilog 0h0m1s23ms
19-tritonRoute 0h0m13s720ms
20-spef_extraction 0h0m1s290ms
20-spef_extraction_sta 0h0m1s423ms
22-spef_extraction 0h0m1s251ms
23-spef_extraction_multi_corner_sta 0h0m2s597ms
23-spef_extraction 0h0m1s876ms
26-write_verilog 0h0m1s8ms
30-magic_gen 0h0m9s226ms
31-klayout 0h0m5s473ms
33-klayout_xor 0h0m23s863ms
34-magic_ext_spice 0h0m8s586ms
35-lvs 0h0m8s837ms
36-magic_drc 0h0m39s740ms
38-antenna 0h0m1s39ms
39-cvc 0h0m0s512ms