Real time: Nov/22/2014 15:53:29

Profiler Stats
--------------
Elapsed_time_in_seconds: 62
Elapsed_time_in_minutes: 1.03333
Elapsed_time_in_hours: 0.0172222
Elapsed_time_in_days: 0.000717593

Virtual_time_in_seconds: 62.19
Virtual_time_in_minutes: 1.0365
Virtual_time_in_hours:   0.017275
Virtual_time_in_days:    0.017275

Ruby_current_time: 3339330
Ruby_start_time: 1
Ruby_cycles: 3339329

mbytes_resident: 3224.69
mbytes_total: 3272.55
resident_ratio: 0.985376

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.33933e+06 [ 3.33933e+06 3.33933e+06 3.33933e+06 3.33933e+06 3.33933e+06 3.33933e+06 3.33933e+06 3.33933e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 213471
  L1D_cache_total_misses: 49766	(23.3128%)
  L1D_cache_total_demand_misses: 49766
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 49766
  L1D_cache_misses_per_instruction: 49766
  L1D_cache_instructions_per_misses: 2.0094e-05

  L1D_cache_request_type_LD:   90321	(42.3107)%
  L1D_cache_request_type_ST:   123150	(57.6893)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 213471 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 213471 ]

  L1D_cache_miss_type_LD:   22654	(45.521)%
  L1D_cache_miss_type_ST:   27112	(54.479)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 196484
  L1T_cache_total_misses: 49631	(25.2596%)
  L1T_cache_total_demand_misses: 49631
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 49631
  L1T_cache_misses_per_instruction: 49631
  L1T_cache_instructions_per_misses: 2.01487e-05

  L1T_cache_request_type_LD:   148932	(75.7985)%
  L1T_cache_request_type_ST:   47552	(24.2015)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 196484 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 196484 ]

  L1T_cache_miss_type_LD:   25438	(51.2543)%
  L1T_cache_miss_type_ST:   24193	(48.7457)%

L2_cache cache stats: 
  L2_cache_total_requests: 65166
  L2_cache_total_misses: 5216	(8.00417%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   22654	(34.7635)%
  L2_cache_request_type_ST:   42512	(65.2365)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 65166 average:     8 | standard deviation: 0 | 0 0 0 0 65166 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 72990
  L2T_cache_total_misses: 15400	(21.0988%)
  L2T_cache_total_demand_misses: 15400
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 15400
  L2T_cache_misses_per_instruction: 15400
  L2T_cache_instructions_per_misses: 6.49351e-05

  L2T_cache_request_type_LD:   25438	(34.8513)%
  L2T_cache_request_type_ST:   47552	(65.1487)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 72990 average: 23.6357 | standard deviation: 11.4361 | 0 0 0 0 25438 0 47552 ]

  L2T_cache_miss_type_LD:   10035	(65.1623)%
  L2T_cache_miss_type_ST:   5365	(34.8377)%


TBE Queries: 187268
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:18  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 33 count: 187268 average: 9.98886 | standard deviation: 10.6081 | 26735 29181 17265 12266 8398 3862 2112 3673 5865 4272 2085 2444 4586 2455 6471 11742 496 474 478 551 648 924 1099 1017 922 1552 3419 6013 8505 9097 6007 2262 368 24 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 409955 average: 5.72506 | standard deviation: 4.98133 | 0 47243 109137 50256 24359 28945 27864 19972 10839 5971 5840 6389 5613 5394 5731 7689 48713 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 692 count: 409955 average: 30.4682 | standard deviation: 56.9717 | 0 287199 0 0 0 0 0 46935 9681 802 104 48 12 1 0 223 3668 219 104 240 428 478 516 543 395 401 447 725 1228 3211 3382 8146 8232 5543 4094 2820 2423 2174 1725 1374 1046 802 593 489 519 404 327 275 257 178 116 121 116 140 136 118 159 170 114 104 108 105 112 124 104 95 121 68 31 14 11 5 8 405 624 170 4 4 1270 1715 576 3 3 2 3 95 26 7 0 4 268 100 8 0 2 5 2 2 2 1 1 1 4 2 0 0 4 1 2 0 0 0 1 0 1 1 0 1 1 1 1 2 1 0 0 2 1 0 0 1 2 0 0 0 1 0 0 1 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 2 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 671 count: 239253 average: 24.3174 | standard deviation: 49.1744 | 219002 19031 1177 34 8 1 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 692 count: 170702 average: 39.089 | standard deviation: 65.4102 | 150134 15987 4574 1 1 5 0 0 0 0 ]
miss_latency_L1Cache: [binsize: 2 max: 292 count: 80127 average: 37.5249 | standard deviation: 56.1737 | 0 0 58479 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 55 62 60 39 33 32 36 54 70 91 103 126 141 155 158 136 113 118 89 108 109 123 134 178 243 346 472 682 863 986 1087 1850 1630 1679 1604 1473 1191 991 663 476 363 247 194 192 160 131 132 118 131 115 125 127 125 85 96 78 74 82 64 41 54 44 39 24 28 23 15 10 15 6 3 9 2 4 5 7 7 4 4 2 2 5 2 5 3 2 4 6 3 4 2 4 1 1 1 5 4 4 0 4 2 2 1 0 3 5 0 1 2 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 4 max: 692 count: 329828 average: 28.7539 | standard deviation: 57.0323 | 0 228720 0 0 0 0 0 46935 9681 802 104 48 12 1 0 145 3546 147 36 116 234 211 203 294 188 184 190 304 410 1666 1309 4666 4949 2879 2440 1981 1982 1822 1462 1125 806 550 412 337 373 309 244 223 219 153 107 110 107 126 128 114 152 162 108 95 102 100 110 115 100 89 118 65 26 11 10 5 7 404 624 170 4 4 1270 1715 576 3 3 2 3 95 26 7 0 4 268 100 8 0 2 5 2 2 2 1 1 1 4 2 0 0 4 1 2 0 0 0 1 0 1 1 0 1 1 1 1 2 1 0 0 2 1 0 0 1 2 0 0 0 1 0 0 1 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 2 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 409955 average: 5.72506 | standard deviation: 4.98133 | 0 47243 109137 50256 24359 28945 27864 19972 10839 5971 5840 6389 5613 5394 5731 7689 48713 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.15371 | standard deviation: 0.591241 | 0 7430 57568 17444 1099 221 ]
Sequencer_1: [binsize: 1 max: 16 count: 129709 average: 10.4066 | standard deviation: 5.50322 | 0 11446 6151 5591 5303 5082 4834 4602 4436 5199 5175 5805 5051 5056 5488 7424 43066 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 16 count: 9797 average: 5.83668 | standard deviation: 2.91381 | 0 34 33 77 1823 4912 1845 289 20 10 13 14 17 18 34 70 588 ]
SequencerACC_1: [binsize: 1 max: 16 count: 24808 average: 3.0264 | standard deviation: 2.04865 | 0 1536 8001 11061 2553 811 240 33 15 16 31 27 22 14 17 31 400 ]
SequencerACC_2: [binsize: 1 max: 16 count: 28401 average: 3.69276 | standard deviation: 2.43448 | 0 3431 8392 1834 4585 6772 2205 426 75 40 16 24 36 17 17 22 509 ]
SequencerACC_3: [binsize: 1 max: 16 count: 61852 average: 6.70497 | standard deviation: 2.78605 | 0 608 537 1827 4178 10508 17845 14043 6252 677 593 507 475 270 145 118 3269 ]
SequencerACC_4: [binsize: 1 max: 16 count: 71626 average: 2.30268 | standard deviation: 1.94738 | 0 22758 28455 12422 4818 639 895 579 41 29 12 12 12 19 30 24 881 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 4 max: 196 count: 278106 average: 36.0237 | standard deviation: 23.4234 | 0 0 1 1 46570 53031 28155 65992 13800 7666 4478 4124 3842 2146 2063 3067 3174 3704 5022 6275 6660 5453 3746 2228 1336 791 581 457 456 476 503 498 524 459 352 213 131 60 34 11 9 7 0 3 2 4 0 0 0 1 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 182 count: 110754 average: 29.5632 | standard deviation: 14.2443 | 0 0 0 0 19293 19480 19429 24625 9854 4548 3078 3152 1914 1183 697 583 389 295 176 183 234 162 90 99 143 163 135 62 57 79 100 130 123 97 67 41 34 25 14 3 5 5 0 3 0 4 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 196 count: 167352 average: 40.2993 | standard deviation: 27.0477 | 0 0 1 1 27277 33551 8726 41367 3946 3118 1400 972 1928 963 1366 2484 2785 3409 4846 6092 6426 5291 3656 2129 1193 628 446 395 399 397 403 368 401 362 285 172 97 35 20 8 4 2 0 0 2 0 0 0 0 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 47 count: 19702 average: 19.8202 | standard deviation: 1.60923 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12649 447 6095 201 97 22 15 11 19 19 14 17 15 10 9 8 10 8 8 6 3 6 6 2 1 1 1 1 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 182 count: 91052 average: 31.6715 | standard deviation: 14.8748 | 0 0 0 0 6644 12640 19362 24560 9817 4523 3063 3148 1914 1183 697 583 389 295 176 183 234 162 90 99 143 163 135 62 57 79 100 130 123 97 67 41 34 25 14 3 5 5 0 3 0 4 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 59
system_time: 2
page_reclaims: 825792
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 504

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 15400
L2_DATA_GX = 73135
L2T_TO_L1T_DATA = 101752
L1_DATA_GX = 19520
L2_TO_L2T_ACK = 16740
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 152675
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 18348
L1_DATA_F = 3430
L1_DATA_PX = 176205
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1354
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 28510
L2_ATOMIC = 0
L2_TO_L2T_DATA = 77000
L1_DATA = 0
L1_COHMSG = 138856
L1_COHMSG_INVACK = 14
L1T_TO_L2T_MSG = 25438
----------------------
total_flits_messages = 1113032
----------------------

DMA = 400635
DATA_GX_OW = 108392
DATA_PX_C = 140964
DATA_PX_D = 35241
DATA_GX_C = 27098
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.45407 | standard deviation: 0.673516 | 0 53698 22740 6678 646 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:129709 full:0 size:[binsize: 1 max: 16 count: 129709 average: 5.23161 | standard deviation: 4.60439 | 0 38689 17760 8993 7654 7626 6861 5878 5046 4198 4178 4119 3943 3804 3685 3656 3619 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18976 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=41862 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39174 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=31041 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=84593 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=31732 [L2TCache]=0 [L2Cache]=144 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=117572 [L2TCache]=0 [L2Cache]=73552 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=45 [Directory]=9 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=48 [L2Cache]=0 [L1Cache]=240 [Directory]=12 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=38962 [L2Cache]=0 [L1Cache]=273732 [Directory]=5194 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6795 [L2Cache]=30870 [L1Cache]=22710 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=63335 [L2Cache]=211312 [L1Cache]=254 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0169124 flits/cycle
total_flits_on_link = 3727423
-------------
Total VC Load [0] = 226127 flits
Total VC Load [1] = 217234 flits
Total VC Load [2] = 210264 flits
Total VC Load [3] = 198021 flits
Total VC Load [4] = 35047 flits
Total VC Load [5] = 35101 flits
Total VC Load [6] = 35187 flits
Total VC Load [7] = 35073 flits
Total VC Load [8] = 4551 flits
Total VC Load [9] = 4577 flits
Total VC Load [10] = 4568 flits
Total VC Load [11] = 4558 flits
Total VC Load [12] = 440867 flits
Total VC Load [13] = 437555 flits
Total VC Load [14] = 429897 flits
Total VC Load [15] = 418237 flits
Total VC Load [16] = 65135 flits
Total VC Load [17] = 65170 flits
Total VC Load [18] = 65160 flits
Total VC Load [19] = 65194 flits
Total VC Load [20] = 107707 flits
Total VC Load [21] = 107332 flits
Total VC Load [22] = 107630 flits
Total VC Load [23] = 108623 flits
Total VC Load [24] = 74762 flits
Total VC Load [25] = 74566 flits
Total VC Load [26] = 74319 flits
Total VC Load [27] = 74961 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0677163 flits/cycle 
Average VC Load [1] = 0.0650532 flits/cycle 
Average VC Load [2] = 0.0629659 flits/cycle 
Average VC Load [3] = 0.0592996 flits/cycle 
Average VC Load [4] = 0.0104952 flits/cycle 
Average VC Load [5] = 0.0105114 flits/cycle 
Average VC Load [6] = 0.0105371 flits/cycle 
Average VC Load [7] = 0.010503 flits/cycle 
Average VC Load [8] = 0.00136285 flits/cycle 
Average VC Load [9] = 0.00137063 flits/cycle 
Average VC Load [10] = 0.00136794 flits/cycle 
Average VC Load [11] = 0.00136494 flits/cycle 
Average VC Load [12] = 0.132023 flits/cycle 
Average VC Load [13] = 0.131031 flits/cycle 
Average VC Load [14] = 0.128738 flits/cycle 
Average VC Load [15] = 0.125246 flits/cycle 
Average VC Load [16] = 0.0195054 flits/cycle 
Average VC Load [17] = 0.0195159 flits/cycle 
Average VC Load [18] = 0.0195129 flits/cycle 
Average VC Load [19] = 0.0195231 flits/cycle 
Average VC Load [20] = 0.0322541 flits/cycle 
Average VC Load [21] = 0.0321418 flits/cycle 
Average VC Load [22] = 0.032231 flits/cycle 
Average VC Load [23] = 0.0325284 flits/cycle 
Average VC Load [24] = 0.0223883 flits/cycle 
Average VC Load [25] = 0.0223296 flits/cycle 
Average VC Load [26] = 0.0222557 flits/cycle 
Average VC Load [27] = 0.0224479 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 20.4619
-------------
Dynamic_Link_Power = 0.123687
Static_Link_Power = 0.733365
Total_Link_Power = 0.857052
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00724524, Crossbar: 0.00813229, VC allocator: 0.000915624, SW allocator: 0.0033508, Clock: 0.153216, Total: 0.17286
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.71177
Dynamic_Router_Power = 0.17286
Static_Router_Power = 1.53891
Total_Router_Power = 1.71177
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.296547
Total_Static_Power = 2.27227
Total_Power = 2.56882
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  148932
L1_WThru  47552
L1_Atomic  0
L1_Replacement  4477
Data  0
Data_Done  25438
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  25438
I  L1_WThru  24193
I  L1_Atomic  0 <-- 
I  L1_Replacement  4433

S  Load  123494
S  L1_WThru  23359
S  L1_Atomic  0 <-- 
S  L1_Replacement  44

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  25438

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  25426
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  22126

 --- L2TCache ---
 - Event Counts -
L1_GETS  25438
L1_Write  24193
L1_Upgrade_T  22298
L1_Upgrade_NT  1061
L2_Atomic  0
L2_Expire  4
L2_Replacement  0
L2_Replacement_clean  0
Data  570
Data_all_Acks  14830
Ack  770
Ack_all  570
WB_Ack  15400
Fwd_GETX  8567
Fwd_GETS  6833
Inv  0

 - Transitions -
NP  L1_GETS  10035
NP  L1_Write  5365
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  15396
E  L1_Write  18828
E  L1_Upgrade_NT  1061
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  8563
E  Fwd_GETS  6833
E  Inv  0 <-- 

S  L1_GETS  7
S  L1_Upgrade_T  22298
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  4
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  570
IS  Data_all_Acks  9465
IS  Ack  770
IS  Ack_all  570

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  5365
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  4
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  15400
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  22654
L1_GETX  42498
L1_UPGRADE  14
L1_PUTX  28496
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  686
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  686
Unblock_Cancel  0
Exclusive_Unblock  64478
PUTX_ACC  8526
DATA_ACC  6874

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  670
SS  L1_UPGRADE  14
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  14145
M  L1_GETX  11373
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  7519
MT  L1_GETX  26229
MT  L1_PUTX  28496
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  684

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  63794
MT_MB  PUTX_ACC  1694
MT_MB  DATA_ACC  6873

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  643
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  43
MT_IIB  PUTX_ACC  6832
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  43
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  643

 --- L1Cache ---
 - Event Counts -
Load  90321
Ifetch  0
Store  123150
Inv  1354
L1_Replacement  31799
Fwd_GETX  17662
Fwd_GETS  686
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  30535
DataS_fromL1  686
Data_all_Acks  18531
Ack  14
Ack_all  14
WB_Ack  28496

 - Transitions -
NP  Load  17362
NP  Ifetch  0 <-- 
NP  Store  18533
NP  Inv  8
NP  L1_Replacement  0 <-- 

I  Load  5292
I  Ifetch  0 <-- 
I  Store  8565
I  Inv  0 <-- 
I  L1_Replacement  3294

S  Load  50
S  Ifetch  0 <-- 
S  Store  14
S  Inv  1346
S  L1_Replacement  9

E  Load  7351
E  Ifetch  0 <-- 
E  Store  3997
E  Inv  0 <-- 
E  L1_Replacement  10652
E  Fwd_GETX  6660
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  60266
M  Ifetch  0 <-- 
M  Store  92041
M  Inv  0 <-- 
M  L1_Replacement  17844
M  Fwd_GETX  11002
M  Fwd_GETS  685
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  21968
IS  DataS_fromL1  686
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  8567
IM  Data_all_Acks  18531
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  14
SM  Ack_all  14

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  28496

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5752 full:0 size:[binsize: 1 max: 16 count: 5752 average: 1.28529 | standard deviation: 1.39209 | 0 5092 492 49 11 9 9 9 9 9 9 9 11 9 9 9 7 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12633 full:0 size:[binsize: 1 max: 16 count: 12633 average: 1.23328 | standard deviation: 1.19265 | 0 11170 1253 28 14 14 14 14 14 14 14 14 14 14 14 14 14 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12732 full:0 size:[binsize: 1 max: 16 count: 12732 average: 1.17036 | standard deviation: 0.82314 | 0 11326 1249 42 18 17 13 11 8 8 8 7 6 5 5 5 4 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:16584 full:0 size:[binsize: 1 max: 16 count: 16584 average: 1.72425 | standard deviation: 2.37541 | 0 13866 1151 272 146 137 135 143 113 100 84 77 72 72 72 72 72 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:25289 full:0 size:[binsize: 1 max: 16 count: 25289 average: 1.39839 | standard deviation: 0.913318 | 0 17266 7067 796 16 12 12 12 12 12 12 12 12 12 12 12 12 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5752 full:0 size:[binsize: 1 max: 2 count: 5752 average: 1.02417 | standard deviation: 0.153779 | 0 5613 139 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12633 full:0 size:[binsize: 1 max: 2 count: 12633 average: 1.01092 | standard deviation: 0.104142 | 0 12495 138 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12732 full:0 size:[binsize: 1 max: 2 count: 12732 average: 1.01634 | standard deviation: 0.126895 | 0 12524 208 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:16584 full:0 size:[binsize: 1 max: 2 count: 16584 average: 1.01514 | standard deviation: 0.122291 | 0 16333 251 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:25289 full:0 size:[binsize: 1 max: 2 count: 25289 average: 1.00186 | standard deviation: 0.0431114 | 0 25242 47 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:21772 full:0 size:[binsize: 1 max: 3 count: 21772 average: 1.0344 | standard deviation: 0.211297 | 0 21147 501 124 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:51218 full:0 size:[binsize: 1 max: 4 count: 51218 average: 1.13909 | standard deviation: 0.362386 | 0 44388 6538 290 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:21772 full:0 size:[binsize: 1 max: 2 count: 21772 average: 1.01327 | standard deviation: 0.114616 | 0 21483 289 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:51218 full:0 size:[binsize: 1 max: 3 count: 51218 average: 1.04813 | standard deviation: 0.214158 | 0 48754 2463 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:30 full:0 size:[binsize: 1 max: 2 count: 30 average:   1.1 | standard deviation: 0.321634 | 0 27 3 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:23896 full:0 size:[binsize: 1 max: 8 count: 23896 average: 1.33098 | standard deviation: 0.894053 | 0 18924 3762 603 159 112 112 112 112 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:6856 full:0 size:[binsize: 1 max: 8 count: 6856 average: 1.98979 | standard deviation: 1.55511 | 0 3724 1644 570 384 175 121 121 117 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:15376 full:0 size:[binsize: 1 max: 3 count: 15376 average: 1.04475 | standard deviation: 0.209063 | 0 14695 674 7 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:15376 full:0 size:[binsize: 1 max: 2 count: 15376 average: 1.11284 | standard deviation: 0.316485 | 0 13641 1735 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:32092 full:0 size:[binsize: 1 max: 2 count: 32092 average: 1.05148 | standard deviation: 0.220975 | 0 30440 1652 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:5194 full:0 size:[binsize: 1 max: 1 count: 5194 average:     1 | standard deviation: 0 | 0 5194 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 2 count: 48 average: 1.04167 | standard deviation: 0.206284 | 0 46 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:34384 full:0 size:[binsize: 1 max: 6 count: 34384 average: 1.25617 | standard deviation: 0.53578 | 0 27071 5972 1196 137 7 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:72 full:0 size:[binsize: 1 max: 3 count: 72 average: 1.41667 | standard deviation: 0.55665 | 0 44 26 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:90632 full:0 size:[binsize: 1 max: 16 count: 90632 average: 2.4812 | standard deviation: 1.57567 | 0 26775 27800 19976 8262 3174 1903 1177 740 444 215 101 43 12 4 3 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:64 full:0 size:[binsize: 1 max: 1 count: 64 average:     1 | standard deviation: 0 | 0 64 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:65090 full:0 size:[binsize: 1 max: 2 count: 65090 average: 1.07805 | standard deviation: 0.268259 | 0 60010 5080 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:102100 full:0 size:[binsize: 1 max: 2 count: 102100 average: 1.15363 | standard deviation: 0.360611 | 0 86414 15686 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 1 count: 30 average:     1 | standard deviation: 0 | 0 30 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:12736 full:0 size:[binsize: 1 max: 2 count: 12736 average: 1.03141 | standard deviation: 0.174549 | 0 12336 400 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11329 full:0 size:[binsize: 1 max: 4 count: 11329 average: 1.23753 | standard deviation: 0.426439 | 0 8641 2686 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:66933 full:0 size:[binsize: 1 max: 32 count: 66933 average: 10.715 | standard deviation: 6.8149 | 0 12185 3922 1202 921 735 737 873 1223 1942 2738 3219 3896 5777 7480 7004 4889 2331 952 511 426 369 368 365 405 483 453 552 541 194 192 26 22 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7125 full:0 size:[binsize: 1 max: 25 count: 7125 average: 3.48407 | standard deviation: 5.40728 | 0 5039 698 111 50 50 52 53 51 42 41 33 34 38 45 63 125 201 207 131 46 7 2 2 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:13263 full:0 size:[binsize: 1 max: 9 count: 13263 average: 1.40021 | standard deviation: 0.921926 | 0 10144 2085 402 263 233 122 11 2 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8645 full:0 size:[binsize: 1 max: 2 count: 8645 average: 1.00012 | standard deviation: 0.0107558 | 0 8644 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:41121 full:0 size:[binsize: 1 max: 3 count: 41121 average: 1.16789 | standard deviation: 0.393435 | 0 34527 6284 310 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6441 full:0 size:[binsize: 1 max: 2 count: 6441 average: 1.05496 | standard deviation: 0.228076 | 0 6087 354 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:13261 full:0 size:[binsize: 1 max: 2 count: 13261 average: 1.12797 | standard deviation: 0.334087 | 0 11564 1697 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11338 full:0 size:[binsize: 1 max: 1 count: 11338 average:     1 | standard deviation: 0 | 0 11338 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:66938 full:0 size:[binsize: 1 max: 2 count: 66938 average: 1.15381 | standard deviation: 0.360787 | 0 56642 10296 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.0092 | standard deviation: 0.0959294 | 0 1293 12 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00613 | standard deviation: 0.078326 | 0 1297 8 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00844 | standard deviation: 0.0919159 | 0 1292 11 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00767 | standard deviation: 0.0876384 | 0 1293 10 ]
