Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TemperatureControlProject.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TemperatureControlProject.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TemperatureControlProject"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : TemperatureControlProject
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\char8x12_lookup_table.vhd" into library work
Parsing entity <char8x12_lookup_table>.
Parsing architecture <Behavioral> of entity <char8x12_lookup_table>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\PWMControl.vhd" into library work
Parsing entity <PWMControl>.
Parsing architecture <Behavioral> of entity <pwmcontrol>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\WishboneLibrary\wb_arbiter.vhd" into library work
Parsing entity <wb_arbiter>.
Parsing architecture <ARB0001a1> of entity <wb_arbiter>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\clock_divider_skeleton.vhd" into library work
Parsing entity <clock_divider>.
Parsing architecture <Behavioral> of entity <clock_divider>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureSetpointControl.vhd" into library work
Parsing entity <TemperatureSetpointControl>.
Parsing architecture <Behavioral> of entity <temperaturesetpointcontrol>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureSensorInterface.vhd" into library work
Parsing entity <TemperatureSensorInterface>.
Parsing architecture <Behavioral> of entity <temperaturesensorinterface>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\PIDController.vhd" into library work
Parsing entity <PIDController>.
Parsing architecture <Behavioral> of entity <pidcontroller>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd" into library work
Parsing entity <MemoryWriter>.
Parsing architecture <Behavioral> of entity <memorywriter>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\DCFanInterface.vhd" into library work
Parsing entity <DCFanInterface>.
Parsing architecture <Behavioral> of entity <dcfaninterface>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\WishboneLibrary\wb_intercon.vhd" into library work
Parsing entity <wb_intercon>.
Parsing architecture <ICN0002a1> of entity <wb_intercon>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_vga640x480.vhd" into library work
Parsing entity <wb_vga640x480>.
Parsing architecture <Behavioral> of entity <wb_vga640x480>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" into library work
Parsing entity <wb_bram>.
Parsing architecture <Behavioral> of entity <wb_bram>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlMaster.vhd" into library work
Parsing entity <TemperatureControlMaster>.
Parsing architecture <Behavioral> of entity <temperaturecontrolmaster>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\clk200.vhd" into library work
Parsing entity <clk200>.
Parsing architecture <xilinx> of entity <clk200>.
Parsing VHDL file "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" into library work
Parsing entity <TemperatureControlProject>.
Parsing architecture <Behavioral> of entity <temperaturecontrolproject>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TemperatureControlProject> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk200> (architecture <xilinx>) from library <work>.

Elaborating entity <wb_intercon> (architecture <ICN0002a1>) with generics from library <work>.

Elaborating entity <wb_arbiter> (architecture <ARB0001a1>) from library <work>.

Elaborating entity <TemperatureControlMaster> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlMaster.vhd" Line 48: Using initial value 1 for pidproportionalgain since it is never assigned
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlMaster.vhd" Line 49: Using initial value 1 for pidintegralgain since it is never assigned
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlMaster.vhd" Line 50: Using initial value 1 for pidderivativegain since it is never assigned

Elaborating entity <PIDController> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoryWriter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd" Line 50: Using initial value "00000000000000000000000000000000" for buffer_base since it is never assigned
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd" Line 52: Using initial value "1111" for txtcolor since it is never assigned
WARNING:HDLCompiler:871 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd" Line 53: Using initial value "0001" for bgcolor since it is never assigned

Elaborating entity <char8x12_lookup_table> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\char8x12_lookup_table.vhd" Line 39: Net <bram_di[7]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\char8x12_lookup_table.vhd" Line 42: Net <bram_dip[0]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd" Line 47: Net <ascii[7]> does not have a driver.

Elaborating entity <TemperatureSetpointControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <TemperatureSensorInterface> (architecture <Behavioral>) from library <work>.

Elaborating entity <DCFanInterface> (architecture <Behavioral>) from library <work>.

Elaborating entity <PWMControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <wb_vga640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_divider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <wb_bram> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 71: Assignment to bram_we_vector ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 135: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 140: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 146: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 152: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 158: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 164: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 170: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 176: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 182: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 188: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 194: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 200: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 206: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 212: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 218: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 224: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 230: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 236: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 242: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 248: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 254: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 260: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 266: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 272: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 278: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 284: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 290: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 296: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 302: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 308: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 314: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 320: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 326: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 332: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 338: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 344: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 350: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 356: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 362: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 368: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 374: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 380: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 386: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 392: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 398: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 404: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 410: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 416: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 422: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 428: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 434: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 440: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 446: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 452: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 458: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 464: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 470: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 476: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 482: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 488: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 494: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 500: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 506: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 512: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 518: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 524: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 530: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 536: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 542: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 548: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 554: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 560: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 566: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 572: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 578: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 584: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 590: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 596: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 602: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 608: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 614: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 620: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 626: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 632: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 638: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 644: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 650: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 656: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 662: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 668: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 674: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 680: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 686: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 692: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 698: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 704: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 710: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 716: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 722: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 728: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 734: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 740: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 746: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 752: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 758: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 764: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 770: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 776: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 782: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 788: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 794: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 800: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 806: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 812: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 818: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 824: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 830: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 836: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 842: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 848: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 854: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 860: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 866: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 872: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 878: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 884: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 890: bram_enable should be on the sensitivity list of the process
WARNING:HDLCompiler:746 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 894: Range is empty (null range)
WARNING:HDLCompiler:220 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 894: Assignment ignored
WARNING:HDLCompiler:92 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 895: bram_enable should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 898. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd" Line 54: Net <bram_dip[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 62: Net <ACK_O_S[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 65: Net <ADR_O_M2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 66: Net <ADR_O_M3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 71: Net <DAT_O_M2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 72: Net <DAT_O_M3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 75: Net <DAT_O_S1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 76: Net <DAT_O_S2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 77: Net <DAT_O_S3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 79: Net <IRQ_O_S[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 83: Net <STB_O_M[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" Line 84: Net <WE_O_M[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TemperatureControlProject>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd".
INFO:Xst:3210 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" line 99: Output port <CLK_OUT2> of the instance <clock200_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" line 102: Output port <IRQV_I_M> of the instance <wb_intercon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlProject.vhd" line 102: Output port <IRQ_I_M> of the instance <wb_intercon> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ACK_O_S<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ADR_O_M2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ADR_O_M3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DAT_O_M2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DAT_O_M3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DAT_O_S1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DAT_O_S2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DAT_O_S3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IRQ_O_S> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <STB_O_M<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WE_O_M<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TemperatureControlProject> synthesized.

Synthesizing Unit <clk200>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\clk200.vhd".
    Summary:
	no macro.
Unit <clk200> synthesized.

Synthesizing Unit <wb_intercon>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\WishboneLibrary\wb_intercon.vhd".
        num_addr_bits = 32
        num_data_bits = 32
    Found 32-bit 3-to-1 multiplexer for signal <ADR> created at line 210.
    Found 32-bit 3-to-1 multiplexer for signal <DWR> created at line 238.
    Found 1-bit 4-to-1 multiplexer for signal <STB> created at line 251.
    Found 1-bit 4-to-1 multiplexer for signal <WE> created at line 264.
    Summary:
	inferred   5 Multiplexer(s).
Unit <wb_intercon> synthesized.

Synthesizing Unit <wb_arbiter>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\WishboneLibrary\wb_arbiter.vhd".
    Found 1-bit register for signal <LGNT1>.
    Found 1-bit register for signal <LGNT2>.
    Found 1-bit register for signal <LGNT3>.
    Found 1-bit register for signal <LASMAS>.
    Found 1-bit register for signal <EDGE>.
    Found 1-bit register for signal <LMAS1>.
    Found 1-bit register for signal <LMAS0>.
    Found 1-bit register for signal <LGNT0>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <wb_arbiter> synthesized.

Synthesizing Unit <TemperatureControlMaster>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\TemperatureControlMaster.vhd".
    Summary:
	no macro.
Unit <TemperatureControlMaster> synthesized.

Synthesizing Unit <MemoryWriter>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\MemoryWriter.vhd".
WARNING:Xst:647 - Input <dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <currentTemperature> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desiredTemperature> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fanSpeedPercent> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ascii> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 7-bit register for signal <column>.
    Found 7-bit register for signal <line>.
    Found 7-bit register for signal <row>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <stb_o>.
    Found 1-bit register for signal <cyc_o>.
    Found 1-bit register for signal <we_o>.
    Found 32-bit register for signal <adr_o>.
    Found 32-bit register for signal <dat_o>.
INFO:Xst:1799 - State writepixeltomemory is never reached in FSM <state>.
INFO:Xst:1799 - State getpixeldata is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initialzememorystate                           |
    | Power Up State     | initialzememorystate                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <line[6]_GND_54_o_add_22_OUT> created at line 121.
    Found 7-bit adder for signal <column[6]_GND_54_o_add_24_OUT> created at line 124.
    Found 7-bit adder for signal <row[6]_GND_54_o_add_26_OUT> created at line 127.
    Found 19-bit adder for signal <n0120[18:0]> created at line 140.
    Found 20-bit adder for signal <n0123[19:0]> created at line 140.
    Found 7x7-bit multiplier for signal <row[6]_PWR_17_o_MuLt_35_OUT> created at line 140.
    Found 14x4-bit multiplier for signal <row[6]_PWR_17_o_MuLt_36_OUT> created at line 140.
    Found 7x7-bit multiplier for signal <PWR_17_o_line[6]_MuLt_38_OUT> created at line 140.
    Found 7-bit comparator greater for signal <n0015> created at line 122
    Summary:
	inferred   3 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MemoryWriter> synthesized.

Synthesizing Unit <char8x12_lookup_table>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\char8x12_lookup_table.vhd".
WARNING:Xst:653 - Signal <bram_di> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bram_dip> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <char8x12_lookup_table> synthesized.

Synthesizing Unit <DCFanInterface>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\DCFanInterface.vhd".
WARNING:Xst:647 - Input <fanSpeed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DCFanInterface> synthesized.

Synthesizing Unit <wb_vga640x480>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_vga640x480.vhd".
WARNING:Xst:653 - Signal <dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <line_buffer>, simulation mismatch.
    Found 80x32-bit dual-port RAM <Mram_line_buffer> for signal <line_buffer>.
    Found 7-bit register for signal <word_count>.
    Found 10-bit register for signal <pixel_count>.
    Found 10-bit register for signal <line_count>.
    Found 2-bit register for signal <state>.
INFO:Xst:1799 - State extrawait is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait4ack                                       |
    | Power Up State     | wait4ack                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_62_o_GND_62_o_sub_28_OUT> created at line 299.
    Found 7-bit subtractor for signal <n0112> created at line 306.
    Found 7-bit adder for signal <word_count[6]_GND_62_o_add_6_OUT> created at line 236.
    Found 10-bit adder for signal <pixel_count[9]_GND_62_o_add_18_OUT> created at line 263.
    Found 19-bit adder for signal <GND_62_o_GND_62_o_add_30_OUT> created at line 299.
    Found 20-bit adder for signal <n0146> created at line 299.
    Found 6-bit adder for signal <n0149[5:0]> created at line 306.
    Found 10-bit adder for signal <line_count[9]_GND_62_o_add_64_OUT> created at line 330.
    Found 10-bit subtractor for signal <offset> created at line 137.
    Found 11x11-bit multiplier for signal <GND_62_o_GND_62_o_MuLt_28_OUT> created at line 299.
    Found 7-bit 3-to-1 multiplexer for signal <state[1]_X_19_o_wide_mux_13_OUT> created at line 214.
    Found 1-bit 8-to-1 multiplexer for signal <pixel<3>> created at line 306.
    Found 1-bit 8-to-1 multiplexer for signal <pixel<2>> created at line 306.
    Found 1-bit 8-to-1 multiplexer for signal <pixel<1>> created at line 306.
    Found 1-bit 8-to-1 multiplexer for signal <pixel<0>> created at line 306.
    Found 10-bit comparator greater for signal <line_count[9]_GND_62_o_LessThan_26_o> created at line 294
    Found 10-bit comparator lessequal for signal <n0054> created at line 308
    Found 10-bit comparator lessequal for signal <n0057> created at line 309
    Found 10-bit comparator lessequal for signal <n0059> created at line 309
    Found 10-bit comparator lessequal for signal <n0066> created at line 318
    Found 10-bit comparator greater for signal <pixel_count[9]_GND_62_o_LessThan_62_o> created at line 318
    Found 10-bit comparator lessequal for signal <n0077> created at line 336
    Found 10-bit comparator greater for signal <line_count[9]_GND_62_o_LessThan_70_o> created at line 336
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wb_vga640x480> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\clock_divider_skeleton.vhd".
        divisor = 2
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <clk>.
    Found 16-bit adder for signal <counter[15]_GND_63_o_add_0_OUT> created at line 42.
    Found 16-bit comparator greater for signal <n0002> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <wb_bram>.
    Related source file is "\\hnas.engr.uconn.edu\engruser\users\dep11007\private_home\ECE4401\FinalProject\FinalProject\VHDL Modules\VGALibrary\wb_bram.vhd".
WARNING:Xst:647 - Input <adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr_i<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <bram_dip> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <bram_di>.
    Found 16-bit register for signal <bram_addr>.
    Found 1-bit register for signal <bram_we>.
    Found 7-bit register for signal <bram_select>.
    Found 1-bit register for signal <bram_enable>.
    Found 32-bit register for signal <data_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 128x1-bit Read Only RAM for signal <bram_select[6]_GND_67_o_Mux_6_o>
    Found 128-bit 128-to-1 multiplexer for signal <bram_en> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[31]_Mux_3_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[30]_Mux_5_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[29]_Mux_7_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[28]_Mux_9_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[27]_Mux_11_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[26]_Mux_13_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[25]_Mux_15_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[24]_Mux_17_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[23]_Mux_19_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[22]_Mux_21_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[21]_Mux_23_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[20]_Mux_25_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[19]_Mux_27_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[18]_Mux_29_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[17]_Mux_31_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[16]_Mux_33_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[15]_Mux_35_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[14]_Mux_37_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[13]_Mux_39_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[12]_Mux_41_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[11]_Mux_43_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[10]_Mux_45_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[9]_Mux_47_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[8]_Mux_49_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[7]_Mux_51_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[6]_Mux_53_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[5]_Mux_55_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[4]_Mux_57_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[3]_Mux_59_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[2]_Mux_61_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[1]_Mux_63_o> created at line 131.
    Found 1-bit 127-to-1 multiplexer for signal <bram_select[6]_bram_data_out[0]_Mux_65_o> created at line 131.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bram_data_out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  89 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred  33 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wb_bram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x1-bit single-port Read Only RAM                   : 1
 80x32-bit dual-port RAM                               : 1
# Multipliers                                          : 4
 11x11-bit multiplier                                  : 1
 14x4-bit multiplier                                   : 1
 7x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
# Registers                                            : 27
 1-bit register                                        : 14
 10-bit register                                       : 2
 16-bit register                                       : 2
 32-bit register                                       : 4
 7-bit register                                        : 5
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 10
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 60
 1-bit 127-to-1 multiplexer                            : 32
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 128-bit 128-to-1 multiplexer                          : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 3-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <dcFanInterface> is unconnected in block <temperatureControlMaster>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <adr_o_0> in Unit <memoryWriter> is equivalent to the following 11 FFs/Latches, which will be removed : <adr_o_1> <adr_o_22> <adr_o_23> <adr_o_24> <adr_o_25> <adr_o_26> <adr_o_27> <adr_o_28> <adr_o_29> <adr_o_30> <adr_o_31> 
WARNING:Xst:1710 - FF/Latch <LGNT2> (without init value) has a constant value of 0 in block <U08>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LGNT3> (without init value) has a constant value of 0 in block <U08>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LMAS1> (without init value) has a constant value of 0 in block <U08>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adr_o_0> (without init value) has a constant value of 0 in block <memoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bram_addr_9> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_10> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_11> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_12> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_13> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_14> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2677 - Node <bram_addr_15> of sequential type is unconnected in block <wb_bram>.
WARNING:Xst:2404 -  FFs/Latches <adr_o<31:22>> (without init value) have a constant value of 0 in block <MemoryWriter>.
WARNING:Xst:2404 -  FFs/Latches <bram_addr<15:9>> (without init value) have a constant value of 0 in block <wb_bram>.

Synthesizing (advanced) Unit <MemoryWriter>.
	Multiplier <Mmult_PWR_17_o_line[6]_MuLt_38_OUT> in block <MemoryWriter> and adder/subtractor <Madd_n0123[19:0]> in block <MemoryWriter> are combined into a MAC<Maddsub_PWR_17_o_line[6]_MuLt_38_OUT>.
	Multiplier <Mmult_row[6]_PWR_17_o_MuLt_36_OUT> in block <MemoryWriter> and adder/subtractor <Madd_n0120[18:0]> in block <MemoryWriter> are combined into a MAC<Maddsub_row[6]_PWR_17_o_MuLt_36_OUT>.
Unit <MemoryWriter> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <wb_bram>.
INFO:Xst:3231 - The small RAM <Mram_bram_select[6]_GND_67_o_Mux_6_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bram_select>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <wb_bram> synthesized (advanced).

Synthesizing (advanced) Unit <wb_vga640x480>.
The following registers are absorbed into counter <pixel_count>: 1 register on signal <pixel_count>.
The following registers are absorbed into counter <line_count>: 1 register on signal <line_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_line_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 80-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <word_count>    |          |
    |     diA            | connected to signal <dat_i>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 80-word x 32-bit                    |          |
    |     addrB          | connected to signal <offset<9:3>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <wb_vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x1-bit single-port distributed Read Only RAM       : 1
 80x32-bit dual-port distributed RAM                   : 1
# MACs                                                 : 2
 14x4-to-19-bit MAC                                    : 1
 7x7-to-20-bit MAC                                     : 1
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 176
 Flip-Flops                                            : 176
# Comparators                                          : 10
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 57
 1-bit 127-to-1 multiplexer                            : 32
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 128-bit 128-to-1 multiplexer                          : 1
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 3-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <adr_o_0> (without init value) has a constant value of 0 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adr_o_1> (without init value) has a constant value of 0 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LGNT2> (without init value) has a constant value of 0 in block <wb_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LGNT3> (without init value) has a constant value of 0 in block <wb_arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LMAS1> (without init value) has a constant value of 0 in block <wb_arbiter>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <temperatureControlMaster/memoryWriter/FSM_0> on signal <state[1:2]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 initialzememorystate   | 00
 writeintialmemorystate | 01
 startstate             | 11
 writepixeltomemory     | unreached
 getpixeldata           | unreached
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vga/FSM_1> on signal <state[1:1]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 wait4ack  | 0
 extrawait | unreached
 wait4next | 1
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wb_bram/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 start | 00
 wait1 | 01
 wait2 | 10
 ack   | 11
-------------------
WARNING:Xst:1710 - FF/Latch <dat_o_0> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_4> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_8> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_12> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_16> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_20> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_24> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_28> (without init value) has a constant value of 1 in block <MemoryWriter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance lut/bram2 in unit lut/bram2 of type RAMB16_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance lut/bram1 in unit lut/bram1 of type RAMB16_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance gen1[0].bram in unit gen1[0].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[1].bram in unit gen1[1].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[2].bram in unit gen1[2].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[3].bram in unit gen1[3].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[4].bram in unit gen1[4].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[5].bram in unit gen1[5].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[6].bram in unit gen1[6].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[7].bram in unit gen1[7].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[8].bram in unit gen1[8].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[9].bram in unit gen1[9].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[10].bram in unit gen1[10].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[11].bram in unit gen1[11].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[12].bram in unit gen1[12].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[13].bram in unit gen1[13].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[14].bram in unit gen1[14].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[15].bram in unit gen1[15].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[16].bram in unit gen1[16].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[17].bram in unit gen1[17].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[18].bram in unit gen1[18].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[19].bram in unit gen1[19].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[20].bram in unit gen1[20].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[21].bram in unit gen1[21].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[22].bram in unit gen1[22].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[23].bram in unit gen1[23].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[24].bram in unit gen1[24].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[25].bram in unit gen1[25].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[26].bram in unit gen1[26].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[27].bram in unit gen1[27].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[28].bram in unit gen1[28].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[29].bram in unit gen1[29].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[30].bram in unit gen1[30].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[31].bram in unit gen1[31].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[32].bram in unit gen1[32].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[33].bram in unit gen1[33].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[34].bram in unit gen1[34].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[35].bram in unit gen1[35].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[36].bram in unit gen1[36].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[37].bram in unit gen1[37].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[38].bram in unit gen1[38].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[39].bram in unit gen1[39].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[40].bram in unit gen1[40].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[41].bram in unit gen1[41].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[42].bram in unit gen1[42].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[43].bram in unit gen1[43].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[44].bram in unit gen1[44].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[45].bram in unit gen1[45].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[46].bram in unit gen1[46].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[47].bram in unit gen1[47].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[48].bram in unit gen1[48].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[49].bram in unit gen1[49].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[50].bram in unit gen1[50].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[51].bram in unit gen1[51].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[52].bram in unit gen1[52].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[53].bram in unit gen1[53].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[54].bram in unit gen1[54].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[55].bram in unit gen1[55].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[56].bram in unit gen1[56].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[57].bram in unit gen1[57].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[58].bram in unit gen1[58].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[59].bram in unit gen1[59].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[60].bram in unit gen1[60].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[61].bram in unit gen1[61].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[62].bram in unit gen1[62].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[63].bram in unit gen1[63].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[64].bram in unit gen1[64].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[65].bram in unit gen1[65].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[66].bram in unit gen1[66].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[67].bram in unit gen1[67].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[68].bram in unit gen1[68].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[69].bram in unit gen1[69].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[70].bram in unit gen1[70].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[71].bram in unit gen1[71].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[72].bram in unit gen1[72].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[73].bram in unit gen1[73].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[74].bram in unit gen1[74].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[75].bram in unit gen1[75].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[76].bram in unit gen1[76].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[77].bram in unit gen1[77].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[78].bram in unit gen1[78].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[79].bram in unit gen1[79].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[80].bram in unit gen1[80].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[81].bram in unit gen1[81].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[82].bram in unit gen1[82].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[83].bram in unit gen1[83].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[84].bram in unit gen1[84].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[85].bram in unit gen1[85].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[86].bram in unit gen1[86].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[87].bram in unit gen1[87].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[88].bram in unit gen1[88].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[89].bram in unit gen1[89].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[90].bram in unit gen1[90].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[91].bram in unit gen1[91].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[92].bram in unit gen1[92].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[93].bram in unit gen1[93].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[94].bram in unit gen1[94].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[95].bram in unit gen1[95].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[96].bram in unit gen1[96].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[97].bram in unit gen1[97].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[98].bram in unit gen1[98].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[99].bram in unit gen1[99].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[100].bram in unit gen1[100].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[101].bram in unit gen1[101].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[102].bram in unit gen1[102].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[103].bram in unit gen1[103].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[104].bram in unit gen1[104].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[105].bram in unit gen1[105].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[106].bram in unit gen1[106].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[107].bram in unit gen1[107].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[108].bram in unit gen1[108].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[109].bram in unit gen1[109].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[110].bram in unit gen1[110].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[111].bram in unit gen1[111].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[112].bram in unit gen1[112].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[113].bram in unit gen1[113].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[114].bram in unit gen1[114].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[115].bram in unit gen1[115].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[116].bram in unit gen1[116].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[117].bram in unit gen1[117].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[118].bram in unit gen1[118].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[119].bram in unit gen1[119].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[120].bram in unit gen1[120].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[121].bram in unit gen1[121].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[122].bram in unit gen1[122].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[123].bram in unit gen1[123].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[124].bram in unit gen1[124].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[125].bram in unit gen1[125].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[126].bram in unit gen1[126].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen1[127].bram in unit gen1[127].bram of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <dat_o_1> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_2> <dat_o_3> 
INFO:Xst:2261 - The FF/Latch <dat_o_5> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_6> <dat_o_7> 
INFO:Xst:2261 - The FF/Latch <dat_o_9> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_10> <dat_o_11> 
INFO:Xst:2261 - The FF/Latch <dat_o_13> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_14> <dat_o_15> 
INFO:Xst:2261 - The FF/Latch <dat_o_21> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_22> <dat_o_23> 
INFO:Xst:2261 - The FF/Latch <dat_o_17> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_18> <dat_o_19> 
INFO:Xst:2261 - The FF/Latch <dat_o_25> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_26> <dat_o_27> 
INFO:Xst:2261 - The FF/Latch <dat_o_29> in Unit <MemoryWriter> is equivalent to the following 2 FFs/Latches, which will be removed : <dat_o_30> <dat_o_31> 

Optimizing unit <TemperatureControlProject> ...

Optimizing unit <wb_intercon> ...

Optimizing unit <wb_arbiter> ...

Optimizing unit <MemoryWriter> ...

Optimizing unit <wb_vga640x480> ...

Optimizing unit <clock_divider> ...

Optimizing unit <wb_bram> ...
WARNING:Xst:2677 - Node <temperatureControlMaster/memoryWriter/adr_o_21> of sequential type is unconnected in block <TemperatureControlProject>.
WARNING:Xst:2677 - Node <temperatureControlMaster/memoryWriter/adr_o_20> of sequential type is unconnected in block <TemperatureControlProject>.
WARNING:Xst:2677 - Node <temperatureControlMaster/memoryWriter/adr_o_19> of sequential type is unconnected in block <TemperatureControlProject>.
WARNING:Xst:2677 - Node <temperatureControlMaster/memoryWriter/adr_o_18> of sequential type is unconnected in block <TemperatureControlProject>.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_30> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_29> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_27> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_26> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_25> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_23> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_22> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_21> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_19> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_18> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_17> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_15> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_14> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_13> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_11> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_10> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_9> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_7> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_6> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_5> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_3> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_2> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_1> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_29> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_25> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_21> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_17> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_13> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_9> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_5> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temperatureControlMaster/memoryWriter/dat_o_1> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_15> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_14> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_13> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_12> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_11> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_10> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_9> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_8> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_7> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_6> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_5> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_4> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_3> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_2> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/clk_divider/counter_1> has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_bram/bram_di_31> (without init value) has a constant value of 0 in block <TemperatureControlProject>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<31> and wb_bram/bram_di<30> wb_bram/bram_di<30> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<30> and wb_bram/bram_di<29> wb_bram/bram_di<29> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<29> and wb_bram/bram_di<27> wb_bram/bram_di<27> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<27> and wb_bram/bram_di<26> wb_bram/bram_di<26> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<26> and wb_bram/bram_di<25> wb_bram/bram_di<25> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<25> and wb_bram/bram_di<23> wb_bram/bram_di<23> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<23> and wb_bram/bram_di<22> wb_bram/bram_di<22> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<22> and wb_bram/bram_di<21> wb_bram/bram_di<21> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<21> and wb_bram/bram_di<19> wb_bram/bram_di<19> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<19> and wb_bram/bram_di<18> wb_bram/bram_di<18> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<18> and wb_bram/bram_di<17> wb_bram/bram_di<17> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<17> and wb_bram/bram_di<15> wb_bram/bram_di<15> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<15> and wb_bram/bram_di<14> wb_bram/bram_di<14> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<14> and wb_bram/bram_di<13> wb_bram/bram_di<13> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<13> and wb_bram/bram_di<11> wb_bram/bram_di<11> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<11> and wb_bram/bram_di<10> wb_bram/bram_di<10> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<9> wb_bram/bram_di<9> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<7> wb_bram/bram_di<7> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<6> wb_bram/bram_di<6> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<5> wb_bram/bram_di<5> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<3> wb_bram/bram_di<3> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<2> wb_bram/bram_di<2> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<10> and wb_bram/bram_di<1> wb_bram/bram_di<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <wb_bram/bram_we> in Unit <TemperatureControlProject> is equivalent to the following 8 FFs/Latches, which will be removed : <wb_bram/bram_di_28> <wb_bram/bram_di_24> <wb_bram/bram_di_20> <wb_bram/bram_di_16> <wb_bram/bram_di_12> <wb_bram/bram_di_8> <wb_bram/bram_di_4> <wb_bram/bram_di_0> 
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_we and wb_bram/bram_di<28> wb_bram/bram_di<28> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<28> and wb_bram/bram_di<24> wb_bram/bram_di<24> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<24> and wb_bram/bram_di<20> wb_bram/bram_di<20> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<20> and wb_bram/bram_di<16> wb_bram/bram_di<16> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<16> and wb_bram/bram_di<12> wb_bram/bram_di<12> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<12> and wb_bram/bram_di<8> wb_bram/bram_di<8> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<12> and wb_bram/bram_di<4> wb_bram/bram_di<4> signal will be lost.
WARNING:Xst:638 - in unit TemperatureControlProject Conflict on KEEP property on signal wb_bram/bram_di<12> and wb_bram/bram_di<0> wb_bram/bram_di<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <temperatureControlMaster/memoryWriter/stb_o> in Unit <TemperatureControlProject> is equivalent to the following FF/Latch, which will be removed : <temperatureControlMaster/memoryWriter/we_o> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TemperatureControlProject, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TemperatureControlProject.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2245
#      GND                         : 131
#      INV                         : 9
#      LUT1                        : 42
#      LUT2                        : 30
#      LUT3                        : 80
#      LUT4                        : 50
#      LUT5                        : 66
#      LUT6                        : 1500
#      MUXCY                       : 83
#      MUXF7                       : 36
#      VCC                         : 131
#      XORCY                       : 87
# FlipFlops/Latches                : 160
#      FD                          : 4
#      FDC                         : 24
#      FDCE                        : 32
#      FDE                         : 66
#      FDR                         : 1
#      FDRE                        : 1
#      LD                          : 32
# RAMS                             : 174
#      RAM32X1D                    : 32
#      RAM64M                      : 10
#      RAM64X1D                    : 2
#      RAMB18E1                    : 2
#      RAMB36E1                    : 128
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 16
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 14
# DSPs                             : 1
#      DSP48E1                     : 1
# Others                           : 5
#      MMCME2_ADV                  : 1
#      PIDController               : 1
#      PWMControl                  : 1
#      TemperatureSensorInterface  : 1
#      TemperatureSetpointControl  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  126800     0%  
 Number of Slice LUTs:                 1885  out of  63400     2%  
    Number used as Logic:              1777  out of  63400     2%  
    Number used as Memory:              108  out of  19000     0%  
       Number used as RAM:              108

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1926
   Number with an unused Flip Flop:    1766  out of   1926    91%  
   Number with an unused LUT:            41  out of   1926     2%  
   Number of fully used LUT-FF pairs:   119  out of   1926     6%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              129  out of    135    95%  
    Number using Block RAM only:        129
 Number of BUFG/BUFGCTRL/BUFHCEs:         5  out of    128     3%  
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                                          | Load  |
----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
clock200_inst/clkout0                                                                   | BUFG                                                           | 282   |
temperatureControlMaster/memoryWriter/lut/bram1/N0                                      | NONE(temperatureControlMaster/memoryWriter/lut/bram1/lut/bram1)| 1     |
temperatureControlMaster/memoryWriter/lut/bram2/N0                                      | NONE(temperatureControlMaster/memoryWriter/lut/bram2/lut/bram2)| 1     |
vga/clk_divider/clk                                                                     | BUFG                                                           | 20    |
wb_bram/gen1[127].bram/N0                                                               | NONE(wb_bram/gen1[127].bram/gen1[127].bram)                    | 1     |
wb_bram/gen1[126].bram/N0                                                               | NONE(wb_bram/gen1[126].bram/gen1[126].bram)                    | 1     |
wb_bram/gen1[125].bram/N0                                                               | NONE(wb_bram/gen1[125].bram/gen1[125].bram)                    | 1     |
wb_bram/gen1[124].bram/N0                                                               | NONE(wb_bram/gen1[124].bram/gen1[124].bram)                    | 1     |
wb_bram/gen1[123].bram/N0                                                               | NONE(wb_bram/gen1[123].bram/gen1[123].bram)                    | 1     |
wb_bram/gen1[122].bram/N0                                                               | NONE(wb_bram/gen1[122].bram/gen1[122].bram)                    | 1     |
wb_bram/gen1[121].bram/N0                                                               | NONE(wb_bram/gen1[121].bram/gen1[121].bram)                    | 1     |
wb_bram/gen1[120].bram/N0                                                               | NONE(wb_bram/gen1[120].bram/gen1[120].bram)                    | 1     |
wb_bram/gen1[119].bram/N0                                                               | NONE(wb_bram/gen1[119].bram/gen1[119].bram)                    | 1     |
wb_bram/gen1[118].bram/N0                                                               | NONE(wb_bram/gen1[118].bram/gen1[118].bram)                    | 1     |
wb_bram/gen1[117].bram/N0                                                               | NONE(wb_bram/gen1[117].bram/gen1[117].bram)                    | 1     |
wb_bram/gen1[116].bram/N0                                                               | NONE(wb_bram/gen1[116].bram/gen1[116].bram)                    | 1     |
wb_bram/gen1[115].bram/N0                                                               | NONE(wb_bram/gen1[115].bram/gen1[115].bram)                    | 1     |
wb_bram/gen1[114].bram/N0                                                               | NONE(wb_bram/gen1[114].bram/gen1[114].bram)                    | 1     |
wb_bram/gen1[113].bram/N0                                                               | NONE(wb_bram/gen1[113].bram/gen1[113].bram)                    | 1     |
wb_bram/gen1[112].bram/N0                                                               | NONE(wb_bram/gen1[112].bram/gen1[112].bram)                    | 1     |
wb_bram/gen1[111].bram/N0                                                               | NONE(wb_bram/gen1[111].bram/gen1[111].bram)                    | 1     |
wb_bram/gen1[110].bram/N0                                                               | NONE(wb_bram/gen1[110].bram/gen1[110].bram)                    | 1     |
wb_bram/gen1[109].bram/N0                                                               | NONE(wb_bram/gen1[109].bram/gen1[109].bram)                    | 1     |
wb_bram/gen1[108].bram/N0                                                               | NONE(wb_bram/gen1[108].bram/gen1[108].bram)                    | 1     |
wb_bram/gen1[107].bram/N0                                                               | NONE(wb_bram/gen1[107].bram/gen1[107].bram)                    | 1     |
wb_bram/gen1[106].bram/N0                                                               | NONE(wb_bram/gen1[106].bram/gen1[106].bram)                    | 1     |
wb_bram/gen1[105].bram/N0                                                               | NONE(wb_bram/gen1[105].bram/gen1[105].bram)                    | 1     |
wb_bram/gen1[104].bram/N0                                                               | NONE(wb_bram/gen1[104].bram/gen1[104].bram)                    | 1     |
wb_bram/gen1[103].bram/N0                                                               | NONE(wb_bram/gen1[103].bram/gen1[103].bram)                    | 1     |
wb_bram/gen1[102].bram/N0                                                               | NONE(wb_bram/gen1[102].bram/gen1[102].bram)                    | 1     |
wb_bram/gen1[101].bram/N0                                                               | NONE(wb_bram/gen1[101].bram/gen1[101].bram)                    | 1     |
wb_bram/gen1[100].bram/N0                                                               | NONE(wb_bram/gen1[100].bram/gen1[100].bram)                    | 1     |
wb_bram/gen1[99].bram/N0                                                                | NONE(wb_bram/gen1[99].bram/gen1[99].bram)                      | 1     |
wb_bram/gen1[98].bram/N0                                                                | NONE(wb_bram/gen1[98].bram/gen1[98].bram)                      | 1     |
wb_bram/gen1[97].bram/N0                                                                | NONE(wb_bram/gen1[97].bram/gen1[97].bram)                      | 1     |
wb_bram/gen1[96].bram/N0                                                                | NONE(wb_bram/gen1[96].bram/gen1[96].bram)                      | 1     |
wb_bram/gen1[95].bram/N0                                                                | NONE(wb_bram/gen1[95].bram/gen1[95].bram)                      | 1     |
wb_bram/gen1[94].bram/N0                                                                | NONE(wb_bram/gen1[94].bram/gen1[94].bram)                      | 1     |
wb_bram/gen1[93].bram/N0                                                                | NONE(wb_bram/gen1[93].bram/gen1[93].bram)                      | 1     |
wb_bram/gen1[92].bram/N0                                                                | NONE(wb_bram/gen1[92].bram/gen1[92].bram)                      | 1     |
wb_bram/gen1[91].bram/N0                                                                | NONE(wb_bram/gen1[91].bram/gen1[91].bram)                      | 1     |
wb_bram/gen1[90].bram/N0                                                                | NONE(wb_bram/gen1[90].bram/gen1[90].bram)                      | 1     |
wb_bram/gen1[89].bram/N0                                                                | NONE(wb_bram/gen1[89].bram/gen1[89].bram)                      | 1     |
wb_bram/gen1[88].bram/N0                                                                | NONE(wb_bram/gen1[88].bram/gen1[88].bram)                      | 1     |
wb_bram/gen1[87].bram/N0                                                                | NONE(wb_bram/gen1[87].bram/gen1[87].bram)                      | 1     |
wb_bram/gen1[86].bram/N0                                                                | NONE(wb_bram/gen1[86].bram/gen1[86].bram)                      | 1     |
wb_bram/gen1[85].bram/N0                                                                | NONE(wb_bram/gen1[85].bram/gen1[85].bram)                      | 1     |
wb_bram/gen1[84].bram/N0                                                                | NONE(wb_bram/gen1[84].bram/gen1[84].bram)                      | 1     |
wb_bram/gen1[83].bram/N0                                                                | NONE(wb_bram/gen1[83].bram/gen1[83].bram)                      | 1     |
wb_bram/gen1[82].bram/N0                                                                | NONE(wb_bram/gen1[82].bram/gen1[82].bram)                      | 1     |
wb_bram/gen1[81].bram/N0                                                                | NONE(wb_bram/gen1[81].bram/gen1[81].bram)                      | 1     |
wb_bram/gen1[80].bram/N0                                                                | NONE(wb_bram/gen1[80].bram/gen1[80].bram)                      | 1     |
wb_bram/gen1[79].bram/N0                                                                | NONE(wb_bram/gen1[79].bram/gen1[79].bram)                      | 1     |
wb_bram/gen1[78].bram/N0                                                                | NONE(wb_bram/gen1[78].bram/gen1[78].bram)                      | 1     |
wb_bram/gen1[77].bram/N0                                                                | NONE(wb_bram/gen1[77].bram/gen1[77].bram)                      | 1     |
wb_bram/gen1[76].bram/N0                                                                | NONE(wb_bram/gen1[76].bram/gen1[76].bram)                      | 1     |
wb_bram/gen1[75].bram/N0                                                                | NONE(wb_bram/gen1[75].bram/gen1[75].bram)                      | 1     |
wb_bram/gen1[74].bram/N0                                                                | NONE(wb_bram/gen1[74].bram/gen1[74].bram)                      | 1     |
wb_bram/gen1[73].bram/N0                                                                | NONE(wb_bram/gen1[73].bram/gen1[73].bram)                      | 1     |
wb_bram/gen1[72].bram/N0                                                                | NONE(wb_bram/gen1[72].bram/gen1[72].bram)                      | 1     |
wb_bram/gen1[71].bram/N0                                                                | NONE(wb_bram/gen1[71].bram/gen1[71].bram)                      | 1     |
wb_bram/gen1[70].bram/N0                                                                | NONE(wb_bram/gen1[70].bram/gen1[70].bram)                      | 1     |
wb_bram/gen1[69].bram/N0                                                                | NONE(wb_bram/gen1[69].bram/gen1[69].bram)                      | 1     |
wb_bram/gen1[68].bram/N0                                                                | NONE(wb_bram/gen1[68].bram/gen1[68].bram)                      | 1     |
wb_bram/gen1[67].bram/N0                                                                | NONE(wb_bram/gen1[67].bram/gen1[67].bram)                      | 1     |
wb_bram/gen1[66].bram/N0                                                                | NONE(wb_bram/gen1[66].bram/gen1[66].bram)                      | 1     |
wb_bram/gen1[65].bram/N0                                                                | NONE(wb_bram/gen1[65].bram/gen1[65].bram)                      | 1     |
wb_bram/gen1[64].bram/N0                                                                | NONE(wb_bram/gen1[64].bram/gen1[64].bram)                      | 1     |
wb_bram/gen1[63].bram/N0                                                                | NONE(wb_bram/gen1[63].bram/gen1[63].bram)                      | 1     |
wb_bram/gen1[62].bram/N0                                                                | NONE(wb_bram/gen1[62].bram/gen1[62].bram)                      | 1     |
wb_bram/gen1[61].bram/N0                                                                | NONE(wb_bram/gen1[61].bram/gen1[61].bram)                      | 1     |
wb_bram/gen1[60].bram/N0                                                                | NONE(wb_bram/gen1[60].bram/gen1[60].bram)                      | 1     |
wb_bram/gen1[59].bram/N0                                                                | NONE(wb_bram/gen1[59].bram/gen1[59].bram)                      | 1     |
wb_bram/gen1[58].bram/N0                                                                | NONE(wb_bram/gen1[58].bram/gen1[58].bram)                      | 1     |
wb_bram/gen1[57].bram/N0                                                                | NONE(wb_bram/gen1[57].bram/gen1[57].bram)                      | 1     |
wb_bram/gen1[56].bram/N0                                                                | NONE(wb_bram/gen1[56].bram/gen1[56].bram)                      | 1     |
wb_bram/gen1[55].bram/N0                                                                | NONE(wb_bram/gen1[55].bram/gen1[55].bram)                      | 1     |
wb_bram/gen1[54].bram/N0                                                                | NONE(wb_bram/gen1[54].bram/gen1[54].bram)                      | 1     |
wb_bram/gen1[53].bram/N0                                                                | NONE(wb_bram/gen1[53].bram/gen1[53].bram)                      | 1     |
wb_bram/gen1[52].bram/N0                                                                | NONE(wb_bram/gen1[52].bram/gen1[52].bram)                      | 1     |
wb_bram/gen1[51].bram/N0                                                                | NONE(wb_bram/gen1[51].bram/gen1[51].bram)                      | 1     |
wb_bram/gen1[50].bram/N0                                                                | NONE(wb_bram/gen1[50].bram/gen1[50].bram)                      | 1     |
wb_bram/gen1[49].bram/N0                                                                | NONE(wb_bram/gen1[49].bram/gen1[49].bram)                      | 1     |
wb_bram/gen1[48].bram/N0                                                                | NONE(wb_bram/gen1[48].bram/gen1[48].bram)                      | 1     |
wb_bram/gen1[47].bram/N0                                                                | NONE(wb_bram/gen1[47].bram/gen1[47].bram)                      | 1     |
wb_bram/gen1[46].bram/N0                                                                | NONE(wb_bram/gen1[46].bram/gen1[46].bram)                      | 1     |
wb_bram/gen1[45].bram/N0                                                                | NONE(wb_bram/gen1[45].bram/gen1[45].bram)                      | 1     |
wb_bram/gen1[44].bram/N0                                                                | NONE(wb_bram/gen1[44].bram/gen1[44].bram)                      | 1     |
wb_bram/gen1[43].bram/N0                                                                | NONE(wb_bram/gen1[43].bram/gen1[43].bram)                      | 1     |
wb_bram/gen1[42].bram/N0                                                                | NONE(wb_bram/gen1[42].bram/gen1[42].bram)                      | 1     |
wb_bram/gen1[41].bram/N0                                                                | NONE(wb_bram/gen1[41].bram/gen1[41].bram)                      | 1     |
wb_bram/gen1[40].bram/N0                                                                | NONE(wb_bram/gen1[40].bram/gen1[40].bram)                      | 1     |
wb_bram/gen1[39].bram/N0                                                                | NONE(wb_bram/gen1[39].bram/gen1[39].bram)                      | 1     |
wb_bram/gen1[38].bram/N0                                                                | NONE(wb_bram/gen1[38].bram/gen1[38].bram)                      | 1     |
wb_bram/gen1[37].bram/N0                                                                | NONE(wb_bram/gen1[37].bram/gen1[37].bram)                      | 1     |
wb_bram/gen1[36].bram/N0                                                                | NONE(wb_bram/gen1[36].bram/gen1[36].bram)                      | 1     |
wb_bram/gen1[35].bram/N0                                                                | NONE(wb_bram/gen1[35].bram/gen1[35].bram)                      | 1     |
wb_bram/gen1[34].bram/N0                                                                | NONE(wb_bram/gen1[34].bram/gen1[34].bram)                      | 1     |
wb_bram/gen1[33].bram/N0                                                                | NONE(wb_bram/gen1[33].bram/gen1[33].bram)                      | 1     |
wb_bram/gen1[32].bram/N0                                                                | NONE(wb_bram/gen1[32].bram/gen1[32].bram)                      | 1     |
wb_bram/gen1[31].bram/N0                                                                | NONE(wb_bram/gen1[31].bram/gen1[31].bram)                      | 1     |
wb_bram/gen1[30].bram/N0                                                                | NONE(wb_bram/gen1[30].bram/gen1[30].bram)                      | 1     |
wb_bram/gen1[29].bram/N0                                                                | NONE(wb_bram/gen1[29].bram/gen1[29].bram)                      | 1     |
wb_bram/gen1[28].bram/N0                                                                | NONE(wb_bram/gen1[28].bram/gen1[28].bram)                      | 1     |
wb_bram/gen1[27].bram/N0                                                                | NONE(wb_bram/gen1[27].bram/gen1[27].bram)                      | 1     |
wb_bram/gen1[26].bram/N0                                                                | NONE(wb_bram/gen1[26].bram/gen1[26].bram)                      | 1     |
wb_bram/gen1[25].bram/N0                                                                | NONE(wb_bram/gen1[25].bram/gen1[25].bram)                      | 1     |
wb_bram/gen1[24].bram/N0                                                                | NONE(wb_bram/gen1[24].bram/gen1[24].bram)                      | 1     |
wb_bram/gen1[23].bram/N0                                                                | NONE(wb_bram/gen1[23].bram/gen1[23].bram)                      | 1     |
wb_bram/gen1[22].bram/N0                                                                | NONE(wb_bram/gen1[22].bram/gen1[22].bram)                      | 1     |
wb_bram/gen1[21].bram/N0                                                                | NONE(wb_bram/gen1[21].bram/gen1[21].bram)                      | 1     |
wb_bram/gen1[20].bram/N0                                                                | NONE(wb_bram/gen1[20].bram/gen1[20].bram)                      | 1     |
wb_bram/gen1[19].bram/N0                                                                | NONE(wb_bram/gen1[19].bram/gen1[19].bram)                      | 1     |
wb_bram/gen1[18].bram/N0                                                                | NONE(wb_bram/gen1[18].bram/gen1[18].bram)                      | 1     |
wb_bram/gen1[17].bram/N0                                                                | NONE(wb_bram/gen1[17].bram/gen1[17].bram)                      | 1     |
wb_bram/gen1[16].bram/N0                                                                | NONE(wb_bram/gen1[16].bram/gen1[16].bram)                      | 1     |
wb_bram/gen1[15].bram/N0                                                                | NONE(wb_bram/gen1[15].bram/gen1[15].bram)                      | 1     |
wb_bram/gen1[14].bram/N0                                                                | NONE(wb_bram/gen1[14].bram/gen1[14].bram)                      | 1     |
wb_bram/gen1[13].bram/N0                                                                | NONE(wb_bram/gen1[13].bram/gen1[13].bram)                      | 1     |
wb_bram/gen1[12].bram/N0                                                                | NONE(wb_bram/gen1[12].bram/gen1[12].bram)                      | 1     |
wb_bram/gen1[11].bram/N0                                                                | NONE(wb_bram/gen1[11].bram/gen1[11].bram)                      | 1     |
wb_bram/gen1[10].bram/N0                                                                | NONE(wb_bram/gen1[10].bram/gen1[10].bram)                      | 1     |
wb_bram/gen1[9].bram/N0                                                                 | NONE(wb_bram/gen1[9].bram/gen1[9].bram)                        | 1     |
wb_bram/gen1[8].bram/N0                                                                 | NONE(wb_bram/gen1[8].bram/gen1[8].bram)                        | 1     |
wb_bram/gen1[7].bram/N0                                                                 | NONE(wb_bram/gen1[7].bram/gen1[7].bram)                        | 1     |
wb_bram/gen1[6].bram/N0                                                                 | NONE(wb_bram/gen1[6].bram/gen1[6].bram)                        | 1     |
wb_bram/gen1[5].bram/N0                                                                 | NONE(wb_bram/gen1[5].bram/gen1[5].bram)                        | 1     |
wb_bram/gen1[4].bram/N0                                                                 | NONE(wb_bram/gen1[4].bram/gen1[4].bram)                        | 1     |
wb_bram/gen1[3].bram/N0                                                                 | NONE(wb_bram/gen1[3].bram/gen1[3].bram)                        | 1     |
wb_bram/gen1[2].bram/N0                                                                 | NONE(wb_bram/gen1[2].bram/gen1[2].bram)                        | 1     |
wb_bram/gen1[1].bram/N0                                                                 | NONE(wb_bram/gen1[1].bram/gen1[1].bram)                        | 1     |
wb_bram/gen1[0].bram/N0                                                                 | NONE(wb_bram/gen1[0].bram/gen1[0].bram)                        | 1     |
wb_bram_bram_select[6]_GND_67_o_Mux_6_o(wb_bram_Mram_bram_select[6]_GND_67_o_Mux_6_o1:O)| BUFG(*)(wb_bram/bram_data_out_0)                               | 32    |
----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (1)
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                                               | Buffer(FF name)                                                | Load  |
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
wb_bram/gen1[0].bram/N1(wb_bram/gen1[0].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[0].bram/gen1[0].bram)                        | 124   |
wb_bram/gen1[100].bram/N1(wb_bram/gen1[100].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[100].bram/gen1[100].bram)                    | 124   |
wb_bram/gen1[101].bram/N1(wb_bram/gen1[101].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[101].bram/gen1[101].bram)                    | 124   |
wb_bram/gen1[102].bram/N1(wb_bram/gen1[102].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[102].bram/gen1[102].bram)                    | 124   |
wb_bram/gen1[103].bram/N1(wb_bram/gen1[103].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[103].bram/gen1[103].bram)                    | 124   |
wb_bram/gen1[104].bram/N1(wb_bram/gen1[104].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[104].bram/gen1[104].bram)                    | 124   |
wb_bram/gen1[105].bram/N1(wb_bram/gen1[105].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[105].bram/gen1[105].bram)                    | 124   |
wb_bram/gen1[106].bram/N1(wb_bram/gen1[106].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[106].bram/gen1[106].bram)                    | 124   |
wb_bram/gen1[107].bram/N1(wb_bram/gen1[107].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[107].bram/gen1[107].bram)                    | 124   |
wb_bram/gen1[108].bram/N1(wb_bram/gen1[108].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[108].bram/gen1[108].bram)                    | 124   |
wb_bram/gen1[109].bram/N1(wb_bram/gen1[109].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[109].bram/gen1[109].bram)                    | 124   |
wb_bram/gen1[10].bram/N1(wb_bram/gen1[10].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[10].bram/gen1[10].bram)                      | 124   |
wb_bram/gen1[110].bram/N1(wb_bram/gen1[110].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[110].bram/gen1[110].bram)                    | 124   |
wb_bram/gen1[111].bram/N1(wb_bram/gen1[111].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[111].bram/gen1[111].bram)                    | 124   |
wb_bram/gen1[112].bram/N1(wb_bram/gen1[112].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[112].bram/gen1[112].bram)                    | 124   |
wb_bram/gen1[113].bram/N1(wb_bram/gen1[113].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[113].bram/gen1[113].bram)                    | 124   |
wb_bram/gen1[114].bram/N1(wb_bram/gen1[114].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[114].bram/gen1[114].bram)                    | 124   |
wb_bram/gen1[115].bram/N1(wb_bram/gen1[115].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[115].bram/gen1[115].bram)                    | 124   |
wb_bram/gen1[116].bram/N1(wb_bram/gen1[116].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[116].bram/gen1[116].bram)                    | 124   |
wb_bram/gen1[117].bram/N1(wb_bram/gen1[117].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[117].bram/gen1[117].bram)                    | 124   |
wb_bram/gen1[118].bram/N1(wb_bram/gen1[118].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[118].bram/gen1[118].bram)                    | 124   |
wb_bram/gen1[119].bram/N1(wb_bram/gen1[119].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[119].bram/gen1[119].bram)                    | 124   |
wb_bram/gen1[11].bram/N1(wb_bram/gen1[11].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[11].bram/gen1[11].bram)                      | 124   |
wb_bram/gen1[120].bram/N1(wb_bram/gen1[120].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[120].bram/gen1[120].bram)                    | 124   |
wb_bram/gen1[121].bram/N1(wb_bram/gen1[121].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[121].bram/gen1[121].bram)                    | 124   |
wb_bram/gen1[122].bram/N1(wb_bram/gen1[122].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[122].bram/gen1[122].bram)                    | 124   |
wb_bram/gen1[123].bram/N1(wb_bram/gen1[123].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[123].bram/gen1[123].bram)                    | 124   |
wb_bram/gen1[124].bram/N1(wb_bram/gen1[124].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[124].bram/gen1[124].bram)                    | 124   |
wb_bram/gen1[125].bram/N1(wb_bram/gen1[125].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[125].bram/gen1[125].bram)                    | 124   |
wb_bram/gen1[126].bram/N1(wb_bram/gen1[126].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[126].bram/gen1[126].bram)                    | 124   |
wb_bram/gen1[127].bram/N1(wb_bram/gen1[127].bram/XST_VCC:P)                                                  | NONE(wb_bram/gen1[127].bram/gen1[127].bram)                    | 124   |
wb_bram/gen1[12].bram/N1(wb_bram/gen1[12].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[12].bram/gen1[12].bram)                      | 124   |
wb_bram/gen1[13].bram/N1(wb_bram/gen1[13].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[13].bram/gen1[13].bram)                      | 124   |
wb_bram/gen1[14].bram/N1(wb_bram/gen1[14].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[14].bram/gen1[14].bram)                      | 124   |
wb_bram/gen1[15].bram/N1(wb_bram/gen1[15].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[15].bram/gen1[15].bram)                      | 124   |
wb_bram/gen1[16].bram/N1(wb_bram/gen1[16].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[16].bram/gen1[16].bram)                      | 124   |
wb_bram/gen1[17].bram/N1(wb_bram/gen1[17].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[17].bram/gen1[17].bram)                      | 124   |
wb_bram/gen1[18].bram/N1(wb_bram/gen1[18].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[18].bram/gen1[18].bram)                      | 124   |
wb_bram/gen1[19].bram/N1(wb_bram/gen1[19].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[19].bram/gen1[19].bram)                      | 124   |
wb_bram/gen1[1].bram/N1(wb_bram/gen1[1].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[1].bram/gen1[1].bram)                        | 124   |
wb_bram/gen1[20].bram/N1(wb_bram/gen1[20].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[20].bram/gen1[20].bram)                      | 124   |
wb_bram/gen1[21].bram/N1(wb_bram/gen1[21].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[21].bram/gen1[21].bram)                      | 124   |
wb_bram/gen1[22].bram/N1(wb_bram/gen1[22].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[22].bram/gen1[22].bram)                      | 124   |
wb_bram/gen1[23].bram/N1(wb_bram/gen1[23].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[23].bram/gen1[23].bram)                      | 124   |
wb_bram/gen1[24].bram/N1(wb_bram/gen1[24].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[24].bram/gen1[24].bram)                      | 124   |
wb_bram/gen1[25].bram/N1(wb_bram/gen1[25].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[25].bram/gen1[25].bram)                      | 124   |
wb_bram/gen1[26].bram/N1(wb_bram/gen1[26].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[26].bram/gen1[26].bram)                      | 124   |
wb_bram/gen1[27].bram/N1(wb_bram/gen1[27].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[27].bram/gen1[27].bram)                      | 124   |
wb_bram/gen1[28].bram/N1(wb_bram/gen1[28].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[28].bram/gen1[28].bram)                      | 124   |
wb_bram/gen1[29].bram/N1(wb_bram/gen1[29].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[29].bram/gen1[29].bram)                      | 124   |
wb_bram/gen1[2].bram/N1(wb_bram/gen1[2].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[2].bram/gen1[2].bram)                        | 124   |
wb_bram/gen1[30].bram/N1(wb_bram/gen1[30].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[30].bram/gen1[30].bram)                      | 124   |
wb_bram/gen1[31].bram/N1(wb_bram/gen1[31].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[31].bram/gen1[31].bram)                      | 124   |
wb_bram/gen1[32].bram/N1(wb_bram/gen1[32].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[32].bram/gen1[32].bram)                      | 124   |
wb_bram/gen1[33].bram/N1(wb_bram/gen1[33].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[33].bram/gen1[33].bram)                      | 124   |
wb_bram/gen1[34].bram/N1(wb_bram/gen1[34].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[34].bram/gen1[34].bram)                      | 124   |
wb_bram/gen1[35].bram/N1(wb_bram/gen1[35].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[35].bram/gen1[35].bram)                      | 124   |
wb_bram/gen1[36].bram/N1(wb_bram/gen1[36].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[36].bram/gen1[36].bram)                      | 124   |
wb_bram/gen1[37].bram/N1(wb_bram/gen1[37].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[37].bram/gen1[37].bram)                      | 124   |
wb_bram/gen1[38].bram/N1(wb_bram/gen1[38].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[38].bram/gen1[38].bram)                      | 124   |
wb_bram/gen1[39].bram/N1(wb_bram/gen1[39].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[39].bram/gen1[39].bram)                      | 124   |
wb_bram/gen1[3].bram/N1(wb_bram/gen1[3].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[3].bram/gen1[3].bram)                        | 124   |
wb_bram/gen1[40].bram/N1(wb_bram/gen1[40].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[40].bram/gen1[40].bram)                      | 124   |
wb_bram/gen1[41].bram/N1(wb_bram/gen1[41].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[41].bram/gen1[41].bram)                      | 124   |
wb_bram/gen1[42].bram/N1(wb_bram/gen1[42].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[42].bram/gen1[42].bram)                      | 124   |
wb_bram/gen1[43].bram/N1(wb_bram/gen1[43].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[43].bram/gen1[43].bram)                      | 124   |
wb_bram/gen1[44].bram/N1(wb_bram/gen1[44].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[44].bram/gen1[44].bram)                      | 124   |
wb_bram/gen1[45].bram/N1(wb_bram/gen1[45].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[45].bram/gen1[45].bram)                      | 124   |
wb_bram/gen1[46].bram/N1(wb_bram/gen1[46].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[46].bram/gen1[46].bram)                      | 124   |
wb_bram/gen1[47].bram/N1(wb_bram/gen1[47].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[47].bram/gen1[47].bram)                      | 124   |
wb_bram/gen1[48].bram/N1(wb_bram/gen1[48].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[48].bram/gen1[48].bram)                      | 124   |
wb_bram/gen1[49].bram/N1(wb_bram/gen1[49].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[49].bram/gen1[49].bram)                      | 124   |
wb_bram/gen1[4].bram/N1(wb_bram/gen1[4].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[4].bram/gen1[4].bram)                        | 124   |
wb_bram/gen1[50].bram/N1(wb_bram/gen1[50].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[50].bram/gen1[50].bram)                      | 124   |
wb_bram/gen1[51].bram/N1(wb_bram/gen1[51].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[51].bram/gen1[51].bram)                      | 124   |
wb_bram/gen1[52].bram/N1(wb_bram/gen1[52].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[52].bram/gen1[52].bram)                      | 124   |
wb_bram/gen1[53].bram/N1(wb_bram/gen1[53].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[53].bram/gen1[53].bram)                      | 124   |
wb_bram/gen1[54].bram/N1(wb_bram/gen1[54].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[54].bram/gen1[54].bram)                      | 124   |
wb_bram/gen1[55].bram/N1(wb_bram/gen1[55].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[55].bram/gen1[55].bram)                      | 124   |
wb_bram/gen1[56].bram/N1(wb_bram/gen1[56].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[56].bram/gen1[56].bram)                      | 124   |
wb_bram/gen1[57].bram/N1(wb_bram/gen1[57].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[57].bram/gen1[57].bram)                      | 124   |
wb_bram/gen1[58].bram/N1(wb_bram/gen1[58].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[58].bram/gen1[58].bram)                      | 124   |
wb_bram/gen1[59].bram/N1(wb_bram/gen1[59].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[59].bram/gen1[59].bram)                      | 124   |
wb_bram/gen1[5].bram/N1(wb_bram/gen1[5].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[5].bram/gen1[5].bram)                        | 124   |
wb_bram/gen1[60].bram/N1(wb_bram/gen1[60].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[60].bram/gen1[60].bram)                      | 124   |
wb_bram/gen1[61].bram/N1(wb_bram/gen1[61].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[61].bram/gen1[61].bram)                      | 124   |
wb_bram/gen1[62].bram/N1(wb_bram/gen1[62].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[62].bram/gen1[62].bram)                      | 124   |
wb_bram/gen1[63].bram/N1(wb_bram/gen1[63].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[63].bram/gen1[63].bram)                      | 124   |
wb_bram/gen1[64].bram/N1(wb_bram/gen1[64].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[64].bram/gen1[64].bram)                      | 124   |
wb_bram/gen1[65].bram/N1(wb_bram/gen1[65].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[65].bram/gen1[65].bram)                      | 124   |
wb_bram/gen1[66].bram/N1(wb_bram/gen1[66].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[66].bram/gen1[66].bram)                      | 124   |
wb_bram/gen1[67].bram/N1(wb_bram/gen1[67].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[67].bram/gen1[67].bram)                      | 124   |
wb_bram/gen1[68].bram/N1(wb_bram/gen1[68].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[68].bram/gen1[68].bram)                      | 124   |
wb_bram/gen1[69].bram/N1(wb_bram/gen1[69].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[69].bram/gen1[69].bram)                      | 124   |
wb_bram/gen1[6].bram/N1(wb_bram/gen1[6].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[6].bram/gen1[6].bram)                        | 124   |
wb_bram/gen1[70].bram/N1(wb_bram/gen1[70].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[70].bram/gen1[70].bram)                      | 124   |
wb_bram/gen1[71].bram/N1(wb_bram/gen1[71].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[71].bram/gen1[71].bram)                      | 124   |
wb_bram/gen1[72].bram/N1(wb_bram/gen1[72].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[72].bram/gen1[72].bram)                      | 124   |
wb_bram/gen1[73].bram/N1(wb_bram/gen1[73].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[73].bram/gen1[73].bram)                      | 124   |
wb_bram/gen1[74].bram/N1(wb_bram/gen1[74].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[74].bram/gen1[74].bram)                      | 124   |
wb_bram/gen1[75].bram/N1(wb_bram/gen1[75].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[75].bram/gen1[75].bram)                      | 124   |
wb_bram/gen1[76].bram/N1(wb_bram/gen1[76].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[76].bram/gen1[76].bram)                      | 124   |
wb_bram/gen1[77].bram/N1(wb_bram/gen1[77].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[77].bram/gen1[77].bram)                      | 124   |
wb_bram/gen1[78].bram/N1(wb_bram/gen1[78].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[78].bram/gen1[78].bram)                      | 124   |
wb_bram/gen1[79].bram/N1(wb_bram/gen1[79].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[79].bram/gen1[79].bram)                      | 124   |
wb_bram/gen1[7].bram/N1(wb_bram/gen1[7].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[7].bram/gen1[7].bram)                        | 124   |
wb_bram/gen1[80].bram/N1(wb_bram/gen1[80].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[80].bram/gen1[80].bram)                      | 124   |
wb_bram/gen1[81].bram/N1(wb_bram/gen1[81].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[81].bram/gen1[81].bram)                      | 124   |
wb_bram/gen1[82].bram/N1(wb_bram/gen1[82].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[82].bram/gen1[82].bram)                      | 124   |
wb_bram/gen1[83].bram/N1(wb_bram/gen1[83].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[83].bram/gen1[83].bram)                      | 124   |
wb_bram/gen1[84].bram/N1(wb_bram/gen1[84].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[84].bram/gen1[84].bram)                      | 124   |
wb_bram/gen1[85].bram/N1(wb_bram/gen1[85].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[85].bram/gen1[85].bram)                      | 124   |
wb_bram/gen1[86].bram/N1(wb_bram/gen1[86].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[86].bram/gen1[86].bram)                      | 124   |
wb_bram/gen1[87].bram/N1(wb_bram/gen1[87].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[87].bram/gen1[87].bram)                      | 124   |
wb_bram/gen1[88].bram/N1(wb_bram/gen1[88].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[88].bram/gen1[88].bram)                      | 124   |
wb_bram/gen1[89].bram/N1(wb_bram/gen1[89].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[89].bram/gen1[89].bram)                      | 124   |
wb_bram/gen1[8].bram/N1(wb_bram/gen1[8].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[8].bram/gen1[8].bram)                        | 124   |
wb_bram/gen1[90].bram/N1(wb_bram/gen1[90].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[90].bram/gen1[90].bram)                      | 124   |
wb_bram/gen1[91].bram/N1(wb_bram/gen1[91].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[91].bram/gen1[91].bram)                      | 124   |
wb_bram/gen1[92].bram/N1(wb_bram/gen1[92].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[92].bram/gen1[92].bram)                      | 124   |
wb_bram/gen1[93].bram/N1(wb_bram/gen1[93].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[93].bram/gen1[93].bram)                      | 124   |
wb_bram/gen1[94].bram/N1(wb_bram/gen1[94].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[94].bram/gen1[94].bram)                      | 124   |
wb_bram/gen1[95].bram/N1(wb_bram/gen1[95].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[95].bram/gen1[95].bram)                      | 124   |
wb_bram/gen1[96].bram/N1(wb_bram/gen1[96].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[96].bram/gen1[96].bram)                      | 124   |
wb_bram/gen1[97].bram/N1(wb_bram/gen1[97].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[97].bram/gen1[97].bram)                      | 124   |
wb_bram/gen1[98].bram/N1(wb_bram/gen1[98].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[98].bram/gen1[98].bram)                      | 124   |
wb_bram/gen1[99].bram/N1(wb_bram/gen1[99].bram/XST_VCC:P)                                                    | NONE(wb_bram/gen1[99].bram/gen1[99].bram)                      | 124   |
wb_bram/gen1[9].bram/N1(wb_bram/gen1[9].bram/XST_VCC:P)                                                      | NONE(wb_bram/gen1[9].bram/gen1[9].bram)                        | 124   |
wb_bram/gen1[0].bram/N0(wb_bram/gen1[0].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[0].bram/gen1[0].bram)                        | 72    |
wb_bram/gen1[100].bram/N0(wb_bram/gen1[100].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[100].bram/gen1[100].bram)                    | 72    |
wb_bram/gen1[101].bram/N0(wb_bram/gen1[101].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[101].bram/gen1[101].bram)                    | 72    |
wb_bram/gen1[102].bram/N0(wb_bram/gen1[102].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[102].bram/gen1[102].bram)                    | 72    |
wb_bram/gen1[103].bram/N0(wb_bram/gen1[103].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[103].bram/gen1[103].bram)                    | 72    |
wb_bram/gen1[104].bram/N0(wb_bram/gen1[104].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[104].bram/gen1[104].bram)                    | 72    |
wb_bram/gen1[105].bram/N0(wb_bram/gen1[105].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[105].bram/gen1[105].bram)                    | 72    |
wb_bram/gen1[106].bram/N0(wb_bram/gen1[106].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[106].bram/gen1[106].bram)                    | 72    |
wb_bram/gen1[107].bram/N0(wb_bram/gen1[107].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[107].bram/gen1[107].bram)                    | 72    |
wb_bram/gen1[108].bram/N0(wb_bram/gen1[108].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[108].bram/gen1[108].bram)                    | 72    |
wb_bram/gen1[109].bram/N0(wb_bram/gen1[109].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[109].bram/gen1[109].bram)                    | 72    |
wb_bram/gen1[10].bram/N0(wb_bram/gen1[10].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[10].bram/gen1[10].bram)                      | 72    |
wb_bram/gen1[110].bram/N0(wb_bram/gen1[110].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[110].bram/gen1[110].bram)                    | 72    |
wb_bram/gen1[111].bram/N0(wb_bram/gen1[111].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[111].bram/gen1[111].bram)                    | 72    |
wb_bram/gen1[112].bram/N0(wb_bram/gen1[112].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[112].bram/gen1[112].bram)                    | 72    |
wb_bram/gen1[113].bram/N0(wb_bram/gen1[113].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[113].bram/gen1[113].bram)                    | 72    |
wb_bram/gen1[114].bram/N0(wb_bram/gen1[114].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[114].bram/gen1[114].bram)                    | 72    |
wb_bram/gen1[115].bram/N0(wb_bram/gen1[115].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[115].bram/gen1[115].bram)                    | 72    |
wb_bram/gen1[116].bram/N0(wb_bram/gen1[116].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[116].bram/gen1[116].bram)                    | 72    |
wb_bram/gen1[117].bram/N0(wb_bram/gen1[117].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[117].bram/gen1[117].bram)                    | 72    |
wb_bram/gen1[118].bram/N0(wb_bram/gen1[118].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[118].bram/gen1[118].bram)                    | 72    |
wb_bram/gen1[119].bram/N0(wb_bram/gen1[119].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[119].bram/gen1[119].bram)                    | 72    |
wb_bram/gen1[11].bram/N0(wb_bram/gen1[11].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[11].bram/gen1[11].bram)                      | 72    |
wb_bram/gen1[120].bram/N0(wb_bram/gen1[120].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[120].bram/gen1[120].bram)                    | 72    |
wb_bram/gen1[121].bram/N0(wb_bram/gen1[121].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[121].bram/gen1[121].bram)                    | 72    |
wb_bram/gen1[122].bram/N0(wb_bram/gen1[122].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[122].bram/gen1[122].bram)                    | 72    |
wb_bram/gen1[123].bram/N0(wb_bram/gen1[123].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[123].bram/gen1[123].bram)                    | 72    |
wb_bram/gen1[124].bram/N0(wb_bram/gen1[124].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[124].bram/gen1[124].bram)                    | 72    |
wb_bram/gen1[125].bram/N0(wb_bram/gen1[125].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[125].bram/gen1[125].bram)                    | 72    |
wb_bram/gen1[126].bram/N0(wb_bram/gen1[126].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[126].bram/gen1[126].bram)                    | 72    |
wb_bram/gen1[127].bram/N0(wb_bram/gen1[127].bram/XST_GND:G)                                                  | NONE(wb_bram/gen1[127].bram/gen1[127].bram)                    | 72    |
wb_bram/gen1[12].bram/N0(wb_bram/gen1[12].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[12].bram/gen1[12].bram)                      | 72    |
wb_bram/gen1[13].bram/N0(wb_bram/gen1[13].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[13].bram/gen1[13].bram)                      | 72    |
wb_bram/gen1[14].bram/N0(wb_bram/gen1[14].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[14].bram/gen1[14].bram)                      | 72    |
wb_bram/gen1[15].bram/N0(wb_bram/gen1[15].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[15].bram/gen1[15].bram)                      | 72    |
wb_bram/gen1[16].bram/N0(wb_bram/gen1[16].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[16].bram/gen1[16].bram)                      | 72    |
wb_bram/gen1[17].bram/N0(wb_bram/gen1[17].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[17].bram/gen1[17].bram)                      | 72    |
wb_bram/gen1[18].bram/N0(wb_bram/gen1[18].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[18].bram/gen1[18].bram)                      | 72    |
wb_bram/gen1[19].bram/N0(wb_bram/gen1[19].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[19].bram/gen1[19].bram)                      | 72    |
wb_bram/gen1[1].bram/N0(wb_bram/gen1[1].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[1].bram/gen1[1].bram)                        | 72    |
wb_bram/gen1[20].bram/N0(wb_bram/gen1[20].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[20].bram/gen1[20].bram)                      | 72    |
wb_bram/gen1[21].bram/N0(wb_bram/gen1[21].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[21].bram/gen1[21].bram)                      | 72    |
wb_bram/gen1[22].bram/N0(wb_bram/gen1[22].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[22].bram/gen1[22].bram)                      | 72    |
wb_bram/gen1[23].bram/N0(wb_bram/gen1[23].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[23].bram/gen1[23].bram)                      | 72    |
wb_bram/gen1[24].bram/N0(wb_bram/gen1[24].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[24].bram/gen1[24].bram)                      | 72    |
wb_bram/gen1[25].bram/N0(wb_bram/gen1[25].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[25].bram/gen1[25].bram)                      | 72    |
wb_bram/gen1[26].bram/N0(wb_bram/gen1[26].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[26].bram/gen1[26].bram)                      | 72    |
wb_bram/gen1[27].bram/N0(wb_bram/gen1[27].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[27].bram/gen1[27].bram)                      | 72    |
wb_bram/gen1[28].bram/N0(wb_bram/gen1[28].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[28].bram/gen1[28].bram)                      | 72    |
wb_bram/gen1[29].bram/N0(wb_bram/gen1[29].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[29].bram/gen1[29].bram)                      | 72    |
wb_bram/gen1[2].bram/N0(wb_bram/gen1[2].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[2].bram/gen1[2].bram)                        | 72    |
wb_bram/gen1[30].bram/N0(wb_bram/gen1[30].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[30].bram/gen1[30].bram)                      | 72    |
wb_bram/gen1[31].bram/N0(wb_bram/gen1[31].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[31].bram/gen1[31].bram)                      | 72    |
wb_bram/gen1[32].bram/N0(wb_bram/gen1[32].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[32].bram/gen1[32].bram)                      | 72    |
wb_bram/gen1[33].bram/N0(wb_bram/gen1[33].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[33].bram/gen1[33].bram)                      | 72    |
wb_bram/gen1[34].bram/N0(wb_bram/gen1[34].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[34].bram/gen1[34].bram)                      | 72    |
wb_bram/gen1[35].bram/N0(wb_bram/gen1[35].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[35].bram/gen1[35].bram)                      | 72    |
wb_bram/gen1[36].bram/N0(wb_bram/gen1[36].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[36].bram/gen1[36].bram)                      | 72    |
wb_bram/gen1[37].bram/N0(wb_bram/gen1[37].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[37].bram/gen1[37].bram)                      | 72    |
wb_bram/gen1[38].bram/N0(wb_bram/gen1[38].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[38].bram/gen1[38].bram)                      | 72    |
wb_bram/gen1[39].bram/N0(wb_bram/gen1[39].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[39].bram/gen1[39].bram)                      | 72    |
wb_bram/gen1[3].bram/N0(wb_bram/gen1[3].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[3].bram/gen1[3].bram)                        | 72    |
wb_bram/gen1[40].bram/N0(wb_bram/gen1[40].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[40].bram/gen1[40].bram)                      | 72    |
wb_bram/gen1[41].bram/N0(wb_bram/gen1[41].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[41].bram/gen1[41].bram)                      | 72    |
wb_bram/gen1[42].bram/N0(wb_bram/gen1[42].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[42].bram/gen1[42].bram)                      | 72    |
wb_bram/gen1[43].bram/N0(wb_bram/gen1[43].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[43].bram/gen1[43].bram)                      | 72    |
wb_bram/gen1[44].bram/N0(wb_bram/gen1[44].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[44].bram/gen1[44].bram)                      | 72    |
wb_bram/gen1[45].bram/N0(wb_bram/gen1[45].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[45].bram/gen1[45].bram)                      | 72    |
wb_bram/gen1[46].bram/N0(wb_bram/gen1[46].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[46].bram/gen1[46].bram)                      | 72    |
wb_bram/gen1[47].bram/N0(wb_bram/gen1[47].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[47].bram/gen1[47].bram)                      | 72    |
wb_bram/gen1[48].bram/N0(wb_bram/gen1[48].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[48].bram/gen1[48].bram)                      | 72    |
wb_bram/gen1[49].bram/N0(wb_bram/gen1[49].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[49].bram/gen1[49].bram)                      | 72    |
wb_bram/gen1[4].bram/N0(wb_bram/gen1[4].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[4].bram/gen1[4].bram)                        | 72    |
wb_bram/gen1[50].bram/N0(wb_bram/gen1[50].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[50].bram/gen1[50].bram)                      | 72    |
wb_bram/gen1[51].bram/N0(wb_bram/gen1[51].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[51].bram/gen1[51].bram)                      | 72    |
wb_bram/gen1[52].bram/N0(wb_bram/gen1[52].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[52].bram/gen1[52].bram)                      | 72    |
wb_bram/gen1[53].bram/N0(wb_bram/gen1[53].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[53].bram/gen1[53].bram)                      | 72    |
wb_bram/gen1[54].bram/N0(wb_bram/gen1[54].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[54].bram/gen1[54].bram)                      | 72    |
wb_bram/gen1[55].bram/N0(wb_bram/gen1[55].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[55].bram/gen1[55].bram)                      | 72    |
wb_bram/gen1[56].bram/N0(wb_bram/gen1[56].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[56].bram/gen1[56].bram)                      | 72    |
wb_bram/gen1[57].bram/N0(wb_bram/gen1[57].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[57].bram/gen1[57].bram)                      | 72    |
wb_bram/gen1[58].bram/N0(wb_bram/gen1[58].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[58].bram/gen1[58].bram)                      | 72    |
wb_bram/gen1[59].bram/N0(wb_bram/gen1[59].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[59].bram/gen1[59].bram)                      | 72    |
wb_bram/gen1[5].bram/N0(wb_bram/gen1[5].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[5].bram/gen1[5].bram)                        | 72    |
wb_bram/gen1[60].bram/N0(wb_bram/gen1[60].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[60].bram/gen1[60].bram)                      | 72    |
wb_bram/gen1[61].bram/N0(wb_bram/gen1[61].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[61].bram/gen1[61].bram)                      | 72    |
wb_bram/gen1[62].bram/N0(wb_bram/gen1[62].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[62].bram/gen1[62].bram)                      | 72    |
wb_bram/gen1[63].bram/N0(wb_bram/gen1[63].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[63].bram/gen1[63].bram)                      | 72    |
wb_bram/gen1[64].bram/N0(wb_bram/gen1[64].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[64].bram/gen1[64].bram)                      | 72    |
wb_bram/gen1[65].bram/N0(wb_bram/gen1[65].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[65].bram/gen1[65].bram)                      | 72    |
wb_bram/gen1[66].bram/N0(wb_bram/gen1[66].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[66].bram/gen1[66].bram)                      | 72    |
wb_bram/gen1[67].bram/N0(wb_bram/gen1[67].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[67].bram/gen1[67].bram)                      | 72    |
wb_bram/gen1[68].bram/N0(wb_bram/gen1[68].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[68].bram/gen1[68].bram)                      | 72    |
wb_bram/gen1[69].bram/N0(wb_bram/gen1[69].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[69].bram/gen1[69].bram)                      | 72    |
wb_bram/gen1[6].bram/N0(wb_bram/gen1[6].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[6].bram/gen1[6].bram)                        | 72    |
wb_bram/gen1[70].bram/N0(wb_bram/gen1[70].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[70].bram/gen1[70].bram)                      | 72    |
wb_bram/gen1[71].bram/N0(wb_bram/gen1[71].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[71].bram/gen1[71].bram)                      | 72    |
wb_bram/gen1[72].bram/N0(wb_bram/gen1[72].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[72].bram/gen1[72].bram)                      | 72    |
wb_bram/gen1[73].bram/N0(wb_bram/gen1[73].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[73].bram/gen1[73].bram)                      | 72    |
wb_bram/gen1[74].bram/N0(wb_bram/gen1[74].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[74].bram/gen1[74].bram)                      | 72    |
wb_bram/gen1[75].bram/N0(wb_bram/gen1[75].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[75].bram/gen1[75].bram)                      | 72    |
wb_bram/gen1[76].bram/N0(wb_bram/gen1[76].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[76].bram/gen1[76].bram)                      | 72    |
wb_bram/gen1[77].bram/N0(wb_bram/gen1[77].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[77].bram/gen1[77].bram)                      | 72    |
wb_bram/gen1[78].bram/N0(wb_bram/gen1[78].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[78].bram/gen1[78].bram)                      | 72    |
wb_bram/gen1[79].bram/N0(wb_bram/gen1[79].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[79].bram/gen1[79].bram)                      | 72    |
wb_bram/gen1[7].bram/N0(wb_bram/gen1[7].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[7].bram/gen1[7].bram)                        | 72    |
wb_bram/gen1[80].bram/N0(wb_bram/gen1[80].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[80].bram/gen1[80].bram)                      | 72    |
wb_bram/gen1[81].bram/N0(wb_bram/gen1[81].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[81].bram/gen1[81].bram)                      | 72    |
wb_bram/gen1[82].bram/N0(wb_bram/gen1[82].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[82].bram/gen1[82].bram)                      | 72    |
wb_bram/gen1[83].bram/N0(wb_bram/gen1[83].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[83].bram/gen1[83].bram)                      | 72    |
wb_bram/gen1[84].bram/N0(wb_bram/gen1[84].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[84].bram/gen1[84].bram)                      | 72    |
wb_bram/gen1[85].bram/N0(wb_bram/gen1[85].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[85].bram/gen1[85].bram)                      | 72    |
wb_bram/gen1[86].bram/N0(wb_bram/gen1[86].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[86].bram/gen1[86].bram)                      | 72    |
wb_bram/gen1[87].bram/N0(wb_bram/gen1[87].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[87].bram/gen1[87].bram)                      | 72    |
wb_bram/gen1[88].bram/N0(wb_bram/gen1[88].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[88].bram/gen1[88].bram)                      | 72    |
wb_bram/gen1[89].bram/N0(wb_bram/gen1[89].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[89].bram/gen1[89].bram)                      | 72    |
wb_bram/gen1[8].bram/N0(wb_bram/gen1[8].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[8].bram/gen1[8].bram)                        | 72    |
wb_bram/gen1[90].bram/N0(wb_bram/gen1[90].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[90].bram/gen1[90].bram)                      | 72    |
wb_bram/gen1[91].bram/N0(wb_bram/gen1[91].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[91].bram/gen1[91].bram)                      | 72    |
wb_bram/gen1[92].bram/N0(wb_bram/gen1[92].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[92].bram/gen1[92].bram)                      | 72    |
wb_bram/gen1[93].bram/N0(wb_bram/gen1[93].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[93].bram/gen1[93].bram)                      | 72    |
wb_bram/gen1[94].bram/N0(wb_bram/gen1[94].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[94].bram/gen1[94].bram)                      | 72    |
wb_bram/gen1[95].bram/N0(wb_bram/gen1[95].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[95].bram/gen1[95].bram)                      | 72    |
wb_bram/gen1[96].bram/N0(wb_bram/gen1[96].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[96].bram/gen1[96].bram)                      | 72    |
wb_bram/gen1[97].bram/N0(wb_bram/gen1[97].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[97].bram/gen1[97].bram)                      | 72    |
wb_bram/gen1[98].bram/N0(wb_bram/gen1[98].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[98].bram/gen1[98].bram)                      | 72    |
wb_bram/gen1[99].bram/N0(wb_bram/gen1[99].bram/XST_GND:G)                                                    | NONE(wb_bram/gen1[99].bram/gen1[99].bram)                      | 72    |
wb_bram/gen1[9].bram/N0(wb_bram/gen1[9].bram/XST_GND:G)                                                      | NONE(wb_bram/gen1[9].bram/gen1[9].bram)                        | 72    |
temperatureControlMaster/memoryWriter/lut/bram1/N0(temperatureControlMaster/memoryWriter/lut/bram1/XST_GND:G)| NONE(temperatureControlMaster/memoryWriter/lut/bram1/lut/bram1)| 12    |
temperatureControlMaster/memoryWriter/lut/bram2/N0(temperatureControlMaster/memoryWriter/lut/bram2/XST_GND:G)| NONE(temperatureControlMaster/memoryWriter/lut/bram2/lut/bram2)| 12    |
temperatureControlMaster/memoryWriter/lut/bram1/N1(temperatureControlMaster/memoryWriter/lut/bram1/XST_VCC:P)| NONE(temperatureControlMaster/memoryWriter/lut/bram1/lut/bram1)| 8     |
temperatureControlMaster/memoryWriter/lut/bram2/N1(temperatureControlMaster/memoryWriter/lut/bram2/XST_VCC:P)| NONE(temperatureControlMaster/memoryWriter/lut/bram2/lut/bram2)| 8     |
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.244ns (Maximum Frequency: 160.154MHz)
   Minimum input arrival time before clock: 2.513ns
   Maximum output required time after clock: 4.765ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock200_inst/clkout0'
  Clock period: 6.244ns (frequency: 160.154MHz)
  Total number of paths / destination ports: 8103 / 1506
-------------------------------------------------------------------------
Delay:               6.244ns (Levels of Logic = 10)
  Source:            temperatureControlMaster/memoryWriter/row_4 (FF)
  Destination:       temperatureControlMaster/memoryWriter/adr_o_17 (FF)
  Source Clock:      clock200_inst/clkout0 rising
  Destination Clock: clock200_inst/clkout0 rising

  Data Path: temperatureControlMaster/memoryWriter/row_4 to temperatureControlMaster/memoryWriter/adr_o_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.478   1.017  temperatureControlMaster/memoryWriter/row_4 (temperatureControlMaster/memoryWriter/row_4)
     LUT5:I0->O            3   0.124   0.435  temperatureControlMaster/memoryWriter/Mmult_row[6]_PWR_17_o_MuLt_35_OUT_Madd_xor<10>121 (temperatureControlMaster/memoryWriter/Mmult_row[6]_PWR_17_o_MuLt_35_OUT_Madd_xor<10>12)
     LUT5:I4->O            1   0.124   0.000  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd1_lut<8> (temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd1_lut<8>)
     MUXCY:S->O            1   0.472   0.000  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd1_cy<8> (temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd1_cy<8>)
     XORCY:CI->O           1   0.510   0.421  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd1_xor<9> (temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_13)
     LUT1:I0->O            1   0.124   0.000  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd_cy<13>_rt (temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd_cy<13>_rt)
     MUXCY:S->O            1   0.472   0.000  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd_cy<13> (temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd_cy<13>)
     XORCY:CI->O           1   0.510   0.421  temperatureControlMaster/memoryWriter/Maddsub_row[6]_PWR_17_o_MuLt_36_OUT_Madd_xor<14> (temperatureControlMaster/memoryWriter/n0120[18:0]<14>)
     LUT1:I0->O            1   0.124   0.000  temperatureControlMaster/memoryWriter/Maddsub_PWR_17_o_line[6]_MuLt_38_OUT_Madd_cy<14>_rt (temperatureControlMaster/memoryWriter/Maddsub_PWR_17_o_line[6]_MuLt_38_OUT_Madd_cy<14>_rt)
     MUXCY:S->O            0   0.472   0.000  temperatureControlMaster/memoryWriter/Maddsub_PWR_17_o_line[6]_MuLt_38_OUT_Madd_cy<14> (temperatureControlMaster/memoryWriter/Maddsub_PWR_17_o_line[6]_MuLt_38_OUT_Madd_cy<14>)
     XORCY:CI->O           1   0.510   0.000  temperatureControlMaster/memoryWriter/Maddsub_PWR_17_o_line[6]_MuLt_38_OUT_Madd_xor<15> (temperatureControlMaster/memoryWriter/n0123[19:0]<15>)
     FDE:D                     0.030          temperatureControlMaster/memoryWriter/adr_o_17
    ----------------------------------------
    Total                      6.244ns (3.950ns logic, 2.294ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/clk_divider/clk'
  Clock period: 4.605ns (frequency: 217.155MHz)
  Total number of paths / destination ports: 1232 / 30
-------------------------------------------------------------------------
Delay:               4.605ns (Levels of Logic = 13)
  Source:            vga/pixel_count_9 (FF)
  Destination:       vga/pixel_count_9 (FF)
  Source Clock:      vga/clk_divider/clk rising
  Destination Clock: vga/clk_divider/clk rising

  Data Path: vga/pixel_count_9 to vga/pixel_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.478   0.952  vga/pixel_count_9 (vga/pixel_count_9)
     LUT5:I0->O            2   0.124   0.782  vga/PWR_23_o_pixel_count[9]_equal_18_o<9>_SW0 (N30)
     LUT6:I2->O           10   0.124   0.775  vga/PWR_23_o_pixel_count[9]_equal_18_o<9> (vga/PWR_23_o_pixel_count[9]_equal_18_o)
     LUT3:I0->O            1   0.124   0.000  vga/Mcount_pixel_count_lut<0> (vga/Mcount_pixel_count_lut<0>)
     MUXCY:S->O            1   0.472   0.000  vga/Mcount_pixel_count_cy<0> (vga/Mcount_pixel_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<1> (vga/Mcount_pixel_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<2> (vga/Mcount_pixel_count_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<3> (vga/Mcount_pixel_count_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<4> (vga/Mcount_pixel_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<5> (vga/Mcount_pixel_count_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<6> (vga/Mcount_pixel_count_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  vga/Mcount_pixel_count_cy<7> (vga/Mcount_pixel_count_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  vga/Mcount_pixel_count_cy<8> (vga/Mcount_pixel_count_cy<8>)
     XORCY:CI->O           1   0.510   0.000  vga/Mcount_pixel_count_xor<9> (vga/Mcount_pixel_count9)
     FDC:D                     0.030          vga/pixel_count_9
    ----------------------------------------
    Total                      4.605ns (2.096ns logic, 2.509ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock200_inst/clkout0'
  Total number of paths / destination ports: 152 / 152
-------------------------------------------------------------------------
Offset:              2.513ns (Levels of Logic = 3)
  Source:            CPU_RESETN (PAD)
  Destination:       vga/Mram_line_buffer221 (RAM)
  Destination Clock: clock200_inst/clkout0 rising

  Data Path: CPU_RESETN to vga/Mram_line_buffer221
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.487  CPU_RESETN_IBUF (CPU_RESETN_IBUF)
     LUT4:I3->O            2   0.124   0.722  wb_intercon/ACK_I_M<1>1_SW1 (N40)
     LUT6:I3->O           32   0.124   0.552  vga/write_ctrl1 (vga/write_ctrl1)
     RAM32X1D:WE               0.503          vga/Mram_line_buffer142
    ----------------------------------------
    Total                      2.513ns (0.752ns logic, 1.761ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga/clk_divider/clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.657ns (Levels of Logic = 2)
  Source:            CPU_RESETN (PAD)
  Destination:       vga/line_count_9 (FF)
  Destination Clock: vga/clk_divider/clk rising

  Data Path: CPU_RESETN to vga/line_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.465  CPU_RESETN_IBUF (CPU_RESETN_IBUF)
     INV:I->O             30   0.146   0.551  wb_intercon/U08/nRST_inv1_INV_0 (vga/clk_divider/reset_inv)
     FDCE:CLR                  0.494          vga/line_count_0
    ----------------------------------------
    Total                      1.657ns (0.641ns logic, 1.016ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/clk_divider/clk'
  Total number of paths / destination ports: 479 / 6
-------------------------------------------------------------------------
Offset:              4.765ns (Levels of Logic = 7)
  Source:            vga/pixel_count_7 (FF)
  Destination:       VGA_R<3> (PAD)
  Source Clock:      vga/clk_divider/clk rising

  Data Path: vga/pixel_count_7 to VGA_R<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.478   0.822  vga/pixel_count_7 (vga/pixel_count_7)
     LUT4:I0->O            2   0.124   0.405  vga/Msub_offset_xor<8>11 (vga/offset<8>)
     RAM64X1D:DPRA5->DPO    1   0.124   0.536  vga/Mram_line_buffer111 (vga/N66)
     LUT3:I1->O            1   0.124   0.716  vga/inst_LPM_MUX3011 (vga/_n0156<30>)
     LUT6:I3->O            1   0.124   0.000  vga/Mmux_pixel<2>_3 (vga/Mmux_pixel<2>_3)
     MUXF7:I1->O           1   0.368   0.421  vga/Mmux_pixel<2>_2_f7 (vga/pixel<2>)
     LUT2:I1->O            1   0.124   0.399  vga/Mmux_red11 (VGA_R_2_OBUF)
     OBUF:I->O                 0.000          VGA_R_2_OBUF (VGA_R<2>)
    ----------------------------------------
    Total                      4.765ns (1.466ns logic, 3.299ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock200_inst/clkout0'
  Total number of paths / destination ports: 64 / 4
-------------------------------------------------------------------------
Offset:              4.540ns (Levels of Logic = 5)
  Source:            vga/Mram_line_buffer9 (RAM)
  Destination:       VGA_R<2> (PAD)
  Source Clock:      clock200_inst/clkout0 rising

  Data Path: vga/Mram_line_buffer9 to VGA_R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64M:WCLK->DOC      1   1.668   0.536  vga/Mram_line_buffer9 (vga/N57)
     LUT3:I1->O            1   0.124   0.776  vga/inst_LPM_MUX2611 (vga/_n0156<26>)
     LUT6:I2->O            1   0.124   0.000  vga/Mmux_pixel<2>_3 (vga/Mmux_pixel<2>_3)
     MUXF7:I1->O           1   0.368   0.421  vga/Mmux_pixel<2>_2_f7 (vga/pixel<2>)
     LUT2:I1->O            1   0.124   0.399  vga/Mmux_red11 (VGA_R_2_OBUF)
     OBUF:I->O                 0.000          VGA_R_2_OBUF (VGA_R<2>)
    ----------------------------------------
    Total                      4.540ns (2.408ns logic, 2.132ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            CLK100MHZ (PAD)
  Destination:       clock200_inst/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK100MHZ to clock200_inst/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  clock200_inst/clkin1_buf (clock200_inst/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clock200_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock200_inst/clkout0
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clock200_inst/clkout0                  |    6.244|         |         |         |
vga/clk_divider/clk                    |   13.326|         |         |         |
wb_bram_bram_select[6]_GND_67_o_Mux_6_o|         |    1.054|         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga/clk_divider/clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
vga/clk_divider/clk|    4.605|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wb_bram_bram_select[6]_GND_67_o_Mux_6_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clock200_inst/clkout0    |         |         |    4.004|         |
wb_bram/gen1[0].bram/N0  |         |         |    4.465|         |
wb_bram/gen1[100].bram/N0|         |         |    4.938|         |
wb_bram/gen1[101].bram/N0|         |         |    5.053|         |
wb_bram/gen1[102].bram/N0|         |         |    5.293|         |
wb_bram/gen1[103].bram/N0|         |         |    5.233|         |
wb_bram/gen1[104].bram/N0|         |         |    5.178|         |
wb_bram/gen1[105].bram/N0|         |         |    5.293|         |
wb_bram/gen1[106].bram/N0|         |         |    5.533|         |
wb_bram/gen1[107].bram/N0|         |         |    5.473|         |
wb_bram/gen1[108].bram/N0|         |         |    5.118|         |
wb_bram/gen1[109].bram/N0|         |         |    5.233|         |
wb_bram/gen1[10].bram/N0 |         |         |    5.175|         |
wb_bram/gen1[110].bram/N0|         |         |    5.473|         |
wb_bram/gen1[111].bram/N0|         |         |    5.413|         |
wb_bram/gen1[112].bram/N0|         |         |    4.763|         |
wb_bram/gen1[113].bram/N0|         |         |    4.878|         |
wb_bram/gen1[114].bram/N0|         |         |    5.118|         |
wb_bram/gen1[115].bram/N0|         |         |    5.058|         |
wb_bram/gen1[116].bram/N0|         |         |    4.878|         |
wb_bram/gen1[117].bram/N0|         |         |    4.993|         |
wb_bram/gen1[118].bram/N0|         |         |    5.233|         |
wb_bram/gen1[119].bram/N0|         |         |    5.173|         |
wb_bram/gen1[11].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[120].bram/N0|         |         |    5.118|         |
wb_bram/gen1[121].bram/N0|         |         |    5.233|         |
wb_bram/gen1[122].bram/N0|         |         |    5.473|         |
wb_bram/gen1[123].bram/N0|         |         |    5.413|         |
wb_bram/gen1[124].bram/N0|         |         |    5.173|         |
wb_bram/gen1[125].bram/N0|         |         |    5.413|         |
wb_bram/gen1[126].bram/N0|         |         |    5.058|         |
wb_bram/gen1[12].bram/N0 |         |         |    4.760|         |
wb_bram/gen1[13].bram/N0 |         |         |    4.875|         |
wb_bram/gen1[14].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[15].bram/N0 |         |         |    5.055|         |
wb_bram/gen1[16].bram/N0 |         |         |    4.580|         |
wb_bram/gen1[17].bram/N0 |         |         |    4.695|         |
wb_bram/gen1[18].bram/N0 |         |         |    4.935|         |
wb_bram/gen1[19].bram/N0 |         |         |    4.875|         |
wb_bram/gen1[1].bram/N0  |         |         |    4.580|         |
wb_bram/gen1[20].bram/N0 |         |         |    4.695|         |
wb_bram/gen1[21].bram/N0 |         |         |    4.810|         |
wb_bram/gen1[22].bram/N0 |         |         |    5.050|         |
wb_bram/gen1[23].bram/N0 |         |         |    4.990|         |
wb_bram/gen1[24].bram/N0 |         |         |    4.935|         |
wb_bram/gen1[25].bram/N0 |         |         |    5.050|         |
wb_bram/gen1[26].bram/N0 |         |         |    5.290|         |
wb_bram/gen1[27].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[28].bram/N0 |         |         |    4.875|         |
wb_bram/gen1[29].bram/N0 |         |         |    4.990|         |
wb_bram/gen1[2].bram/N0  |         |         |    4.820|         |
wb_bram/gen1[30].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[31].bram/N0 |         |         |    5.170|         |
wb_bram/gen1[32].bram/N0 |         |         |    4.820|         |
wb_bram/gen1[33].bram/N0 |         |         |    4.935|         |
wb_bram/gen1[34].bram/N0 |         |         |    5.175|         |
wb_bram/gen1[35].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[36].bram/N0 |         |         |    4.935|         |
wb_bram/gen1[37].bram/N0 |         |         |    5.050|         |
wb_bram/gen1[38].bram/N0 |         |         |    5.290|         |
wb_bram/gen1[39].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[3].bram/N0  |         |         |    4.760|         |
wb_bram/gen1[40].bram/N0 |         |         |    5.175|         |
wb_bram/gen1[41].bram/N0 |         |         |    5.290|         |
wb_bram/gen1[42].bram/N0 |         |         |    5.530|         |
wb_bram/gen1[43].bram/N0 |         |         |    5.470|         |
wb_bram/gen1[44].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[45].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[46].bram/N0 |         |         |    5.470|         |
wb_bram/gen1[47].bram/N0 |         |         |    5.410|         |
wb_bram/gen1[48].bram/N0 |         |         |    4.760|         |
wb_bram/gen1[49].bram/N0 |         |         |    4.875|         |
wb_bram/gen1[4].bram/N0  |         |         |    4.580|         |
wb_bram/gen1[50].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[51].bram/N0 |         |         |    5.055|         |
wb_bram/gen1[52].bram/N0 |         |         |    4.875|         |
wb_bram/gen1[53].bram/N0 |         |         |    4.990|         |
wb_bram/gen1[54].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[55].bram/N0 |         |         |    5.170|         |
wb_bram/gen1[56].bram/N0 |         |         |    5.115|         |
wb_bram/gen1[57].bram/N0 |         |         |    5.230|         |
wb_bram/gen1[58].bram/N0 |         |         |    5.470|         |
wb_bram/gen1[59].bram/N0 |         |         |    5.410|         |
wb_bram/gen1[5].bram/N0  |         |         |    4.695|         |
wb_bram/gen1[60].bram/N0 |         |         |    5.055|         |
wb_bram/gen1[61].bram/N0 |         |         |    5.170|         |
wb_bram/gen1[62].bram/N0 |         |         |    5.410|         |
wb_bram/gen1[63].bram/N0 |         |         |    5.350|         |
wb_bram/gen1[64].bram/N0 |         |         |    4.468|         |
wb_bram/gen1[65].bram/N0 |         |         |    4.583|         |
wb_bram/gen1[66].bram/N0 |         |         |    4.823|         |
wb_bram/gen1[67].bram/N0 |         |         |    4.763|         |
wb_bram/gen1[68].bram/N0 |         |         |    4.583|         |
wb_bram/gen1[69].bram/N0 |         |         |    4.698|         |
wb_bram/gen1[6].bram/N0  |         |         |    4.935|         |
wb_bram/gen1[70].bram/N0 |         |         |    4.938|         |
wb_bram/gen1[71].bram/N0 |         |         |    4.878|         |
wb_bram/gen1[72].bram/N0 |         |         |    4.823|         |
wb_bram/gen1[73].bram/N0 |         |         |    4.938|         |
wb_bram/gen1[74].bram/N0 |         |         |    5.178|         |
wb_bram/gen1[75].bram/N0 |         |         |    5.118|         |
wb_bram/gen1[76].bram/N0 |         |         |    4.763|         |
wb_bram/gen1[77].bram/N0 |         |         |    4.878|         |
wb_bram/gen1[78].bram/N0 |         |         |    5.118|         |
wb_bram/gen1[79].bram/N0 |         |         |    5.058|         |
wb_bram/gen1[7].bram/N0  |         |         |    4.875|         |
wb_bram/gen1[80].bram/N0 |         |         |    4.583|         |
wb_bram/gen1[81].bram/N0 |         |         |    4.698|         |
wb_bram/gen1[82].bram/N0 |         |         |    4.938|         |
wb_bram/gen1[83].bram/N0 |         |         |    4.878|         |
wb_bram/gen1[84].bram/N0 |         |         |    4.698|         |
wb_bram/gen1[85].bram/N0 |         |         |    4.813|         |
wb_bram/gen1[86].bram/N0 |         |         |    5.053|         |
wb_bram/gen1[87].bram/N0 |         |         |    4.993|         |
wb_bram/gen1[88].bram/N0 |         |         |    4.938|         |
wb_bram/gen1[89].bram/N0 |         |         |    5.053|         |
wb_bram/gen1[8].bram/N0  |         |         |    4.820|         |
wb_bram/gen1[90].bram/N0 |         |         |    5.293|         |
wb_bram/gen1[91].bram/N0 |         |         |    5.233|         |
wb_bram/gen1[92].bram/N0 |         |         |    4.878|         |
wb_bram/gen1[93].bram/N0 |         |         |    4.993|         |
wb_bram/gen1[94].bram/N0 |         |         |    5.233|         |
wb_bram/gen1[95].bram/N0 |         |         |    5.173|         |
wb_bram/gen1[96].bram/N0 |         |         |    4.823|         |
wb_bram/gen1[97].bram/N0 |         |         |    4.938|         |
wb_bram/gen1[98].bram/N0 |         |         |    5.178|         |
wb_bram/gen1[99].bram/N0 |         |         |    5.118|         |
wb_bram/gen1[9].bram/N0  |         |         |    4.935|         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 63.37 secs
 
--> 

Total memory usage is 567716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  317 (   0 filtered)
Number of infos    :  150 (   0 filtered)

