INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 01:30:08 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 1.980ns (23.215%)  route 6.549ns (76.785%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4277, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=134, unplaced)       0.765     1.646    c_LSQ_A/loadQ/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.799 f  c_LSQ_A/loadQ/loadCompleted_2_i_3/O
                         net (fo=5, unplaced)         0.549     2.348    c_LSQ_A/loadQ/head_reg[1]_1
                         LUT5 (Prop_lut5_I0_O)        0.053     2.401 f  c_LSQ_A/loadQ/reg_value_i_8/O
                         net (fo=5, unplaced)         0.338     2.739    c_LSQ_A/loadQ/reg_value_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.792 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, unplaced)        0.436     3.228    c_LSQ_A/loadQ/_T_98214[2]
                         MUXF7 (Prop_muxf7_S_O)       0.203     3.431 r  c_LSQ_A/loadQ/data_reg_reg[1]_i_2/O
                         net (fo=1, unplaced)         0.339     3.770    c_LSQ_A/loadQ/data_reg_reg[1]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.150     3.920 r  c_LSQ_A/loadQ/data_reg[1]_i_1/O
                         net (fo=5, unplaced)         0.368     4.288    c_LSQ_A/loadQ/D[1]
                         LUT2 (Prop_lut2_I1_O)        0.053     4.341 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_1/O
                         net (fo=1, unplaced)         0.247     4.588    icmp_8/dataOutArray[0]0_carry__0_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     4.947 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.955    icmp_8/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.015 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.015    icmp_8/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.075 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.075    icmp_8/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.224 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=35, unplaced)        0.412     5.636    icmp_8/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.160     5.796 r  icmp_8/Memory_reg_0_1_0_0_i_5/O
                         net (fo=2, unplaced)         0.532     6.328    phiC_8/fork_C1/generateBlocks[1].regblock/Tail_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.053     6.381 f  phiC_8/fork_C1/generateBlocks[1].regblock/loadCompleted_1_i_5/O
                         net (fo=6, unplaced)         0.372     6.753    fork_2/generateBlocks[0].regblock/reg_value_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.053     6.806 r  fork_2/generateBlocks[0].regblock/loadCompleted_1_i_3/O
                         net (fo=23, unplaced)        0.403     7.209    c_LSQ_A/loadQ/loadCompleted_4_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.053     7.262 r  c_LSQ_A/loadQ/head[3]_i_14/O
                         net (fo=2, unplaced)         0.532     7.794    c_LSQ_A/loadQ/head[3]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.847 r  c_LSQ_A/loadQ/head[3]_i_16/O
                         net (fo=3, unplaced)         0.358     8.205    c_LSQ_A/loadQ/head[3]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     8.258 r  c_LSQ_A/loadQ/head[3]_i_6/O
                         net (fo=1, unplaced)         0.521     8.779    c_LSQ_A/loadQ/head[3]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     8.832 r  c_LSQ_A/loadQ/head[3]_i_1/O
                         net (fo=4, unplaced)         0.369     9.201    c_LSQ_A/loadQ/_T_98230
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4277, unset)         0.638     5.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     5.304    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 -3.897    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2883.562 ; gain = 0.000
