--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab_board.twx lab_board.ncd -o lab_board.twr lab_board.pcf
-ucf PIN_MAP.ucf

Design file:              lab_board.ncd
Physical constraint file: lab_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    0.214(R)|      FAST  |    0.641(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    0.331(R)|      FAST  |    0.498(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.251(R)|      FAST  |    0.662(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.302(R)|      FAST  |    0.502(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    0.170(R)|      FAST  |    0.729(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    2.752(R)|      SLOW  |   -0.235(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.142|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 18 20:14:53 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4625 MB



