#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 12 15:55:28 2020
# Process ID: 14616
# Current directory: C:/Users/Klaudia/Desktop/projekt/fpga_oscillator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7516 C:\Users\Klaudia\Desktop\projekt\fpga_oscillator\projekt.xpr
# Log file: C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/vivado.log
# Journal file: C:/Users/Klaudia/Desktop/projekt/fpga_oscillator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.xpr
INFO: [Project 1-313] Project file moved from '/tmp/projekty/fpga_oscillator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 1034.910 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 15:57:50 2020...
ers/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv w ]
add_files -fileset sim_1 C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:79]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:79]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:79]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:79]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:79]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_uartlite_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 12 17:23:52 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 12 17:23:52 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '3618' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:83]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_uartlite_v2_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near '255' [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:73]
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:82]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:83]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:23]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/lib_srl_fifo_v1_0/hdl/lib_srl_fifo_v1_0_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_lite_ipif_v3_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:84]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:85]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1023.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.363 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.363 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.363 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1145.707 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1145.707 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1145.707 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1145.707 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 1145.707 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:87]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1145.707 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_25.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.uartlite_core [\uartlite_core(c_family="zynq")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_25.axi_uartlite [\axi_uartlite(c_family="zynq")(1...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.master_axi_r
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.wave_samples_memory
Compiling module xil_defaultlib.spidac(nb=16)
Compiling module xil_defaultlib.dac_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_transmitter(baudrate=9600...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.707 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:01:12 ; elapsed = 00:01:59 . Memory (MB): peak = 1145.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.707 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_sin.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/init_val_triangle.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
"xelab -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f73ba7ab3be9493096ba4a0adec840f3 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_25 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.707 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 18:59:05 2020...
