

================================================================
== Vivado HLS Report for 'conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Thu Aug 11 23:24:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589561|   714409| 2.948 ms | 3.572 ms |  589561|  714409|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1204  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s  |      502|      502| 2.510 us | 2.510 us |  502|  502|   none  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Conv2dWHLoop     |   589560|   714408| 510 ~ 618 |          -|          -|  1156|    no    |
        | + Conv2dChanLoop  |        3|        3|          1|          -|          -|     3|    no    |
        | + Conv2dWHLoop.2  |       27|       27|          2|          1|          1|    27|    yes   |
        | + Con2dCastLoop   |       64|       64|          2|          -|          -|    32|    no    |
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     31|        -|        -|     -|
|Expression           |        -|      1|        0|      920|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      -|     1443|      849|     0|
|Memory               |        7|      -|       64|        8|     0|
|Multiplexer          |        -|      -|        -|      941|     -|
|Register             |        -|      -|      875|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        7|     32|     2382|     2718|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-----+-----+
    |                             Instance                            |                        Module                       | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-----+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1204  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s  |        0|      0|  1443|  849|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                            |                                                     |        0|      0|  1443|  849|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_21_1_1_U8   |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U9   |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U10  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U11  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U12  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U13  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U14  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U15  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U16  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U17  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U18  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U19  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U20  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U21  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U22  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U23  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U24  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U25  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U26  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U27  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U28  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U29  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U30  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U31  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U32  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U33  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U34  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U35  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U36  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U37  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U38  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_V_5_U  |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeKfY  |        0|  32|   7|    0|    27|   16|     1|          432|
    |layer_out_i_U   |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeMgi  |        1|   0|   0|    0|    32|   16|     1|          512|
    |tmpdata_V_U     |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdLf8  |        0|  32|   1|    0|     3|   16|     1|           48|
    |w2_V_U          |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V     |        6|   0|   0|    0|    27|  191|     1|         5157|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        7|  64|   8|    0|    89|  239|     4|         6149|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_129_fu_2129_p2  |     *    |      1|  0|   5|           5|          16|
    |acc_0_V_fu_2145_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_2205_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_2211_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_2217_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_2223_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_2229_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_2235_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_2241_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_2247_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_2253_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_2259_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_2151_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_2265_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_2271_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_2277_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_2283_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_2289_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_2295_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_2301_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_2307_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_2313_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_2319_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_2157_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_2325_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_2331_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_2163_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_2169_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_2175_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_2181_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_2187_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_2193_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_2199_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln355_fu_2405_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln357_fu_2416_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln360_fu_2359_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln362_fu_2370_p2       |     +    |      0|  0|  32|          32|           1|
    |i1_fu_1297_p2              |     +    |      0|  0|   3|           2|           1|
    |i_fu_1285_p2               |     +    |      0|  0|  11|          11|           1|
    |i_ic_fu_2343_p2            |     +    |      0|  0|   6|           6|           1|
    |ir_fu_1392_p2              |     +    |      0|  0|   6|           5|           1|
    |and_ln327_5_fu_1374_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln327_6_fu_1380_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln327_fu_1368_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln313_fu_1279_p2      |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln316_fu_1291_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln324_fu_1386_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln327_7_fu_1322_p2    |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln327_8_fu_1342_p2    |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_9_fu_1362_p2    |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_fu_1312_p2      |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln339_fu_2337_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln347_fu_2354_p2      |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln351_fu_2400_p2      |   icmp   |      0|  0|  20|          32|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1025          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1027          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_405           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_534           |    or    |      0|  0|   2|           1|           1|
    |select_ln357_fu_2421_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln362_fu_2375_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      1|  0| 920|         897|         594|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1158       |    9|          2|   16|         32|
    |acc_V_10_0_reg_1028      |    9|          2|   16|         32|
    |acc_V_11_0_reg_1015      |    9|          2|   16|         32|
    |acc_V_12_0_reg_1002      |    9|          2|   16|         32|
    |acc_V_13_0_reg_989       |    9|          2|   16|         32|
    |acc_V_14_0_reg_976       |    9|          2|   16|         32|
    |acc_V_15_0_reg_963       |    9|          2|   16|         32|
    |acc_V_16_0_reg_950       |    9|          2|   16|         32|
    |acc_V_17_0_reg_937       |    9|          2|   16|         32|
    |acc_V_18_0_reg_924       |    9|          2|   16|         32|
    |acc_V_19_0_reg_911       |    9|          2|   16|         32|
    |acc_V_1_0_reg_1145       |    9|          2|   16|         32|
    |acc_V_20_0_reg_898       |    9|          2|   16|         32|
    |acc_V_21_0_reg_885       |    9|          2|   16|         32|
    |acc_V_22_0_reg_872       |    9|          2|   16|         32|
    |acc_V_23_0_reg_859       |    9|          2|   16|         32|
    |acc_V_24_0_reg_846       |    9|          2|   16|         32|
    |acc_V_25_0_reg_833       |    9|          2|   16|         32|
    |acc_V_26_0_reg_820       |    9|          2|   16|         32|
    |acc_V_27_0_reg_807       |    9|          2|   16|         32|
    |acc_V_28_0_reg_794       |    9|          2|   16|         32|
    |acc_V_29_0_reg_781       |    9|          2|   16|         32|
    |acc_V_2_0_reg_1132       |    9|          2|   16|         32|
    |acc_V_30_0_reg_768       |    9|          2|   16|         32|
    |acc_V_31_0_reg_755       |    9|          2|   16|         32|
    |acc_V_3_0_reg_1119       |    9|          2|   16|         32|
    |acc_V_4_0_reg_1106       |    9|          2|   16|         32|
    |acc_V_5_0_reg_1093       |    9|          2|   16|         32|
    |acc_V_6_0_reg_1080       |    9|          2|   16|         32|
    |acc_V_7_0_reg_1067       |    9|          2|   16|         32|
    |acc_V_8_0_reg_1054       |    9|          2|   16|         32|
    |acc_V_9_0_reg_1041       |    9|          2|   16|         32|
    |ap_NS_fsm                |  117|         25|    1|         25|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |data_V_V_blk_n           |    9|          2|    1|          2|
    |i1_0_i_reg_744           |    9|          2|    2|          4|
    |i_0_i_reg_733            |    9|          2|   11|         22|
    |i_ic_0_i_reg_1182        |    9|          2|    6|         12|
    |in_index_reg_1171        |    9|          2|    5|         10|
    |layer_in_V_5_address0    |   15|          3|    5|         15|
    |layer_in_V_5_ce0         |   15|          3|    1|          3|
    |layer_in_V_5_we0         |    9|          2|    1|          2|
    |layer_out_i_address0     |   89|         18|    5|         90|
    |layer_out_i_address1     |   85|         17|    5|         85|
    |layer_out_i_d0           |   85|         17|   16|        272|
    |layer_out_i_d1           |   85|         17|   16|        272|
    |pX_2                     |    9|          2|   32|         64|
    |pY_2                     |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |res_V_V_blk_n            |    9|          2|    1|          2|
    |sX_2                     |    9|          2|   32|         64|
    |storemerge_i_reg_1193    |    9|          2|   32|         64|
    |tmpdata_V_address0       |   15|          3|    2|          6|
    |tmpdata_V_ce0            |   15|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  941|        199|  722|       2112|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_0_0_reg_1158                                                            |  16|   0|   16|          0|
    |acc_V_10_0_reg_1028                                                           |  16|   0|   16|          0|
    |acc_V_11_0_reg_1015                                                           |  16|   0|   16|          0|
    |acc_V_12_0_reg_1002                                                           |  16|   0|   16|          0|
    |acc_V_13_0_reg_989                                                            |  16|   0|   16|          0|
    |acc_V_14_0_reg_976                                                            |  16|   0|   16|          0|
    |acc_V_15_0_reg_963                                                            |  16|   0|   16|          0|
    |acc_V_16_0_reg_950                                                            |  16|   0|   16|          0|
    |acc_V_17_0_reg_937                                                            |  16|   0|   16|          0|
    |acc_V_18_0_reg_924                                                            |  16|   0|   16|          0|
    |acc_V_19_0_reg_911                                                            |  16|   0|   16|          0|
    |acc_V_1_0_reg_1145                                                            |  16|   0|   16|          0|
    |acc_V_20_0_reg_898                                                            |  16|   0|   16|          0|
    |acc_V_21_0_reg_885                                                            |  16|   0|   16|          0|
    |acc_V_22_0_reg_872                                                            |  16|   0|   16|          0|
    |acc_V_23_0_reg_859                                                            |  16|   0|   16|          0|
    |acc_V_24_0_reg_846                                                            |  16|   0|   16|          0|
    |acc_V_25_0_reg_833                                                            |  16|   0|   16|          0|
    |acc_V_26_0_reg_820                                                            |  16|   0|   16|          0|
    |acc_V_27_0_reg_807                                                            |  16|   0|   16|          0|
    |acc_V_28_0_reg_794                                                            |  16|   0|   16|          0|
    |acc_V_29_0_reg_781                                                            |  16|   0|   16|          0|
    |acc_V_2_0_reg_1132                                                            |  16|   0|   16|          0|
    |acc_V_30_0_reg_768                                                            |  16|   0|   16|          0|
    |acc_V_31_0_reg_755                                                            |  16|   0|   16|          0|
    |acc_V_3_0_reg_1119                                                            |  16|   0|   16|          0|
    |acc_V_4_0_reg_1106                                                            |  16|   0|   16|          0|
    |acc_V_5_0_reg_1093                                                            |  16|   0|   16|          0|
    |acc_V_6_0_reg_1080                                                            |  16|   0|   16|          0|
    |acc_V_7_0_reg_1067                                                            |  16|   0|   16|          0|
    |acc_V_8_0_reg_1054                                                            |  16|   0|   16|          0|
    |acc_V_9_0_reg_1041                                                            |  16|   0|   16|          0|
    |and_ln327_6_reg_2865                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |  24|   0|   24|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1204_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_744                                                                |   2|   0|    2|          0|
    |i_0_i_reg_733                                                                 |  11|   0|   11|          0|
    |i_ic_0_i_reg_1182                                                             |   6|   0|    6|          0|
    |i_ic_reg_3051                                                                 |   6|   0|    6|          0|
    |i_reg_2820                                                                    |  11|   0|   11|          0|
    |icmp_ln324_reg_2869                                                           |   1|   0|    1|          0|
    |icmp_ln327_7_reg_2848                                                         |   1|   0|    1|          0|
    |icmp_ln327_reg_2838                                                           |   1|   0|    1|          0|
    |icmp_ln347_reg_3061                                                           |   1|   0|    1|          0|
    |in_index_reg_1171                                                             |   5|   0|    5|          0|
    |pX_2                                                                          |  32|   0|   32|          0|
    |pX_2_load_reg_2859                                                            |  32|   0|   32|          0|
    |pY_2                                                                          |  32|   0|   32|          0|
    |pY_2_load_reg_2853                                                            |  32|   0|   32|          0|
    |sX_2                                                                          |  32|   0|   32|          0|
    |sX_2_load_reg_2833                                                            |  32|   0|   32|          0|
    |sY_2                                                                          |  32|   0|   32|          0|
    |sY_2_load_reg_2843                                                            |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |storemerge_i_reg_1193                                                         |  32|   0|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 875|   0|  875|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

