   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"core_cm3.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c"
 1244              		.align	2
 1245              		.global	__get_PSP
 1246              		.thumb
 1247              		.thumb_func
 1249              	__get_PSP:
 1250              	.LFB0:
   1:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**************************************************************************//**
   2:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @file     core_cm3.c
   3:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @version  V1.30
   5:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @date     30. October 2009
   6:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
   7:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @note
   8:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  10:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  11:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  15:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  16:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  22:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  ******************************************************************************/
  23:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  24:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #include <stdint.h>
  25:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  26:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* define compiler specific symbols */
  27:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   )
  28:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  31:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  34:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  35:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  39:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  43:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif
  44:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  45:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  46:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  48:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ARM armcc specific functions */
  50:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  51:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  52:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  54:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
  55:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  56:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
  57:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  58:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  60:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, psp
  61:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  62:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  63:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  64:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  65:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  67:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  69:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  72:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  74:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr psp, r0
  75:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  76:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  77:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  78:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  79:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  81:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
  82:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  83:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
  85:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  86:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  88:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, msp
  89:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  90:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  91:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  92:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  93:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  95:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  97:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 100:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 102:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr msp, r0
 103:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 104:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 105:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 106:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 107:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 109:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 110:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 111:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 112:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 114:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 116:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   rev16 r0, r0
 117:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 118:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 119:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 120:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 121:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 123:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 124:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 125:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 126:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 128:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 130:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   revsh r0, r0
 131:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 132:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 133:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 134:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 135:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 137:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 138:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 140:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 142:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __CLREX(void)
 143:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 144:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   clrex
 145:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 146:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 147:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 148:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 149:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 150:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 151:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 152:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 153:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 154:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 156:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, basepri
 157:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 158:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 159:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 160:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 161:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 162:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 163:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 164:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 165:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 166:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 167:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 169:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr basepri, r0
 170:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 171:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 172:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 173:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 174:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 176:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 177:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 178:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 180:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 182:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, primask
 183:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 184:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 185:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 186:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 187:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 189:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 190:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 191:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 193:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 195:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr primask, r0
 196:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 197:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 198:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 199:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 200:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 202:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 203:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 204:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 205:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 206:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 208:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, faultmask
 209:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 210:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 211:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 212:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 213:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 215:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 216:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 217:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 218:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 219:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 221:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr faultmask, r0
 222:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 223:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 224:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 225:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 226:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 227:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * 
 228:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Control value
 229:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 230:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 231:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 232:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 234:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, control
 235:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 236:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 237:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 238:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 239:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 240:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 241:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 242:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 243:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 244:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 245:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 247:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr control, r0
 248:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 249:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 250:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 251:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 253:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 254:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 255:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* IAR iccarm specific functions */
 257:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_suppress=Pe940
 258:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 259:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 260:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 262:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 263:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 264:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 265:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 266:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 267:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 268:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, psp");
 269:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 270:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 271:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 272:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 273:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 275:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 277:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 280:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 282:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr psp, r0");
 283:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 284:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 285:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 286:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 287:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 289:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 290:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 291:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 293:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 294:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 295:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 296:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, msp");
 297:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 298:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 299:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 300:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 301:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 303:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 305:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 308:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 310:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr msp, r0");
 311:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 312:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 313:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 314:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 315:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 317:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 318:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 319:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 320:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 322:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 324:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 326:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 327:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 328:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 329:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 330:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 331:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 332:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 333:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 334:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 335:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 336:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 338:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rbit r0, r0");
 339:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 340:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 341:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 342:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 343:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 345:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 346:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 347:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 348:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 350:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 352:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr"); 
 354:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 355:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 356:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 357:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 359:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 360:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 361:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 362:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 364:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 366:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 368:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 369:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 370:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 371:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 373:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 374:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 375:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 376:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 378:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 380:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 382:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 383:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 384:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 385:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 387:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 388:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 389:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 390:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 391:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 393:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 395:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 397:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 398:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 399:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 400:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 402:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 403:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 404:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 405:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 406:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 408:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 410:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 412:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 413:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 414:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 415:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 417:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 418:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 419:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 420:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 421:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 423:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 425:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 427:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 428:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 429:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_default=Pe940
 430:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 431:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 432:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 433:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* GNU gcc specific functions */
 434:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 435:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 436:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 438:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 439:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 440:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 441:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 442:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 444:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1251              		.loc 1 444 0
 1252              		.cfi_startproc
 1253              		@ Naked Function: prologue and epilogue provided by programmer.
 1254              		@ args = 0, pretend = 0, frame = 0
 1255              		@ frame_needed = 1, uses_anonymous_args = 0
 445:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1256              		.loc 1 445 0
 1257 0000 4FF00004 		mov	r4, #0
 446:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 447:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
 1258              		.loc 1 447 0
 1259              	@ 447 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1260 0004 EFF30984 		MRS r4, psp
 1261 0008 2046     		MOV r0, r4 
 1262 000a 7047     		BX  lr     
 1263              		
 1264              	@ 0 "" 2
 448:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 449:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 450:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1265              		.loc 1 450 0
 1266              		.thumb
 1267 000c 2346     		mov	r3, r4
 451:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1268              		.loc 1 451 0
 1269 000e 1846     		mov	r0, r3
 1270              		.cfi_endproc
 1271              	.LFE0:
 1273              		.section	.text.__set_PSP,"ax",%progbits
 1274              		.align	2
 1275              		.global	__set_PSP
 1276              		.thumb
 1277              		.thumb_func
 1279              	__set_PSP:
 1280              	.LFB1:
 452:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 453:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 454:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 456:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 458:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 461:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1281              		.loc 1 463 0
 1282              		.cfi_startproc
 1283              		@ Naked Function: prologue and epilogue provided by programmer.
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 1, uses_anonymous_args = 0
 1286 0000 0346     		mov	r3, r0
 464:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
 1287              		.loc 1 464 0
 1288              	@ 464 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1289 0002 83F30988 		MSR psp, r3
 1290 0006 7047     		BX  lr     
 1291              		
 1292              	@ 0 "" 2
 465:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
 466:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1293              		.loc 1 466 0
 1294              		.thumb
 1295              		.cfi_endproc
 1296              	.LFE1:
 1298              		.section	.text.__get_MSP,"ax",%progbits
 1299              		.align	2
 1300              		.global	__get_MSP
 1301              		.thumb
 1302              		.thumb_func
 1304              	__get_MSP:
 1305              	.LFB2:
 467:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 468:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 469:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 471:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 472:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 473:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 475:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 476:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 478:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1306              		.loc 1 478 0
 1307              		.cfi_startproc
 1308              		@ Naked Function: prologue and epilogue provided by programmer.
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 1, uses_anonymous_args = 0
 479:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1311              		.loc 1 479 0
 1312 0000 4FF00004 		mov	r4, #0
 480:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 481:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
 1313              		.loc 1 481 0
 1314              	@ 481 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1315 0004 EFF30884 		MRS r4, msp
 1316 0008 2046     		MOV r0, r4 
 1317 000a 7047     		BX  lr     
 1318              		
 1319              	@ 0 "" 2
 482:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 483:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 484:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1320              		.loc 1 484 0
 1321              		.thumb
 1322 000c 2346     		mov	r3, r4
 485:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1323              		.loc 1 485 0
 1324 000e 1846     		mov	r0, r3
 1325              		.cfi_endproc
 1326              	.LFE2:
 1328              		.section	.text.__set_MSP,"ax",%progbits
 1329              		.align	2
 1330              		.global	__set_MSP
 1331              		.thumb
 1332              		.thumb_func
 1334              	__set_MSP:
 1335              	.LFB3:
 486:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 487:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 488:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 490:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 492:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 495:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1336              		.loc 1 497 0
 1337              		.cfi_startproc
 1338              		@ Naked Function: prologue and epilogue provided by programmer.
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 1, uses_anonymous_args = 0
 1341 0000 0346     		mov	r3, r0
 498:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 1342              		.loc 1 498 0
 1343              	@ 498 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1344 0002 83F30888 		MSR msp, r3
 1345 0006 7047     		BX  lr     
 1346              		
 1347              	@ 0 "" 2
 499:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 500:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1348              		.loc 1 500 0
 1349              		.thumb
 1350              		.cfi_endproc
 1351              	.LFE3:
 1353              		.section	.text.__get_BASEPRI,"ax",%progbits
 1354              		.align	2
 1355              		.global	__get_BASEPRI
 1356              		.thumb
 1357              		.thumb_func
 1359              	__get_BASEPRI:
 1360              	.LFB4:
 501:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 502:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 503:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 504:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 505:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 506:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 507:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 508:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 509:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1361              		.loc 1 510 0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 8
 1364              		@ frame_needed = 1, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 1366 0000 90B4     		push	{r4, r7}
 1367              	.LCFI0:
 1368              		.cfi_def_cfa_offset 8
 1369 0002 82B0     		sub	sp, sp, #8
 1370              	.LCFI1:
 1371              		.cfi_def_cfa_offset 16
 1372 0004 00AF     		add	r7, sp, #0
 1373              		.cfi_offset 7, -4
 1374              		.cfi_offset 4, -8
 1375              	.LCFI2:
 1376              		.cfi_def_cfa_register 7
 511:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1377              		.loc 1 511 0
 1378 0006 4FF00003 		mov	r3, #0
 1379 000a 7B60     		str	r3, [r7, #4]
 512:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 513:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 1380              		.loc 1 513 0
 1381              	@ 513 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1382 000c EFF31284 		MRS r4, basepri_max
 1383              	@ 0 "" 2
 1384              		.thumb
 1385 0010 7C60     		str	r4, [r7, #4]
 514:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1386              		.loc 1 514 0
 1387 0012 7B68     		ldr	r3, [r7, #4]
 515:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1388              		.loc 1 515 0
 1389 0014 1846     		mov	r0, r3
 1390 0016 07F10807 		add	r7, r7, #8
 1391 001a BD46     		mov	sp, r7
 1392 001c 90BC     		pop	{r4, r7}
 1393 001e 7047     		bx	lr
 1394              		.cfi_endproc
 1395              	.LFE4:
 1397              		.section	.text.__set_BASEPRI,"ax",%progbits
 1398              		.align	2
 1399              		.global	__set_BASEPRI
 1400              		.thumb
 1401              		.thumb_func
 1403              	__set_BASEPRI:
 1404              	.LFB5:
 516:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 517:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 518:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 519:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 520:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 521:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 522:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 523:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 524:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1405              		.loc 1 525 0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 8
 1408              		@ frame_needed = 1, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 1410 0000 80B4     		push	{r7}
 1411              	.LCFI3:
 1412              		.cfi_def_cfa_offset 4
 1413 0002 83B0     		sub	sp, sp, #12
 1414              	.LCFI4:
 1415              		.cfi_def_cfa_offset 16
 1416 0004 00AF     		add	r7, sp, #0
 1417              		.cfi_offset 7, -4
 1418              	.LCFI5:
 1419              		.cfi_def_cfa_register 7
 1420 0006 7860     		str	r0, [r7, #4]
 526:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 1421              		.loc 1 526 0
 1422 0008 7B68     		ldr	r3, [r7, #4]
 1423              	@ 526 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1424 000a 83F31188 		MSR basepri, r3
 1425              	@ 0 "" 2
 527:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1426              		.loc 1 527 0
 1427              		.thumb
 1428 000e 07F10C07 		add	r7, r7, #12
 1429 0012 BD46     		mov	sp, r7
 1430 0014 80BC     		pop	{r7}
 1431 0016 7047     		bx	lr
 1432              		.cfi_endproc
 1433              	.LFE5:
 1435              		.section	.text.__get_PRIMASK,"ax",%progbits
 1436              		.align	2
 1437              		.global	__get_PRIMASK
 1438              		.thumb
 1439              		.thumb_func
 1441              	__get_PRIMASK:
 1442              	.LFB6:
 528:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 529:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 530:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 532:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 533:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 534:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 536:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1443              		.loc 1 537 0
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 8
 1446              		@ frame_needed = 1, uses_anonymous_args = 0
 1447              		@ link register save eliminated.
 1448 0000 90B4     		push	{r4, r7}
 1449              	.LCFI6:
 1450              		.cfi_def_cfa_offset 8
 1451 0002 82B0     		sub	sp, sp, #8
 1452              	.LCFI7:
 1453              		.cfi_def_cfa_offset 16
 1454 0004 00AF     		add	r7, sp, #0
 1455              		.cfi_offset 7, -4
 1456              		.cfi_offset 4, -8
 1457              	.LCFI8:
 1458              		.cfi_def_cfa_register 7
 538:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1459              		.loc 1 538 0
 1460 0006 4FF00003 		mov	r3, #0
 1461 000a 7B60     		str	r3, [r7, #4]
 539:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 540:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 1462              		.loc 1 540 0
 1463              	@ 540 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1464 000c EFF31084 		MRS r4, primask
 1465              	@ 0 "" 2
 1466              		.thumb
 1467 0010 7C60     		str	r4, [r7, #4]
 541:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1468              		.loc 1 541 0
 1469 0012 7B68     		ldr	r3, [r7, #4]
 542:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1470              		.loc 1 542 0
 1471 0014 1846     		mov	r0, r3
 1472 0016 07F10807 		add	r7, r7, #8
 1473 001a BD46     		mov	sp, r7
 1474 001c 90BC     		pop	{r4, r7}
 1475 001e 7047     		bx	lr
 1476              		.cfi_endproc
 1477              	.LFE6:
 1479              		.section	.text.__set_PRIMASK,"ax",%progbits
 1480              		.align	2
 1481              		.global	__set_PRIMASK
 1482              		.thumb
 1483              		.thumb_func
 1485              	__set_PRIMASK:
 1486              	.LFB7:
 543:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 544:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 545:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 547:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 548:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 549:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 551:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1487              		.loc 1 552 0
 1488              		.cfi_startproc
 1489              		@ args = 0, pretend = 0, frame = 8
 1490              		@ frame_needed = 1, uses_anonymous_args = 0
 1491              		@ link register save eliminated.
 1492 0000 80B4     		push	{r7}
 1493              	.LCFI9:
 1494              		.cfi_def_cfa_offset 4
 1495 0002 83B0     		sub	sp, sp, #12
 1496              	.LCFI10:
 1497              		.cfi_def_cfa_offset 16
 1498 0004 00AF     		add	r7, sp, #0
 1499              		.cfi_offset 7, -4
 1500              	.LCFI11:
 1501              		.cfi_def_cfa_register 7
 1502 0006 7860     		str	r0, [r7, #4]
 553:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 1503              		.loc 1 553 0
 1504 0008 7B68     		ldr	r3, [r7, #4]
 1505              	@ 553 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1506 000a 83F31088 		MSR primask, r3
 1507              	@ 0 "" 2
 554:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1508              		.loc 1 554 0
 1509              		.thumb
 1510 000e 07F10C07 		add	r7, r7, #12
 1511 0012 BD46     		mov	sp, r7
 1512 0014 80BC     		pop	{r7}
 1513 0016 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE7:
 1517              		.section	.text.__get_FAULTMASK,"ax",%progbits
 1518              		.align	2
 1519              		.global	__get_FAULTMASK
 1520              		.thumb
 1521              		.thumb_func
 1523              	__get_FAULTMASK:
 1524              	.LFB8:
 555:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 556:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 557:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 559:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 560:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 561:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 562:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 563:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1525              		.loc 1 564 0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 8
 1528              		@ frame_needed = 1, uses_anonymous_args = 0
 1529              		@ link register save eliminated.
 1530 0000 90B4     		push	{r4, r7}
 1531              	.LCFI12:
 1532              		.cfi_def_cfa_offset 8
 1533 0002 82B0     		sub	sp, sp, #8
 1534              	.LCFI13:
 1535              		.cfi_def_cfa_offset 16
 1536 0004 00AF     		add	r7, sp, #0
 1537              		.cfi_offset 7, -4
 1538              		.cfi_offset 4, -8
 1539              	.LCFI14:
 1540              		.cfi_def_cfa_register 7
 565:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1541              		.loc 1 565 0
 1542 0006 4FF00003 		mov	r3, #0
 1543 000a 7B60     		str	r3, [r7, #4]
 566:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 567:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 1544              		.loc 1 567 0
 1545              	@ 567 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1546 000c EFF31384 		MRS r4, faultmask
 1547              	@ 0 "" 2
 1548              		.thumb
 1549 0010 7C60     		str	r4, [r7, #4]
 568:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1550              		.loc 1 568 0
 1551 0012 7B68     		ldr	r3, [r7, #4]
 569:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1552              		.loc 1 569 0
 1553 0014 1846     		mov	r0, r3
 1554 0016 07F10807 		add	r7, r7, #8
 1555 001a BD46     		mov	sp, r7
 1556 001c 90BC     		pop	{r4, r7}
 1557 001e 7047     		bx	lr
 1558              		.cfi_endproc
 1559              	.LFE8:
 1561              		.section	.text.__set_FAULTMASK,"ax",%progbits
 1562              		.align	2
 1563              		.global	__set_FAULTMASK
 1564              		.thumb
 1565              		.thumb_func
 1567              	__set_FAULTMASK:
 1568              	.LFB9:
 570:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 571:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 572:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 574:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 575:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 576:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 577:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 578:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1569              		.loc 1 579 0
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 8
 1572              		@ frame_needed = 1, uses_anonymous_args = 0
 1573              		@ link register save eliminated.
 1574 0000 80B4     		push	{r7}
 1575              	.LCFI15:
 1576              		.cfi_def_cfa_offset 4
 1577 0002 83B0     		sub	sp, sp, #12
 1578              	.LCFI16:
 1579              		.cfi_def_cfa_offset 16
 1580 0004 00AF     		add	r7, sp, #0
 1581              		.cfi_offset 7, -4
 1582              	.LCFI17:
 1583              		.cfi_def_cfa_register 7
 1584 0006 7860     		str	r0, [r7, #4]
 580:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 1585              		.loc 1 580 0
 1586 0008 7B68     		ldr	r3, [r7, #4]
 1587              	@ 580 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1588 000a 83F31388 		MSR faultmask, r3
 1589              	@ 0 "" 2
 581:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1590              		.loc 1 581 0
 1591              		.thumb
 1592 000e 07F10C07 		add	r7, r7, #12
 1593 0012 BD46     		mov	sp, r7
 1594 0014 80BC     		pop	{r7}
 1595 0016 7047     		bx	lr
 1596              		.cfi_endproc
 1597              	.LFE9:
 1599              		.section	.text.__get_CONTROL,"ax",%progbits
 1600              		.align	2
 1601              		.global	__get_CONTROL
 1602              		.thumb
 1603              		.thumb_func
 1605              	__get_CONTROL:
 1606              	.LFB10:
 582:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 583:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 584:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 585:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** * 
 586:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** *  @return Control value
 587:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 588:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 589:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 590:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1607              		.loc 1 591 0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 8
 1610              		@ frame_needed = 1, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
 1612 0000 90B4     		push	{r4, r7}
 1613              	.LCFI18:
 1614              		.cfi_def_cfa_offset 8
 1615 0002 82B0     		sub	sp, sp, #8
 1616              	.LCFI19:
 1617              		.cfi_def_cfa_offset 16
 1618 0004 00AF     		add	r7, sp, #0
 1619              		.cfi_offset 7, -4
 1620              		.cfi_offset 4, -8
 1621              	.LCFI20:
 1622              		.cfi_def_cfa_register 7
 592:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1623              		.loc 1 592 0
 1624 0006 4FF00003 		mov	r3, #0
 1625 000a 7B60     		str	r3, [r7, #4]
 593:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 594:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 1626              		.loc 1 594 0
 1627              	@ 594 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1628 000c EFF31484 		MRS r4, control
 1629              	@ 0 "" 2
 1630              		.thumb
 1631 0010 7C60     		str	r4, [r7, #4]
 595:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1632              		.loc 1 595 0
 1633 0012 7B68     		ldr	r3, [r7, #4]
 596:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1634              		.loc 1 596 0
 1635 0014 1846     		mov	r0, r3
 1636 0016 07F10807 		add	r7, r7, #8
 1637 001a BD46     		mov	sp, r7
 1638 001c 90BC     		pop	{r4, r7}
 1639 001e 7047     		bx	lr
 1640              		.cfi_endproc
 1641              	.LFE10:
 1643              		.section	.text.__set_CONTROL,"ax",%progbits
 1644              		.align	2
 1645              		.global	__set_CONTROL
 1646              		.thumb
 1647              		.thumb_func
 1649              	__set_CONTROL:
 1650              	.LFB11:
 597:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 598:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 599:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 600:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 601:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 602:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 603:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 604:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 605:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1651              		.loc 1 606 0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 8
 1654              		@ frame_needed = 1, uses_anonymous_args = 0
 1655              		@ link register save eliminated.
 1656 0000 80B4     		push	{r7}
 1657              	.LCFI21:
 1658              		.cfi_def_cfa_offset 4
 1659 0002 83B0     		sub	sp, sp, #12
 1660              	.LCFI22:
 1661              		.cfi_def_cfa_offset 16
 1662 0004 00AF     		add	r7, sp, #0
 1663              		.cfi_offset 7, -4
 1664              	.LCFI23:
 1665              		.cfi_def_cfa_register 7
 1666 0006 7860     		str	r0, [r7, #4]
 607:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 1667              		.loc 1 607 0
 1668 0008 7B68     		ldr	r3, [r7, #4]
 1669              	@ 607 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1670 000a 83F31488 		MSR control, r3
 1671              	@ 0 "" 2
 608:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1672              		.loc 1 608 0
 1673              		.thumb
 1674 000e 07F10C07 		add	r7, r7, #12
 1675 0012 BD46     		mov	sp, r7
 1676 0014 80BC     		pop	{r7}
 1677 0016 7047     		bx	lr
 1678              		.cfi_endproc
 1679              	.LFE11:
 1681              		.section	.text.__REV,"ax",%progbits
 1682              		.align	2
 1683              		.global	__REV
 1684              		.thumb
 1685              		.thumb_func
 1687              	__REV:
 1688              	.LFB12:
 609:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 610:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 611:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 612:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 614:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 615:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 616:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 617:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in integer value
 618:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 619:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1689              		.loc 1 620 0
 1690              		.cfi_startproc
 1691              		@ args = 0, pretend = 0, frame = 16
 1692              		@ frame_needed = 1, uses_anonymous_args = 0
 1693              		@ link register save eliminated.
 1694 0000 90B4     		push	{r4, r7}
 1695              	.LCFI24:
 1696              		.cfi_def_cfa_offset 8
 1697 0002 84B0     		sub	sp, sp, #16
 1698              	.LCFI25:
 1699              		.cfi_def_cfa_offset 24
 1700 0004 00AF     		add	r7, sp, #0
 1701              		.cfi_offset 7, -4
 1702              		.cfi_offset 4, -8
 1703              	.LCFI26:
 1704              		.cfi_def_cfa_register 7
 1705 0006 7860     		str	r0, [r7, #4]
 621:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1706              		.loc 1 621 0
 1707 0008 4FF00003 		mov	r3, #0
 1708 000c FB60     		str	r3, [r7, #12]
 622:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 623:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 1709              		.loc 1 623 0
 1710 000e 7B68     		ldr	r3, [r7, #4]
 1711              	@ 623 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1712 0010 1CBA     		rev r4, r3
 1713              	@ 0 "" 2
 1714              		.thumb
 1715 0012 FC60     		str	r4, [r7, #12]
 624:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1716              		.loc 1 624 0
 1717 0014 FB68     		ldr	r3, [r7, #12]
 625:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1718              		.loc 1 625 0
 1719 0016 1846     		mov	r0, r3
 1720 0018 07F11007 		add	r7, r7, #16
 1721 001c BD46     		mov	sp, r7
 1722 001e 90BC     		pop	{r4, r7}
 1723 0020 7047     		bx	lr
 1724              		.cfi_endproc
 1725              	.LFE12:
 1727 0022 00BF     		.section	.text.__REV16,"ax",%progbits
 1728              		.align	2
 1729              		.global	__REV16
 1730              		.thumb
 1731              		.thumb_func
 1733              	__REV16:
 1734              	.LFB13:
 626:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 627:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 628:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 630:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 631:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 632:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 633:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 635:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1735              		.loc 1 636 0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 16
 1738              		@ frame_needed = 1, uses_anonymous_args = 0
 1739              		@ link register save eliminated.
 1740 0000 90B4     		push	{r4, r7}
 1741              	.LCFI27:
 1742              		.cfi_def_cfa_offset 8
 1743 0002 84B0     		sub	sp, sp, #16
 1744              	.LCFI28:
 1745              		.cfi_def_cfa_offset 24
 1746 0004 00AF     		add	r7, sp, #0
 1747              		.cfi_offset 7, -4
 1748              		.cfi_offset 4, -8
 1749              	.LCFI29:
 1750              		.cfi_def_cfa_register 7
 1751 0006 0346     		mov	r3, r0
 1752 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 637:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1753              		.loc 1 637 0
 1754 000a 4FF00003 		mov	r3, #0
 1755 000e FB60     		str	r3, [r7, #12]
 638:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 639:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 1756              		.loc 1 639 0
 1757 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1758              	@ 639 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1759 0012 5CBA     		rev16 r4, r3
 1760              	@ 0 "" 2
 1761              		.thumb
 1762 0014 FC60     		str	r4, [r7, #12]
 640:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1763              		.loc 1 640 0
 1764 0016 FB68     		ldr	r3, [r7, #12]
 641:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1765              		.loc 1 641 0
 1766 0018 1846     		mov	r0, r3
 1767 001a 07F11007 		add	r7, r7, #16
 1768 001e BD46     		mov	sp, r7
 1769 0020 90BC     		pop	{r4, r7}
 1770 0022 7047     		bx	lr
 1771              		.cfi_endproc
 1772              	.LFE13:
 1774              		.section	.text.__REVSH,"ax",%progbits
 1775              		.align	2
 1776              		.global	__REVSH
 1777              		.thumb
 1778              		.thumb_func
 1780              	__REVSH:
 1781              	.LFB14:
 642:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 643:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 644:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 646:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 647:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 648:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 649:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 651:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1782              		.loc 1 652 0
 1783              		.cfi_startproc
 1784              		@ args = 0, pretend = 0, frame = 16
 1785              		@ frame_needed = 1, uses_anonymous_args = 0
 1786              		@ link register save eliminated.
 1787 0000 90B4     		push	{r4, r7}
 1788              	.LCFI30:
 1789              		.cfi_def_cfa_offset 8
 1790 0002 84B0     		sub	sp, sp, #16
 1791              	.LCFI31:
 1792              		.cfi_def_cfa_offset 24
 1793 0004 00AF     		add	r7, sp, #0
 1794              		.cfi_offset 7, -4
 1795              		.cfi_offset 4, -8
 1796              	.LCFI32:
 1797              		.cfi_def_cfa_register 7
 1798 0006 0346     		mov	r3, r0
 1799 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 653:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1800              		.loc 1 653 0
 1801 000a 4FF00003 		mov	r3, #0
 1802 000e FB60     		str	r3, [r7, #12]
 654:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 655:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 1803              		.loc 1 655 0
 1804 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1805              	@ 655 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1806 0012 DCBA     		revsh r4, r3
 1807              	@ 0 "" 2
 1808              		.thumb
 1809 0014 FC60     		str	r4, [r7, #12]
 656:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 1810              		.loc 1 656 0
 1811 0016 FB68     		ldr	r3, [r7, #12]
 657:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1812              		.loc 1 657 0
 1813 0018 1846     		mov	r0, r3
 1814 001a 07F11007 		add	r7, r7, #16
 1815 001e BD46     		mov	sp, r7
 1816 0020 90BC     		pop	{r4, r7}
 1817 0022 7047     		bx	lr
 1818              		.cfi_endproc
 1819              	.LFE14:
 1821              		.section	.text.__RBIT,"ax",%progbits
 1822              		.align	2
 1823              		.global	__RBIT
 1824              		.thumb
 1825              		.thumb_func
 1827              	__RBIT:
 1828              	.LFB15:
 658:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 659:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 660:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 661:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 662:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 663:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 664:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 665:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 666:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 667:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1829              		.loc 1 668 0
 1830              		.cfi_startproc
 1831              		@ args = 0, pretend = 0, frame = 16
 1832              		@ frame_needed = 1, uses_anonymous_args = 0
 1833              		@ link register save eliminated.
 1834 0000 90B4     		push	{r4, r7}
 1835              	.LCFI33:
 1836              		.cfi_def_cfa_offset 8
 1837 0002 84B0     		sub	sp, sp, #16
 1838              	.LCFI34:
 1839              		.cfi_def_cfa_offset 24
 1840 0004 00AF     		add	r7, sp, #0
 1841              		.cfi_offset 7, -4
 1842              		.cfi_offset 4, -8
 1843              	.LCFI35:
 1844              		.cfi_def_cfa_register 7
 1845 0006 7860     		str	r0, [r7, #4]
 669:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 1846              		.loc 1 669 0
 1847 0008 4FF00003 		mov	r3, #0
 1848 000c FB60     		str	r3, [r7, #12]
 670:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 671:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 1849              		.loc 1 671 0
 1850 000e 7B68     		ldr	r3, [r7, #4]
 1851              	@ 671 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1852 0010 93FAA3F4 		rbit r4, r3
 1853              	@ 0 "" 2
 1854              		.thumb
 1855 0014 FC60     		str	r4, [r7, #12]
 672:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 1856              		.loc 1 672 0
 1857 0016 FB68     		ldr	r3, [r7, #12]
 673:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1858              		.loc 1 673 0
 1859 0018 1846     		mov	r0, r3
 1860 001a 07F11007 		add	r7, r7, #16
 1861 001e BD46     		mov	sp, r7
 1862 0020 90BC     		pop	{r4, r7}
 1863 0022 7047     		bx	lr
 1864              		.cfi_endproc
 1865              	.LFE15:
 1867              		.section	.text.__LDREXB,"ax",%progbits
 1868              		.align	2
 1869              		.global	__LDREXB
 1870              		.thumb
 1871              		.thumb_func
 1873              	__LDREXB:
 1874              	.LFB16:
 674:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 675:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 676:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 678:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 679:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 680:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 681:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 683:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1875              		.loc 1 684 0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 16
 1878              		@ frame_needed = 1, uses_anonymous_args = 0
 1879              		@ link register save eliminated.
 1880 0000 90B4     		push	{r4, r7}
 1881              	.LCFI36:
 1882              		.cfi_def_cfa_offset 8
 1883 0002 84B0     		sub	sp, sp, #16
 1884              	.LCFI37:
 1885              		.cfi_def_cfa_offset 24
 1886 0004 00AF     		add	r7, sp, #0
 1887              		.cfi_offset 7, -4
 1888              		.cfi_offset 4, -8
 1889              	.LCFI38:
 1890              		.cfi_def_cfa_register 7
 1891 0006 7860     		str	r0, [r7, #4]
 685:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint8_t result=0;
 1892              		.loc 1 685 0
 1893 0008 4FF00003 		mov	r3, #0
 1894 000c FB73     		strb	r3, [r7, #15]
 686:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 687:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 1895              		.loc 1 687 0
 1896 000e 7B68     		ldr	r3, [r7, #4]
 1897              	@ 687 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1898 0010 D3E84F4F 		ldrexb r4, [r3]
 1899              	@ 0 "" 2
 1900              		.thumb
 1901 0014 FC73     		strb	r4, [r7, #15]
 688:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 1902              		.loc 1 688 0
 1903 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 689:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1904              		.loc 1 689 0
 1905 0018 1846     		mov	r0, r3
 1906 001a 07F11007 		add	r7, r7, #16
 1907 001e BD46     		mov	sp, r7
 1908 0020 90BC     		pop	{r4, r7}
 1909 0022 7047     		bx	lr
 1910              		.cfi_endproc
 1911              	.LFE16:
 1913              		.section	.text.__LDREXH,"ax",%progbits
 1914              		.align	2
 1915              		.global	__LDREXH
 1916              		.thumb
 1917              		.thumb_func
 1919              	__LDREXH:
 1920              	.LFB17:
 690:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 691:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 692:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 694:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 695:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 696:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 697:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 699:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1921              		.loc 1 700 0
 1922              		.cfi_startproc
 1923              		@ args = 0, pretend = 0, frame = 16
 1924              		@ frame_needed = 1, uses_anonymous_args = 0
 1925              		@ link register save eliminated.
 1926 0000 90B4     		push	{r4, r7}
 1927              	.LCFI39:
 1928              		.cfi_def_cfa_offset 8
 1929 0002 84B0     		sub	sp, sp, #16
 1930              	.LCFI40:
 1931              		.cfi_def_cfa_offset 24
 1932 0004 00AF     		add	r7, sp, #0
 1933              		.cfi_offset 7, -4
 1934              		.cfi_offset 4, -8
 1935              	.LCFI41:
 1936              		.cfi_def_cfa_register 7
 1937 0006 7860     		str	r0, [r7, #4]
 701:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint16_t result=0;
 1938              		.loc 1 701 0
 1939 0008 4FF00003 		mov	r3, #0
 1940 000c FB81     		strh	r3, [r7, #14]	@ movhi
 702:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 703:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 1941              		.loc 1 703 0
 1942 000e 7B68     		ldr	r3, [r7, #4]
 1943              	@ 703 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1944 0010 D3E85F4F 		ldrexh r4, [r3]
 1945              	@ 0 "" 2
 1946              		.thumb
 1947 0014 FC81     		strh	r4, [r7, #14]	@ movhi
 704:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 1948              		.loc 1 704 0
 1949 0016 FB89     		ldrh	r3, [r7, #14]
 705:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1950              		.loc 1 705 0
 1951 0018 1846     		mov	r0, r3
 1952 001a 07F11007 		add	r7, r7, #16
 1953 001e BD46     		mov	sp, r7
 1954 0020 90BC     		pop	{r4, r7}
 1955 0022 7047     		bx	lr
 1956              		.cfi_endproc
 1957              	.LFE17:
 1959              		.section	.text.__LDREXW,"ax",%progbits
 1960              		.align	2
 1961              		.global	__LDREXW
 1962              		.thumb
 1963              		.thumb_func
 1965              	__LDREXW:
 1966              	.LFB18:
 706:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 707:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 708:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 710:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 711:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 712:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 713:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 715:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 1967              		.loc 1 716 0
 1968              		.cfi_startproc
 1969              		@ args = 0, pretend = 0, frame = 16
 1970              		@ frame_needed = 1, uses_anonymous_args = 0
 1971              		@ link register save eliminated.
 1972 0000 90B4     		push	{r4, r7}
 1973              	.LCFI42:
 1974              		.cfi_def_cfa_offset 8
 1975 0002 84B0     		sub	sp, sp, #16
 1976              	.LCFI43:
 1977              		.cfi_def_cfa_offset 24
 1978 0004 00AF     		add	r7, sp, #0
 1979              		.cfi_offset 7, -4
 1980              		.cfi_offset 4, -8
 1981              	.LCFI44:
 1982              		.cfi_def_cfa_register 7
 1983 0006 7860     		str	r0, [r7, #4]
 717:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint32_t result=0;
 1984              		.loc 1 717 0
 1985 0008 4FF00003 		mov	r3, #0
 1986 000c FB60     		str	r3, [r7, #12]
 718:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 719:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 1987              		.loc 1 719 0
 1988 000e 7B68     		ldr	r3, [r7, #4]
 1989              	@ 719 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 1990 0010 53E8004F 		ldrex r4, [r3]
 1991              	@ 0 "" 2
 1992              		.thumb
 1993 0014 FC60     		str	r4, [r7, #12]
 720:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 1994              		.loc 1 720 0
 1995 0016 FB68     		ldr	r3, [r7, #12]
 721:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 1996              		.loc 1 721 0
 1997 0018 1846     		mov	r0, r3
 1998 001a 07F11007 		add	r7, r7, #16
 1999 001e BD46     		mov	sp, r7
 2000 0020 90BC     		pop	{r4, r7}
 2001 0022 7047     		bx	lr
 2002              		.cfi_endproc
 2003              	.LFE18:
 2005              		.section	.text.__STREXB,"ax",%progbits
 2006              		.align	2
 2007              		.global	__STREXB
 2008              		.thumb
 2009              		.thumb_func
 2011              	__STREXB:
 2012              	.LFB19:
 722:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 723:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 724:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 726:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 727:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 728:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 729:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 730:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 732:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 2013              		.loc 1 733 0
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 16
 2016              		@ frame_needed = 1, uses_anonymous_args = 0
 2017              		@ link register save eliminated.
 2018 0000 90B4     		push	{r4, r7}
 2019              	.LCFI45:
 2020              		.cfi_def_cfa_offset 8
 2021 0002 84B0     		sub	sp, sp, #16
 2022              	.LCFI46:
 2023              		.cfi_def_cfa_offset 24
 2024 0004 00AF     		add	r7, sp, #0
 2025              		.cfi_offset 7, -4
 2026              		.cfi_offset 4, -8
 2027              	.LCFI47:
 2028              		.cfi_def_cfa_register 7
 2029 0006 0346     		mov	r3, r0
 2030 0008 3960     		str	r1, [r7, #0]
 2031 000a FB71     		strb	r3, [r7, #7]
 734:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 2032              		.loc 1 734 0
 2033 000c 4FF00003 		mov	r3, #0
 2034 0010 FB60     		str	r3, [r7, #12]
 735:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 736:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 2035              		.loc 1 736 0
 2036 0012 3B68     		ldr	r3, [r7, #0]
 2037 0014 FA79     		ldrb	r2, [r7, #7]
 2038              	@ 736 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 2039 0016 C3E8442F 		strexb r4, r2, [r3]
 2040              	@ 0 "" 2
 2041              		.thumb
 2042 001a FC60     		str	r4, [r7, #12]
 737:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 2043              		.loc 1 737 0
 2044 001c FB68     		ldr	r3, [r7, #12]
 738:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 2045              		.loc 1 738 0
 2046 001e 1846     		mov	r0, r3
 2047 0020 07F11007 		add	r7, r7, #16
 2048 0024 BD46     		mov	sp, r7
 2049 0026 90BC     		pop	{r4, r7}
 2050 0028 7047     		bx	lr
 2051              		.cfi_endproc
 2052              	.LFE19:
 2054 002a 00BF     		.section	.text.__STREXH,"ax",%progbits
 2055              		.align	2
 2056              		.global	__STREXH
 2057              		.thumb
 2058              		.thumb_func
 2060              	__STREXH:
 2061              	.LFB20:
 739:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 740:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 741:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 742:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 743:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 744:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 745:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 746:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 747:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 748:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 749:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 2062              		.loc 1 750 0
 2063              		.cfi_startproc
 2064              		@ args = 0, pretend = 0, frame = 16
 2065              		@ frame_needed = 1, uses_anonymous_args = 0
 2066              		@ link register save eliminated.
 2067 0000 90B4     		push	{r4, r7}
 2068              	.LCFI48:
 2069              		.cfi_def_cfa_offset 8
 2070 0002 84B0     		sub	sp, sp, #16
 2071              	.LCFI49:
 2072              		.cfi_def_cfa_offset 24
 2073 0004 00AF     		add	r7, sp, #0
 2074              		.cfi_offset 7, -4
 2075              		.cfi_offset 4, -8
 2076              	.LCFI50:
 2077              		.cfi_def_cfa_register 7
 2078 0006 0346     		mov	r3, r0
 2079 0008 3960     		str	r1, [r7, #0]
 2080 000a FB80     		strh	r3, [r7, #6]	@ movhi
 751:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 2081              		.loc 1 751 0
 2082 000c 4FF00003 		mov	r3, #0
 2083 0010 FB60     		str	r3, [r7, #12]
 752:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 753:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 2084              		.loc 1 753 0
 2085 0012 3B68     		ldr	r3, [r7, #0]
 2086 0014 FA88     		ldrh	r2, [r7, #6]	@ movhi
 2087              	@ 753 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 2088 0016 C3E8542F 		strexh r4, r2, [r3]
 2089              	@ 0 "" 2
 2090              		.thumb
 2091 001a FC60     		str	r4, [r7, #12]
 754:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 2092              		.loc 1 754 0
 2093 001c FB68     		ldr	r3, [r7, #12]
 755:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 2094              		.loc 1 755 0
 2095 001e 1846     		mov	r0, r3
 2096 0020 07F11007 		add	r7, r7, #16
 2097 0024 BD46     		mov	sp, r7
 2098 0026 90BC     		pop	{r4, r7}
 2099 0028 7047     		bx	lr
 2100              		.cfi_endproc
 2101              	.LFE20:
 2103 002a 00BF     		.section	.text.__STREXW,"ax",%progbits
 2104              		.align	2
 2105              		.global	__STREXW
 2106              		.thumb
 2107              		.thumb_func
 2109              	__STREXW:
 2110              	.LFB21:
 756:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 757:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 758:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 759:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 760:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 761:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 762:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 763:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 764:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 765:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 766:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 2111              		.loc 1 767 0
 2112              		.cfi_startproc
 2113              		@ args = 0, pretend = 0, frame = 16
 2114              		@ frame_needed = 1, uses_anonymous_args = 0
 2115              		@ link register save eliminated.
 2116 0000 90B4     		push	{r4, r7}
 2117              	.LCFI51:
 2118              		.cfi_def_cfa_offset 8
 2119 0002 84B0     		sub	sp, sp, #16
 2120              	.LCFI52:
 2121              		.cfi_def_cfa_offset 24
 2122 0004 00AF     		add	r7, sp, #0
 2123              		.cfi_offset 7, -4
 2124              		.cfi_offset 4, -8
 2125              	.LCFI53:
 2126              		.cfi_def_cfa_register 7
 2127 0006 7860     		str	r0, [r7, #4]
 2128 0008 3960     		str	r1, [r7, #0]
 768:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 2129              		.loc 1 768 0
 2130 000a 4FF00003 		mov	r3, #0
 2131 000e FB60     		str	r3, [r7, #12]
 769:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 770:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 2132              		.loc 1 770 0
 2133 0010 3B68     		ldr	r3, [r7, #0]
 2134 0012 7A68     		ldr	r2, [r7, #4]
 2135              	@ 770 "../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 2136 0014 43E80024 		strex r4, r2, [r3]
 2137              	@ 0 "" 2
 2138              		.thumb
 2139 0018 FC60     		str	r4, [r7, #12]
 771:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 2140              		.loc 1 771 0
 2141 001a FB68     		ldr	r3, [r7, #12]
 772:../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 2142              		.loc 1 772 0
 2143 001c 1846     		mov	r0, r3
 2144 001e 07F11007 		add	r7, r7, #16
 2145 0022 BD46     		mov	sp, r7
 2146 0024 90BC     		pop	{r4, r7}
 2147 0026 7047     		bx	lr
 2148              		.cfi_endproc
 2149              	.LFE21:
 2151              		.text
 2152              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1244   .text.__get_PSP:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1249   .text.__get_PSP:00000000 __get_PSP
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1274   .text.__set_PSP:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1279   .text.__set_PSP:00000000 __set_PSP
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1299   .text.__get_MSP:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1304   .text.__get_MSP:00000000 __get_MSP
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1329   .text.__set_MSP:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1334   .text.__set_MSP:00000000 __set_MSP
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1354   .text.__get_BASEPRI:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1359   .text.__get_BASEPRI:00000000 __get_BASEPRI
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1398   .text.__set_BASEPRI:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1403   .text.__set_BASEPRI:00000000 __set_BASEPRI
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1436   .text.__get_PRIMASK:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1441   .text.__get_PRIMASK:00000000 __get_PRIMASK
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1480   .text.__set_PRIMASK:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1485   .text.__set_PRIMASK:00000000 __set_PRIMASK
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1518   .text.__get_FAULTMASK:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1523   .text.__get_FAULTMASK:00000000 __get_FAULTMASK
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1562   .text.__set_FAULTMASK:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1567   .text.__set_FAULTMASK:00000000 __set_FAULTMASK
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1600   .text.__get_CONTROL:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1605   .text.__get_CONTROL:00000000 __get_CONTROL
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1644   .text.__set_CONTROL:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1649   .text.__set_CONTROL:00000000 __set_CONTROL
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1682   .text.__REV:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1687   .text.__REV:00000000 __REV
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1728   .text.__REV16:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1733   .text.__REV16:00000000 __REV16
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1775   .text.__REVSH:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1780   .text.__REVSH:00000000 __REVSH
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1822   .text.__RBIT:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1827   .text.__RBIT:00000000 __RBIT
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1868   .text.__LDREXB:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1873   .text.__LDREXB:00000000 __LDREXB
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1914   .text.__LDREXH:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1919   .text.__LDREXH:00000000 __LDREXH
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1960   .text.__LDREXW:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:1965   .text.__LDREXW:00000000 __LDREXW
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2006   .text.__STREXB:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2011   .text.__STREXB:00000000 __STREXB
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2055   .text.__STREXH:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2060   .text.__STREXH:00000000 __STREXH
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2104   .text.__STREXW:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccyeF3nT.s:2109   .text.__STREXW:00000000 __STREXW
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
