{"vcs1":{"timestamp_begin":1746536946.143971587, "rt":5.91, "ut":5.47, "st":0.22}}
{"vcselab":{"timestamp_begin":1746536952.127921480, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746536952.474473123, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746536945.836785553}
{"VCS_COMP_START_TIME": 1746536945.836785553}
{"VCS_COMP_END_TIME": 1746536952.836770283}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379528}}
{"vcselab": {"peak_mem": 174928}}
