module wideexpr_00334(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?$signed(($signed((s4)+(s2)))&(u7)):-(s6));
  assign y1 = $signed(4'sb1000);
  assign y2 = (ctrl[0]?s2:s2);
  assign y3 = (ctrl[1]?$signed((2'sb00)>>>((-(4'sb0100))-((ctrl[2]?(ctrl[2]?(s6)&(6'sb110010):(s3)&(2'sb10)):((ctrl[0]?5'sb11001:1'sb1))^~((ctrl[4]?4'sb1011:s0)))))):~&({2{(ctrl[3]?{3{(ctrl[3]?6'sb111011:s0)}}:$unsigned((ctrl[5]?4'sb1011:(ctrl[4]?s2:s5))))}}));
  assign y4 = (ctrl[1]?4'sb0000:+($signed(2'b00)));
  assign y5 = (+(s3))+((((6'sb010111)<<($signed(s2)))^~((ctrl[2]?3'sb011:+(($signed((+(s1))<<<((s5)<<(6'sb000011))))|((s2)^~($signed((ctrl[0]?3'sb100:5'sb10010))))))))>>((u2)^((({1{$signed(($signed(u1))<<<((s5)<(6'sb011011)))}})<<<(s4))<<($signed(($signed($unsigned((s5)==(1'sb1))))>=(6'sb100010))))));
  assign y6 = 6'b111000;
  assign y7 = ($signed({u7,$signed(u1)}))>>(s0);
endmodule
