 --------------------------------------------------------
|                                                        |
|               NanoSim Version Y-2006.06                |
|                 SN: P20060518-SunOS_5                  |
|              Machine Name: aludra.usc.edu              |
| Copyright (c) 2006 Synopsys Inc., All Rights Reserved. |
|                                                        |
 --------------------------------------------------------

Built by nsmgr in " 20060518_sparcOS5_p4_y2006.06_ns " on Thu May 18 22:17:23 PDT 2006
Thu Oct 25 02:26:13 2007

Command line options:  -nspice testbench128x256.cir -nvec testbench128x256.vec -C testbench128x256.cfg -o result/testbench128x256


The 32-bit version of the simulator is running.


Initializing system messages took 0.030 s

Installing interactive/configuration commands ... 
Installing commands took 0.050 s


Start netlist compilation at Thu Oct 25 02:26:14 2007

Compiling "testbench128x256.cir" (SPICE)
Compiling "tsmc_018.spice" (SPICE)
Compiling "testbench128x256.spice" (SPICE)
Compiling "/auto/home-scf-06/ee577/design_pdk/ncsu-cdk-1.5.1/models/hspice/public/publicModel/tsmc20P" (SPICE)
Compiling "/auto/home-scf-06/ee577/design_pdk/ncsu-cdk-1.5.1/models/hspice/public/publicModel/tsmc20N" (SPICE)
Compiling "testbench128x256.vec" (VECTOR)



Parsing netlist finished in 0 seconds

Circuit temperature from netlist                  :       25.000


Netlist compilation will be case insensitive.
All letters will be converted to lower case.
Building instance tree finished in 1 seconds

Finish netlist compilation at Thu Oct 25 02:26:15 2007

Netlist compilation took 0.840 s
NOTICE:Techfile Voltage (*nanosim tech="voltage") set to  1.8V ... 

This simulation uses HSPICE models

WARNING:NanoSim:0x2110426e:Hspice vector read: invalid command, ignored, in "testbench128x256.vec:2". 
WARNING:NanoSim:0x2110426e:Hspice vector read: invalid command, ignored, in "testbench128x256.vec:8". 
Building node/element arrays took 4.500 s

Reading configuration files ...
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; General Configuration Settings
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; set simulation accuracy switches here - Default is (2,2,2)
set_sim_eou sim=2 model=2 net=2

; change the unit used for inputs and outputs
set_sim_unit output time=1ns cap=1fF current=1mA length=1um

; set output format for the waveform output file - "fsdb" for CosmosScope
; without this command, nanosim will generate .out file
set_print_format for=fsdb

; set the specified node to vdd/gnd for the entire simulation
set_node_vdd VDD!


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; User-specific Settings
; => modify the following lines as you need
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; print a node's voltage waveform to the output file
; also can access internal nodes
; e.g. print_node_v XI0.XI9.NET037

;inputs in top cell
print_node_v CLK
print_node_v write_en_can
print_node_v read_en_can
print_node_v pre_can
print_node_v word_en_real
print_node_v read_en_real
print_node_v pre_real
print_node_v write_en_real


print_node_v col_0
print_node_v col_4

print_node_v WL_0
print_node_v WL_1
print_node_v WL_B_0
print_node_v WL_B_1
print_node_v WL_A_0
print_node_v WL_A_1

;outputs in top cell
print_node_v BIT_0
print_node_v BIT_1
print_node_v BIT_2
print_node_v BIT_3

print_node_v BIT_B_0
print_node_v BIT_B_1
print_node_v BIT_B_2
print_node_v BIT_B_3

;nodes in the sram cell
;print_node_v XI41.XI0.XI1.BIT_STORED
;print_node_v XI41.XI0.XI2.BIT_STORED
;print_node_v XI41.XI0.XI3.BIT_STORED
;print_node_v XI41.XI0.XI4.BIT_STORED
;print_node_v XI41.XI0.XI5.BIT_STORED
;print_node_v XI41.XI0.XI6.BIT_STORED
;print_node_v XI41.XI0.XI7.BIT_STORED
;print_node_v XI41.XI0.XI8.BIT_STORED
;print_node_v XI41.XI0.XI9.BIT_STORED
;print_node_v XI41.XI0.XI10.BIT_STORED
;print_node_v XI41.XI0.XI11.BIT_STORED
;print_node_v XI41.XI0.XI12.BIT_STORED
;print_node_v XI41.XI0.XI13.BIT_STORED
;print_node_v XI41.XI0.XI14.BIT_STORED
;print_node_v XI41.XI0.XI15.BIT_STORED
;print_node_v XI41.XI0.XI16.BIT_STORED
;print_node_v XI41.XI0.XI17.BIT_STORED
;print_node_v XI41.XI0.XI18.BIT_STORED
;print_node_v XI41.XI0.XI19.BIT_STORED
;print_node_v XI41.XI0.XI20.BIT_STORED
;print_node_v XI41.XI0.XI21.BIT_STORED
;print_node_v XI41.XI0.XI22.BIT_STORED
;print_node_v XI41.XI0.XI23.BIT_STORED
;print_node_v XI41.XI0.XI24.BIT_STORED
;print_node_v XI41.XI0.XI25.BIT_STORED
;print_node_v XI41.XI0.XI26.BIT_STORED
;print_node_v XI41.XI0.XI27.BIT_STORED
;print_node_v XI41.XI0.XI28.BIT_STORED
;print_node_v XI41.XI0.XI29.BIT_STORED
;print_node_v XI41.XI0.XI30.BIT_STORED
;print_node_v XI41.XI0.XI31.BIT_STORED
;print_node_v XI41.XI0.XI32.BIT_STORED

;print_node_v XI41.XI0.XI1.BIT_BAR_STORED
;print_node_v XI41.XI0.XI2.BIT_BAR_STORED
;print_node_v XI41.XI0.XI3.BIT_BAR_STORED
;print_node_v XI41.XI0.XI4.BIT_BAR_STORED
;print_node_v XI41.XI0.XI5.BIT_BAR_STORED
;print_node_v XI41.XI0.XI6.BIT_BAR_STORED
;print_node_v XI41.XI0.XI7.BIT_BAR_STORED
;print_node_v XI41.XI0.XI8.BIT_BAR_STORED
;print_node_v XI41.XI0.XI9.BIT_BAR_STORED
;print_node_v XI41.XI0.XI10.BIT_BAR_STORED
;print_node_v XI41.XI0.XI11.BIT_BAR_STORED
;print_node_v XI41.XI0.XI12.BIT_BAR_STORED
;print_node_v XI41.XI0.XI13.BIT_BAR_STORED
;print_node_v XI41.XI0.XI14.BIT_BAR_STORED
;print_node_v XI41.XI0.XI15.BIT_BAR_STORED
;print_node_v XI41.XI0.XI16.BIT_BAR_STORED
;print_node_v XI41.XI0.XI17.BIT_BAR_STORED
;print_node_v XI41.XI0.XI18.BIT_BAR_STORED
;print_node_v XI41.XI0.XI19.BIT_BAR_STORED
;print_node_v XI41.XI0.XI20.BIT_BAR_STORED
;print_node_v XI41.XI0.XI21.BIT_BAR_STORED
;print_node_v XI41.XI0.XI22.BIT_BAR_STORED
;print_node_v XI41.XI0.XI23.BIT_BAR_STORED
;print_node_v XI41.XI0.XI24.BIT_BAR_STORED
;print_node_v XI41.XI0.XI25.BIT_BAR_STORED
;print_node_v XI41.XI0.XI26.BIT_BAR_STORED
;print_node_v XI41.XI0.XI27.BIT_BAR_STORED
;print_node_v XI41.XI0.XI28.BIT_BAR_STORED
;print_node_v XI41.XI0.XI29.BIT_BAR_STORED
;print_node_v XI41.XI0.XI30.BIT_BAR_STORED
;print_node_v XI41.XI0.XI31.BIT_BAR_STORED
;print_node_v XI41.XI0.XI32.BIT_BAR_STORED

;nodes in the Sense amp

;print_node_v XI1.XI0.OUT
;print_node_v XI1.XI1.OUT
;print_node_v XI1.XI2.OUT
;print_node_v XI1.XI3.OUT
;print_node_v XI1.XI4.OUT
;print_node_v XI1.XI5.OUT
;print_node_v XI1.XI6.OUT
;print_node_v XI1.XI7.OUT
;print_node_v XI1.XI8.OUT
;print_node_v XI1.XI9.OUT
;print_node_v XI1.XI10.OUT
;print_node_v XI1.XI11.OUT
;print_node_v XI1.XI12.OUT
;print_node_v XI1.XI13.OUT
;print_node_v XI1.XI14.OUT
;print_node_v XI1.XI15.OUT
;print_node_v XI1.XI16.OUT
;print_node_v XI1.XI17.OUT
;print_node_v XI1.XI18.OUT
;print_node_v XI1.XI19.OUT
;print_node_v XI1.XI20.OUT
;print_node_v XI1.XI21.OUT
;print_node_v XI1.XI22.OUT
;print_node_v XI1.XI23.OUT
;print_node_v XI1.XI24.OUT
;print_node_v XI1.XI25.OUT
;print_node_v XI1.XI26.OUT
;print_node_v XI1.XI27.OUT
;print_node_v XI1.XI28.OUT
;print_node_v XI1.XI29.OUT
;print_node_v XI1.XI30.OUT
;print_node_v XI1.XI31.OUT


;print_node_v XI1.XI0.OUT_BAR
;print_node_v XI1.XI1.OUT_BAR
;print_node_v XI1.XI2.OUT_BAR
;print_node_v XI1.XI3.OUT_BAR
;print_node_v XI1.XI4.OUT_BAR
;print_node_v XI1.XI5.OUT_BAR
;print_node_v XI1.XI6.OUT_BAR
;print_node_v XI1.XI7.OUT_BAR
;print_node_v XI1.XI8.OUT_BAR
;print_node_v XI1.XI9.OUT_BAR
;print_node_v XI1.XI10.OUT_BAR
;print_node_v XI1.XI11.OUT_BAR
;print_node_v XI1.XI12.OUT_BAR
;print_node_v XI1.XI13.OUT_BAR
;print_node_v XI1.XI14.OUT_BAR
;print_node_v XI1.XI15.OUT_BAR
;print_node_v XI1.XI16.OUT_BAR
;print_node_v XI1.XI17.OUT_BAR
;print_node_v XI1.XI18.OUT_BAR
;print_node_v XI1.XI19.OUT_BAR
;print_node_v XI1.XI20.OUT_BAR
;print_node_v XI1.XI21.OUT_BAR
;print_node_v XI1.XI22.OUT_BAR
;print_node_v XI1.XI23.OUT_BAR
;print_node_v XI1.XI24.OUT_BAR
;print_node_v XI1.XI25.OUT_BAR
;print_node_v XI1.XI26.OUT_BAR
;print_node_v XI1.XI27.OUT_BAR
;print_node_v XI1.XI28.OUT_BAR
;print_node_v XI1.XI29.OUT_BAR
;print_node_v XI1.XI30.OUT_BAR
;print_node_v XI1.XI31.OUT_BAR

; print the logic values of specified nodes to the output file
print_node_logic *
Reading configuration files took 0.010000 s

WARNING:NanoSim:0x211080eb:print_node_v: UNABLE TO FIND NODE "write_en_can".  
WARNING:NanoSim:0x211080eb:print_node_v: UNABLE TO FIND NODE "read_en_can".  
WARNING:NanoSim:0x211080eb:print_node_v: UNABLE TO FIND NODE "pre_can".  


WARNING:NanoSim:0x21108fb7:Pulse source vclk had rise/fall time smaller than simulation time resolution (tres). rise/fall time adjusted to tres. 
WARNING:NanoSim:0x21108423:Netlist database has been freed to optimize memory usage of the simulator. Use free_ckt_db command to keep the database. When the database is freed, access to parameter values, alias information, device sizes, attributes etc. is limited. The simulator will not be able to find node names that have been merged(aliased). The following are some configuration commands that will be affected during interactive mode: get_mos_info, set_mos_width, iset_mos_width, set_mos_length,  iset_mos_length. This will not affect the simulation accuracy in any way. 
WARNING:NanoSim:0x2110925a:There are 1 DANGLING nodes. Please view the file result/testbench128x256.dng for the node names 

# of CMOS elements                                        :       204373
# of resistors                                            :         1261
# of independent sources                                  :            1
# of stimulus elements                                    :            1
# of elements                                             :       205636
# of used elements                                        :       205636
# of nodes                                                :        70791
# of subckt                                               :           56
# of top-level instances                                  :           56
# of capacitors from netlist                              :         2522
     # of Ground CAPS from netlist                        :         2522
     # of Coupling CAPS from netlist                      :            0


Circuit partitioning ...

Among 1127 stages, there are: 
        1126 pwl stages 
           0 grouped pwl stages
           1 analog stages 
           0 NR stages 
           0 grouped analog stages
           0 rc stages 
           0 ud stages 
           0 ADFMI functional model stages
        2105 nodes in the largest pwl stage
           0 nodes in the largest digital stage

        1092 stages (1092 pwl/analog stages) with 0-9 nodes
           2 stages (2 pwl/analog stages) with 100-149 nodes
           1 stages (1 PWL stages) with 350-399 nodes
          32 stages (32 PWL stages) with 2100-2149 nodes


Among 70791 nodes, there are: 
       70787 pwl nodes
           4 analog (accurate) nodes
           0 rc nodes
           0 ud nodes

           0 cut nodes 
           0 mem_cut nodes 
         388 no_clamp nodes 
       70742 nodes in stages
           5 voltage source nodes
           4 constant nodes
           0 NR nodes

Among 205636 elements, there are: 
      205634 elements in stages
      205633 pwl elements 
           0 synchronous elements 
           0 SMS elements 
           1 analog (accurate) elements
           0 rc elements 
           0 ud elements 
           0 ADFMI functional model elements 
           0 VERILOGA model elements 
           0 behavioral model elements 

           0 mna elements
           0 NR elements
           0 mos transistors identified as keepers
        4656 mos transistors need Subthreshold current
           0 keepers removed
           0 keepers reduced


Circuit partitioning took 3.100 s
Constructing matrix ...
Matrix ordering and construction took 0.510 s


After reading configuration file(s), 70812 signals are identified to be printed:
       70791 logic signals
          21 voltage signals

Statistics of memory used for signal printing:
     3408568 bytes allocated in total, including:
           3408568 bytes allocated for node current/voltage/logic signals
Levelizing stages ...
Levelizing stages took 0.060 s
DC initialization ...
WARNING:NanoSim:0x2110e4b1:There are 1 DANGLING nodes which have been set to 0.0 volt by the simulator before DC initialization. Please view the file result/testbench128x256.dcu for the node names. 

Finishing initialization (level 0 -- 31)
35 dynamic stages assigned in DC Initialization

Number of residual dc events scheduled          : 0
Number of ic nodes scheduled                    : 1
DC initialization took 0.870 s

Simulation begins in pwl mode ...
Simulation ends at 70.000 ns

Simulation took 6.360 s

Simulation time resolution                      : 1.000e-02 ns
Print time resolution                           : 1.000e-02 ns
Number of PWL matrix solutions                  : 270881
Number of PWL MOS model lookups                 : 1082317
Number of time steps                            : 270881
Number of iterations                            : 0
Number of rejected time steps                   : 1046

Global simulation parameters used:

SPD            0.18V     ASPD           0.09V
SIM_DESV       0.18V     SIM_AESV       0.09V
VDS_MIN  6.63729e-06V     AVDS_MIN      1e-08V
SSC (steady state current)      0.0001mA
SUBI (subthreshold current)      0.001mA
DC CURRENT                       0.001mA

	      22.0 real	      20.1 user	       0.7 sys

Signal data is saved in result/testbench128x256.fsdb

No errors reported in the .err file (result/testbench128x256.err)

