---
MainSourceFile:  'D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_26_1:  '
    FileOffset:      26
    FilePath:        'D:\code\pp4fpga\project1\fir11\fir.cpp'
    Replacements:    
      - FilePath:        'D:\code\pp4fpga\project1\fir11\solution1\.autopilot\db\fir.pp.0.cpp'
        Offset:          10230
        Length:          0
        ReplacementText: 'VITIS_LOOP_26_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_28_2:  '
    FileOffset:      28
    FilePath:        'D:\code\pp4fpga\project1\fir11\fir.cpp'
    Replacements:    
      - FilePath:        'D:\code\pp4fpga\project1\fir11\solution1\.autopilot\db\fir.pp.0.cpp'
        Offset:          10285
        Length:          0
        ReplacementText: 'VITIS_LOOP_28_2: '
...
