
---------- Begin Simulation Statistics ----------
final_tick                                  183322500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852000                       # Number of bytes of host memory used
host_op_rate                                   203335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.23                       # Real time elapsed on the host
host_tick_rate                               82207747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      404970                       # Number of instructions simulated
sim_ops                                        453431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000183                       # Number of seconds simulated
sim_ticks                                   183322500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.068150                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69819                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73441                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4129                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            103466                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                418                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1055                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              637                       # Number of indirect misses.
system.cpu.branchPred.lookups                  137700                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    190686                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   183855                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3068                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     113779                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9569                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           53557                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               405226                       # Number of instructions committed
system.cpu.commit.committedOps                 453687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       282455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.606228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.990454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       107889     38.20%     38.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        63902     22.62%     60.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        50122     17.75%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        20021      7.09%     85.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13739      4.86%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        10149      3.59%     94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2223      0.79%     94.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4841      1.71%     96.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9569      3.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       282455                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7544                       # Number of function calls committed.
system.cpu.commit.int_insts                    391118                       # Number of committed integer instructions.
system.cpu.commit.loads                         53629                       # Number of loads committed
system.cpu.commit.membars                         246                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           11      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           373891     82.41%     82.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             128      0.03%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            375      0.08%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              33      0.01%     82.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              43      0.01%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              44      0.01%     82.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.01%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           53629     11.82%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25468      5.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            453687                       # Class of committed instruction
system.cpu.commit.refs                          79097                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2794                       # Number of committed Vector instructions.
system.cpu.committedInsts                      404970                       # Number of Instructions Simulated
system.cpu.committedOps                        453431                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.905366                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.905366                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 46453                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1089                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                69073                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 528159                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122370                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    116013                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3119                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3575                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2903                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      137700                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     92689                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        153276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         492886                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            99                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    8392                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.375567                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             133198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              78623                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.344310                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             290858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.898672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.699668                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   165827     57.01%     57.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18166      6.25%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23586      8.11%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4789      1.65%     73.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13608      4.68%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    25096      8.63%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3114      1.07%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    19433      6.68%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    17239      5.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               290858                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           75788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3399                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   120384                       # Number of branches executed
system.cpu.iew.exec_nop                           457                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.339016                       # Inst execution rate
system.cpu.iew.exec_refs                        91697                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27638                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15520                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 62237                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                411                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               395                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                29197                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              507274                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 64059                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4555                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                490945                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    135                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7342                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3119                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7633                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           485                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              660                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1238                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8608                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3729                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2277                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1122                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    462043                       # num instructions consuming a value
system.cpu.iew.wb_count                        483617                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.548248                       # average fanout of values written-back
system.cpu.iew.wb_producers                    253314                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.319030                       # insts written-back per cycle
system.cpu.iew.wb_sent                         484747                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   522632                       # number of integer regfile reads
system.cpu.int_regfile_writes                  339652                       # number of integer regfile writes
system.cpu.ipc                               1.104526                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.104526                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                27      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                401034     80.94%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  172      0.03%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 489      0.10%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.01%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   45      0.01%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.01%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  49      0.01%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                65462     13.21%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               28104      5.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 495500                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011499                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3043     53.40%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     53.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.04%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1062     18.64%     72.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1590     27.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 496613                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1279330                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       480369                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            555022                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     506406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    495500                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 411                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           53385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               445                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            144                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        39970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        290858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.703580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.856393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               99708     34.28%     34.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70477     24.23%     58.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               46391     15.95%     74.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               18978      6.52%     80.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20273      6.97%     87.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19860      6.83%     94.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12307      4.23%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1839      0.63%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1025      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          290858                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.351440                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4558                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               8671                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         3248                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5214                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               224                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              296                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                62237                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               29197                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  340129                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1378                       # number of misc regfile writes
system.cpu.numCycles                           366646                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   24147                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                489437                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1805                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   125167                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    345                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                783265                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 520086                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              569734                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    115700                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4434                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3119                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7783                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    80297                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           550633                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14942                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                853                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     13035                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            410                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3680                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       779779                       # The number of ROB reads
system.cpu.rob.rob_writes                     1022921                       # The number of ROB writes
system.cpu.timesIdled                            1224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2814                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     772                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1463                       # Transaction distribution
system.membus.trans_dist::ReadExReq               364                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1463                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       116928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  116928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1889                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2375000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9645000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2016                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1275                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       226176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       150144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 376320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3780     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3781                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5448000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2581500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3023498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  793                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1887                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1094                       # number of overall hits
system.l2.overall_hits::.cpu.data                 793                       # number of overall hits
system.l2.overall_hits::total                    1887                       # number of overall hits
system.l2.demand_misses::.cpu.inst                922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                906                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1828                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               922                       # number of overall misses
system.l2.overall_misses::.cpu.data               906                       # number of overall misses
system.l2.overall_misses::total                  1828                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     71033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        143550500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     71033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       143550500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3715                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3715                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.457341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.533255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.492059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.457341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.533255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.492059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78652.386117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78402.869757                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78528.719912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78652.386117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78402.869757                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78528.719912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     61973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125280500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     61973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125280500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.457341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.533255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.492059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.457341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.533255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.492059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68663.232104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68402.869757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68534.190372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68663.232104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68402.869757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68534.190372                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1519                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1519                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1519                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1519                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    60                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 364                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     28325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      28325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.858491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77815.934066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77815.934066                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.858491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67815.934066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67815.934066                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.457341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.457341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78652.386117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78652.386117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.457341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.457341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68663.232104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68663.232104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.425098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.425098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78797.047970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78797.047970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.425098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.425098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68797.047970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68797.047970                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1178000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1178000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.939394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1317.558633                       # Cycle average of tags in use
system.l2.tags.total_refs                        6500                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.462973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.469642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       630.800844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       649.288147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.040209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057159                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     54381                       # Number of tag accesses
system.l2.tags.data_accesses                    54381                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          58944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          57984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             116928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58944                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1827                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         321531727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316295054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             637826781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    321531727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        321531727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        321531727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316295054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            637826781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15791750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50048000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8643.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27393.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.685358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.452775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.482026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          108     33.64%     33.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     20.56%     54.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33     10.28%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      7.48%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.74%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.74%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      3.43%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.49%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47     14.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          321                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 116928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  116928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       637.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    637.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     183238500                       # Total gap between requests
system.mem_ctrls.avgGap                     100294.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        57984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 321531726.874769866467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 316295053.798633515835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25414250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24633750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27594.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27189.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4441080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         50076210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         28226400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           98086155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.047007                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     72979250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    104363250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               812130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8603700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         41253180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         35656320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          102039990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.614655                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     92354250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     84988250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        90381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            90381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        90381                       # number of overall hits
system.cpu.icache.overall_hits::total           90381                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2307                       # number of overall misses
system.cpu.icache.overall_misses::total          2307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    104905000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104905000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    104905000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104905000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45472.475076                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45472.475076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45472.475076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45472.475076                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1298                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    99.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1519                       # number of writebacks
system.cpu.icache.writebacks::total              1519                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2016                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2016                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2016                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2016                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87147000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87147000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021750                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021750                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43227.678571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43227.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43227.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43227.678571                       # average overall mshr miss latency
system.cpu.icache.replacements                   1519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        90381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           90381                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    104905000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104905000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45472.475076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45472.475076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43227.678571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43227.678571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.164088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               92396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2015                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.854094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.164088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            187391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           187391                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        79115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            79115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        79135                       # number of overall hits
system.cpu.dcache.overall_hits::total           79135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5592                       # number of overall misses
system.cpu.dcache.overall_misses::total          5592                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    264609670                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    264609670                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    264609670                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    264609670                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84727                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.065994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47336.255814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47336.255814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47319.325823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47319.325823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               504                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.200397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          647                       # number of writebacks
system.cpu.dcache.writebacks::total               647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3829                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1763                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1763                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     83739436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83739436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     83924436                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     83924436                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47552.206701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47552.206701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47603.196824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47603.196824                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        56252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           56252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    137707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    137707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42686.763794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42686.763794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52124500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52124500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41010.621558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41010.621558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124983722                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124983722                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54246.407118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54246.407118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     29756488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29756488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69201.134884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69201.134884                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           22                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           22                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1918448                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1918448                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31974.133333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31974.133333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1858448                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1858448                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30974.133333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30974.133333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          260                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          260                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015152                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015152                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.416090                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               81406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1765                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.122380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.416090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            172239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           172239                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    183322500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    183322500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
