
*** Running vivado
    with args -log CS_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CS_TOP.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CS_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 489.281 ; gain = 178.805
Command: synth_design -top CS_TOP -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1367.957 ; gain = 439.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CS_TOP' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ETH_TOP.v:22]
INFO: [Synth 8-6157] synthesizing module 'ETH' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_communicate.v:22]
INFO: [Synth 8-6157] synthesizing module 'TLD_TWO' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/TLD_TWO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TLD_TWO' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/TLD_TWO.v:21]
INFO: [Synth 8-6157] synthesizing module 'TLD_TWO_8' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/TLD_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TLD_TWO_8' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/TLD_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'FRC' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:2]
	Parameter DATA_NUMBER_32 bound to: 8'b00010010 
INFO: [Synth 8-6157] synthesizing module 'F_W' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_W.v:21]
	Parameter DATA_NUMBER_32 bound to: 8'b00010010 
INFO: [Synth 8-6155] done synthesizing module 'F_W' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_W.v:21]
INFO: [Synth 8-6157] synthesizing module 'F_R' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_R.v:21]
	Parameter DATA_NUMBER_32 bound to: 8'b00010010 
INFO: [Synth 8-6155] done synthesizing module 'F_R' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_R.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'F_C' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_C.v:24]
INFO: [Synth 8-6155] done synthesizing module 'F_C' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_C.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FRC' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_recive_contral.v:2]
INFO: [Synth 8-6157] synthesizing module 'FSC' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_send_contral.v:22]
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6157] synthesizing module 'F_S_W' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_S_W.v:23]
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6155] done synthesizing module 'F_S_W' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_S_W.v:23]
INFO: [Synth 8-6157] synthesizing module 'F_S_R' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_S_R.v:23]
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6155] done synthesizing module 'F_S_R' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/F_S_R.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FSC' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/fifo_send_contral.v:22]
INFO: [Synth 8-6157] synthesizing module 'ETHTOP' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_top.v:22]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/gmii_to_rgmii.v:23]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/rgmii_rx.v:2]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75605]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75605]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/rgmii_rx.v:48]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/rgmii_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/rgmii_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/rgmii_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/gmii_to_rgmii.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/arp.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp.v:22]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_rx.v:22]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
	Parameter DATA_SEND_NUMBER_8 bound to: 15'b000001111010000 
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp.v:22]
INFO: [Synth 8-6157] synthesizing module 'eth_ctrl' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eth_ctrl' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ETHTOP' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'W32T8' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/width_32_to_8.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/width_32_to_8.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/width_32_to_8.v:82]
INFO: [Synth 8-6155] done synthesizing module 'W32T8' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/width_32_to_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ETH' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/eth_communicate.v:22]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/DECDDE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/DECDDE.v:23]
INFO: [Synth 8-6157] synthesizing module 'WC' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/WC.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEDD' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/ED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SEDD' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/ED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WC' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/WC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'count_read_data' does not match port width (9) of module 'WC' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ETH_TOP.v:160]
INFO: [Synth 8-6157] synthesizing module 'SST' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/SST.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAC' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/AC.v:23]
	Parameter SOURCE_FREQUENCY0 bound to: 8'b00000000 
	Parameter SOURCE_FREQUENCY1 bound to: 8'b00000001 
	Parameter SOURCE_FREQUENCY2 bound to: 8'b00000011 
	Parameter SOURCE_FREQUENCY3 bound to: 8'b00000111 
	Parameter MOVE bound to: 9'b000001010 
INFO: [Synth 8-226] default block is never used [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/AC.v:67]
INFO: [Synth 8-6155] done synthesizing module 'RAC' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/AC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SST' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/SST.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDA' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ADDA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ADDA' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ADDA.v:21]
INFO: [Synth 8-6157] synthesizing module 'ENCODE' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ENCODE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ENCODE' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ENCODE.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/.Xil/Vivado-18172-xie/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CS_TOP' (0#1) [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/new/ETH_TOP.v:22]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/udp_tx.v:202]
WARNING: [Synth 8-6014] Unused sequential element cnt2_reg was removed.  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/sours/width_32_to_8.v:78]
WARNING: [Synth 8-7137] Register a2_reg in module SEDD has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/ED.v:34]
WARNING: [Synth 8-6014] Unused sequential element freq_select_reg was removed.  [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/sources_1/imports/new/AC.v:52]
WARNING: [Synth 8-7129] Port ad0_write_data[1] in module ADDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad0_write_data[0] in module ADDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_write_data[1] in module ADDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_write_data[0] in module ADDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port source_write_valid in module SST is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_read_ready in module F_S_R is either unconnected or has no load
WARNING: [Synth 8-7129] Port types_read_ready in module ETH is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.770 ; gain = 582.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.770 ; gain = 582.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.770 ; gain = 582.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1511.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U_ETH/U_FSC/fifo_send_'
Finished Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U_ETH/U_FSC/fifo_send_'
Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'U_ETH/U_FRC/fifo_recive'
Finished Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'U_ETH/U_FRC/fifo_recive'
Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'U_SST/your_instance_name'
Finished Parsing XDC File [c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'U_SST/your_instance_name'
Parsing XDC File [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/constrs_1/new/xcd.xdc]
Finished Parsing XDC File [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/constrs_1/new/xcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.srcs/constrs_1/new/xcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CS_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CS_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1567.934 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U_SST/your_instance_name' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/xie/Desktop/cable_sample_board/cable_sample_board.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for U_ETH/U_FSC/fifo_send_. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_ETH/U_FRC/fifo_recive. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_SST/your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'F_W'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'F_R'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'F_S_W'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'F_S_R'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'DECODE'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'ADDA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    FREE |                              001 |                              001
                    DELY |                              010 |                              010
              FIFO_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'F_W'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    FREE |                              001 |                              001
                    DELY |                              010 |                              010
               FIFO_READ |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'F_R'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    FREE |                              001 |                              001
                    DELY |                              010 |                              010
              FIFO_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'F_S_W'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    FREE |                              001 |                              001
                    DELY |                              010 |                              010
               FIFO_READ |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'F_S_R'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
               st_rx_end |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
                  st_crc |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                          0000001
             st_preamble |                              001 |                          0000010
             st_eth_head |                              010 |                          0000100
              st_ip_head |                              011 |                          0001000
             st_udp_head |                              100 |                          0010000
              st_rx_data |                              101 |                          0100000
               st_rx_crc |                              110 |                          1000000
               st_rx_end |                              111 |                          1000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
            st_check_sum |                          0000010 |                          0000010
             st_preamble |                          0000100 |                          0000100
             st_eth_head |                          0001000 |                          0001000
              st_ip_head |                          0010000 |                          0010000
              st_tx_data |                          0100000 |                          0100000
                  st_crc |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000001 |                         00000000
                 iSTATE2 |                           000010 |                         00000001
                 iSTATE3 |                           000100 |                         00000010
                 iSTATE4 |                           001000 |                         00000011
                 iSTATE0 |                           010000 |                         00000100
*
                  iSTATE |                           100000 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'DECODE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    FREE |                              001 |                              001
                    DELY |                              010 |                              010
               AD_SAMPLE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'ADDA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  10 Input   20 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 18    
	   6 Input      1 Bit         XORs := 21    
	   8 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 21    
	  10 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 9     
	  12 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 20    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 86    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 73    
+---Muxes : 
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 12    
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 6     
	   8 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 9     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 41    
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 4     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 35    
	   4 Input    3 Bit        Muxes := 10    
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 98    
	   5 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design CS_TOP has port ad0_write_oe driven by constant 0
WARNING: [Synth 8-3917] design CS_TOP has port ad1_write_oe driven by constant 0
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port types_read_ready in module ETH is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad0_write_data[1] in module CS_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad0_write_data[0] in module CS_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_write_data[1] in module CS_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_write_data[0] in module CS_TOP is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (U_DECODE/FSM_onehot_cnt_reg[5]) is unused and will be removed from module CS_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_1 |         1|
|3     |fifo_generator_0 |         1|
|4     |blk_mem_gen_0    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     1|
|2     |clk_wiz        |     1|
|3     |fifo_generator |     2|
|5     |BUFG           |     4|
|6     |BUFIO          |     1|
|7     |CARRY4         |    83|
|8     |IDDR           |     5|
|9     |IDELAYCTRL     |     1|
|10    |IDELAYE2       |     5|
|11    |LUT1           |    67|
|12    |LUT2           |   213|
|13    |LUT3           |   153|
|14    |LUT4           |   247|
|15    |LUT5           |   372|
|16    |LUT6           |   483|
|17    |MUXF7          |     1|
|18    |ODDR           |     5|
|19    |FDCE           |   845|
|20    |FDPE           |   188|
|21    |FDRE           |    42|
|22    |FDSE           |    10|
|23    |IBUF           |    23|
|24    |OBUF           |    20|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1573.418 ; gain = 644.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1573.418 ; gain = 582.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1573.418 ; gain = 644.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1573.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 1ca78fa1
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1573.418 ; gain = 1066.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1573.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xie/Desktop/cable_sample_board/cable_sample_board.runs/synth_1/CS_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CS_TOP_utilization_synth.rpt -pb CS_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 23:07:11 2025...
