
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= ICache[addr]={35,rS,rT,offset}                          Premise(F3)
	S3= GPR[rS]=base                                            Premise(F4)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F5)

IF	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>ICache.IEA                                      Premise(F11)
	S7= ICache.IEA=addr                                         Path(S5,S6)
	S8= ICache.Out={35,rS,rT,offset}                            ICache-Search(S7,S2)
	S9= ICache.Out=>IR_ID.In                                    Premise(F15)
	S10= IR_ID.In={35,rS,rT,offset}                             Path(S8,S9)
	S11= CtrlCP0=0                                              Premise(F24)
	S12= CP0[ASID]=pid                                          CP0-Hold(S0,S11)
	S13= CtrlPC=0                                               Premise(F28)
	S14= CtrlPCInc=1                                            Premise(F29)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= CtrlIR_ID=1                                            Premise(F34)
	S17= [IR_ID]={35,rS,rT,offset}                              IR_ID-Write(S10,S16)
	S18= CtrlGPR=0                                              Premise(F37)
	S19= GPR[rS]=base                                           GPR-Hold(S3,S18)
	S20= CtrlDMem=0                                             Premise(F60)
	S21= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S4,S20)

ID	S22= IR_ID.Out={35,rS,rT,offset}                            IR-Out(S17)
	S23= IR_ID.Out25_21=rS                                      IR-Out(S17)
	S24= IR_ID.Out15_0=offset                                   IR-Out(S17)
	S25= IR_ID.Out25_21=>GPR.RReg1                              Premise(F111)
	S26= GPR.RReg1=rS                                           Path(S23,S25)
	S27= GPR.Rdata1=base                                        GPR-Read(S26,S19)
	S28= IR_ID.Out15_0=>IMMEXT.In                               Premise(F112)
	S29= IMMEXT.In=offset                                       Path(S24,S28)
	S30= IMMEXT.Out={16{offset[15]},offset}                     IMMEXT(S29)
	S31= GPR.Rdata1=>FU.InID1                                   Premise(F113)
	S32= FU.InID1=base                                          Path(S27,S31)
	S33= FU.OutID1=FU(base)                                     FU-Forward(S32)
	S34= FU.OutID1=>A_EX.In                                     Premise(F115)
	S35= A_EX.In=FU(base)                                       Path(S33,S34)
	S36= IMMEXT.Out=>B_EX.In                                    Premise(F116)
	S37= B_EX.In={16{offset[15]},offset}                        Path(S30,S36)
	S38= IR_ID.Out=>IR_EX.In                                    Premise(F117)
	S39= IR_EX.In={35,rS,rT,offset}                             Path(S22,S38)
	S40= CtrlCP0=0                                              Premise(F122)
	S41= CP0[ASID]=pid                                          CP0-Hold(S12,S40)
	S42= CtrlPC=0                                               Premise(F126)
	S43= CtrlPCInc=0                                            Premise(F127)
	S44= PC[Out]=addr+4                                         PC-Hold(S15,S42,S43)
	S45= CtrlA_EX=1                                             Premise(F136)
	S46= [A_EX]=FU(base)                                        A_EX-Write(S35,S45)
	S47= CtrlB_EX=1                                             Premise(F137)
	S48= [B_EX]={16{offset[15]},offset}                         B_EX-Write(S37,S47)
	S49= CtrlIR_EX=1                                            Premise(F138)
	S50= [IR_EX]={35,rS,rT,offset}                              IR_EX-Write(S39,S49)
	S51= CtrlDMem=0                                             Premise(F158)
	S52= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S21,S51)

EX	S53= A_EX.Out=FU(base)                                      A_EX-Out(S46)
	S54= B_EX.Out={16{offset[15]},offset}                       B_EX-Out(S48)
	S55= IR_EX.Out={35,rS,rT,offset}                            IR_EX-Out(S50)
	S56= A_EX.Out=>ALU.A                                        Premise(F167)
	S57= ALU.A=FU(base)                                         Path(S53,S56)
	S58= B_EX.Out=>ALU.B                                        Premise(F168)
	S59= ALU.B={16{offset[15]},offset}                          Path(S54,S58)
	S60= ALU.Out=FU(base)+{16{offset[15]},offset}               ALU(S57,S59)
	S61= ALU.Out=>ALUOut_MEM.In                                 Premise(F170)
	S62= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}         Path(S60,S61)
	S63= IR_EX.Out=>IR_MEM.In                                   Premise(F171)
	S64= IR_MEM.In={35,rS,rT,offset}                            Path(S55,S63)
	S65= CtrlCP0=0                                              Premise(F174)
	S66= CP0[ASID]=pid                                          CP0-Hold(S41,S65)
	S67= CtrlPC=0                                               Premise(F178)
	S68= CtrlPCInc=0                                            Premise(F179)
	S69= PC[Out]=addr+4                                         PC-Hold(S44,S67,S68)
	S70= CtrlALUOut_MEM=1                                       Premise(F191)
	S71= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}          ALUOut_MEM-Write(S62,S70)
	S72= CtrlIR_MEM=1                                           Premise(F192)
	S73= [IR_MEM]={35,rS,rT,offset}                             IR_MEM-Write(S64,S72)
	S74= CtrlDMem=0                                             Premise(F210)
	S75= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S52,S74)

MEM	S76= CP0.ASID=pid                                           CP0-Read-ASID(S66)
	S77= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Out(S71)
	S78= IR_MEM.Out={35,rS,rT,offset}                           IR_MEM-Out(S73)
	S79= CP0.ASID=>DMMU.PID                                     Premise(F221)
	S80= DMMU.PID=pid                                           Path(S76,S79)
	S81= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F222)
	S82= DMMU.IEA=FU(base)+{16{offset[15]},offset}              Path(S77,S81)
	S83= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}       DMMU-Search(S80,S82)
	S84= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F223)
	S85= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S83,S84)
	S86= IR_MEM.Out=>IR_DMMU1.In                                Premise(F229)
	S87= IR_DMMU1.In={35,rS,rT,offset}                          Path(S78,S86)
	S88= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F230)
	S89= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}       Path(S77,S88)
	S90= CtrlCP0=0                                              Premise(F237)
	S91= CP0[ASID]=pid                                          CP0-Hold(S66,S90)
	S92= CtrlPC=0                                               Premise(F241)
	S93= CtrlPCInc=0                                            Premise(F242)
	S94= PC[Out]=addr+4                                         PC-Hold(S69,S92,S93)
	S95= CtrlDAddrReg_DMMU1=1                                   Premise(F257)
	S96= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S85,S95)
	S97= CtrlIR_DMMU1=1                                         Premise(F261)
	S98= [IR_DMMU1]={35,rS,rT,offset}                           IR_DMMU1-Write(S87,S97)
	S99= CtrlALUOut_DMMU1=1                                     Premise(F267)
	S100= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S89,S99)
	S101= CtrlDMem=0                                            Premise(F273)
	S102= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S75,S101)

MEM(DMMU1)	S103= CP0.ASID=pid                                          CP0-Read-ASID(S91)
	S104= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S96)
	S105= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S106= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S107= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S98)
	S108= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S100)
	S109= CP0.ASID=>DMMU.PID                                    Premise(F287)
	S110= DMMU.PID=pid                                          Path(S103,S109)
	S111= DCache.RLineEA=>DMMU.IEAR                             Premise(F288)
	S112= DMMU.IEAR=DCacheRLineEA()                             Path(S105,S111)
	S113= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S110,S112)
	S114= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F289)
	S115= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S113,S114)
	S116= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F290)
	S117= DMem.MEM8WordWData=DCacheRLineData()                  Path(S106,S116)
	S118= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F291)
	S119= IR_DMMU2.In={35,rS,rT,offset}                         Path(S107,S118)
	S120= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F292)
	S121= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S108,S120)
	S122= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F293)
	S123= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S104,S122)
	S124= CtrlPC=0                                              Premise(F300)
	S125= CtrlPCInc=0                                           Premise(F301)
	S126= PC[Out]=addr+4                                        PC-Hold(S94,S124,S125)
	S127= CtrlDMem=0                                            Premise(F332)
	S128= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S102,S127)
	S129= CtrlDMem8Word=1                                       Premise(F333)
	S130= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Write8Word(S115,S117,S129)
	S131= CtrlIR_DMMU2=1                                        Premise(F334)
	S132= [IR_DMMU2]={35,rS,rT,offset}                          IR_DMMU2-Write(S119,S131)
	S133= CtrlALUOut_DMMU2=1                                    Premise(F335)
	S134= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S121,S133)
	S135= CtrlDAddrReg_DMMU2=1                                  Premise(F336)
	S136= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S123,S135)

MEM(DMMU2)	S137= IR_DMMU2.Out={35,rS,rT,offset}                        IR_DMMU2-Out(S132)
	S138= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S134)
	S139= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S136)
	S140= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F341)
	S141= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S138,S140)
	S142= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F342)
	S143= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S139,S142)
	S144= DMem.MEM8WordOut=>DCache.WData                        Premise(F343)
	S145= DMem.Out=>DR_WB.In                                    Premise(F344)
	S146= IR_DMMU2.Out=>IR_WB.In                                Premise(F345)
	S147= IR_WB.In={35,rS,rT,offset}                            Path(S137,S146)
	S148= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F346)
	S149= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S138,S148)
	S150= CtrlPC=0                                              Premise(F353)
	S151= CtrlPCInc=0                                           Premise(F354)
	S152= PC[Out]=addr+4                                        PC-Hold(S126,S150,S151)
	S153= CtrlDCache=1                                          Premise(F370)
	S154= CtrlIR_WB=1                                           Premise(F374)
	S155= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S147,S154)
	S156= CtrlALUOut_WB=1                                       Premise(F380)
	S157= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S149,S156)
	S158= CtrlDR_WB=1                                           Premise(F381)
	S159= CtrlDMem=0                                            Premise(F385)
	S160= CtrlDMem8Word=0                                       Premise(F386)
	S161= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S130,S160)
	S162= DMem.Out=a                                            DMem-Read(S143,S128,S159,S160)
	S163= DR_WB.In=a                                            Path(S162,S145)
	S164= [DR_WB]=a                                             DR_WB-Write(S163,S158)
	S165= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S143,S128,S159,S160)
	S166= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S165,S144)
	S167= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S141,S166,S153)

WB	S168= IR_WB.Out20_16=rT                                     IR-Out(S155)
	S169= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S157)
	S170= DR_WB.Out=a                                           DR_WB-Out(S164)
	S171= IR_WB.Out20_16=>GPR.WReg                              Premise(F392)
	S172= GPR.WReg=rT                                           Path(S168,S171)
	S173= DR_WB.Out=>MemDataSelL.In                             Premise(F393)
	S174= MemDataSelL.In=a                                      Path(S170,S173)
	S175= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F394)
	S176= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S169,S175)
	S177= MemDataSelL.Out=a                                     MemDataSelL(S174,S176)
	S178= MemDataSelL.Out=>GPR.WData                            Premise(F396)
	S179= GPR.WData=a                                           Path(S177,S178)
	S180= CtrlPC=0                                              Premise(F404)
	S181= CtrlPCInc=0                                           Premise(F405)
	S182= PC[Out]=addr+4                                        PC-Hold(S152,S180,S181)
	S183= CtrlGPR=1                                             Premise(F413)
	S184= GPR[rT]=a                                             GPR-Write(S172,S179,S183)
	S185= CtrlDCache=0                                          Premise(F421)
	S186= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S167,S185)
	S187= CtrlDMem8Word=0                                       Premise(F437)
	S188= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S161,S187)

POST	S182= PC[Out]=addr+4                                        PC-Hold(S152,S180,S181)
	S184= GPR[rT]=a                                             GPR-Write(S172,S179,S183)
	S186= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S167,S185)
	S188= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S161,S187)

