// Seed: 4121129381
`timescale 1ps / 1ps
`define pp_2 0
module module_0 (
    output logic id_0,
    input id_1
);
  logic  id_2 = 1;
  string id_3 = "";
endmodule
`default_nettype wire
