# 5-bit Carry Look Ahead (CLA) Adder Design

## ðŸ“Œ Project Overview
This repository contains the design, simulation, and implementation of a **5-bit Carry Look Ahead (CLA) Adder** using **180nm CMOS technology**. The project encompasses the full VLSI design flow, from transistor-level schematic design to physical layout, post-layout verification, and hardware implementation on FPGA.

The design utilizes a pipelined architecture with D-Flip-Flops at the input and output stages to ensure stable synchronous operation.

## ðŸ“‚ Repository Structure
```text
â”œâ”€â”€ MAGIC/          # Physical layout files (.mag) using SCN6M_DEEP.09 technology
â”œâ”€â”€ NGSPICE/        # Netlists and simulation scripts (.spice, .cir)
â”œâ”€â”€ Verilog/        # Verilog HDL structural description and testbenches
â”œâ”€â”€ 2024102061_VLSI_Project_Report.pdf  # Detailed project report
â””â”€â”€ VLSI_Design 2025 Problem Statement.pdf # Original problem statement