
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `top.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `../provided_modules/inv.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: ../provided_modules/inv.sv
Parsing SystemVerilog input from `../provided_modules/inv.sv' to AST representation.
Storing AST representation for module `$abstract\inv'.
Successfully finished Verilog frontend.

-- Parsing `../provided_modules/dff.sv' using frontend ` -sv' --

3. Executing Verilog-2005 frontend: ../provided_modules/dff.sv
Parsing SystemVerilog input from `../provided_modules/dff.sv' to AST representation.
Storing AST representation for module `$abstract\dff'.
Successfully finished Verilog frontend.

-- Parsing `speedo.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: speedo.sv
Parsing SystemVerilog input from `speedo.sv' to AST representation.
Storing AST representation for module `$abstract\speedo'.
Successfully finished Verilog frontend.

-- Parsing `ringcounter.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: ringcounter.sv
Parsing SystemVerilog input from `ringcounter.sv' to AST representation.
Storing AST representation for module `$abstract\ringcounter'.
Successfully finished Verilog frontend.

-- Parsing `ssd.sv' using frontend ` -sv' --

6. Executing Verilog-2005 frontend: ssd.sv
Parsing SystemVerilog input from `ssd.sv' to AST representation.
Storing AST representation for module `$abstract\ssd'.
Successfully finished Verilog frontend.

-- Parsing `systemsm.sv' using frontend ` -sv' --

7. Executing Verilog-2005 frontend: systemsm.sv
Parsing SystemVerilog input from `systemsm.sv' to AST representation.
Storing AST representation for module `$abstract\systemsm'.
Successfully finished Verilog frontend.

-- Parsing `gpsfixsm.sv' using frontend ` -sv' --

8. Executing Verilog-2005 frontend: gpsfixsm.sv
Parsing SystemVerilog input from `gpsfixsm.sv' to AST representation.
Storing AST representation for module `$abstract\gpsfixsm'.
Successfully finished Verilog frontend.

-- Parsing `debouncer.sv' using frontend ` -sv' --

9. Executing Verilog-2005 frontend: debouncer.sv
Parsing SystemVerilog input from `debouncer.sv' to AST representation.
Storing AST representation for module `$abstract\debouncer'.
Successfully finished Verilog frontend.

-- Parsing `selector.sv' using frontend ` -sv' --

10. Executing Verilog-2005 frontend: selector.sv
Parsing SystemVerilog input from `selector.sv' to AST representation.
Storing AST representation for module `$abstract\selector'.
Successfully finished Verilog frontend.

-- Parsing `uart_rx_alt.sv' using frontend ` -sv' --

11. Executing Verilog-2005 frontend: uart_rx_alt.sv
Parsing SystemVerilog input from `uart_rx_alt.sv' to AST representation.
Storing AST representation for module `$abstract\uart_rx_alt'.
Successfully finished Verilog frontend.

-- Parsing `fifo_1r1w.sv' using frontend ` -sv' --

12. Executing Verilog-2005 frontend: fifo_1r1w.sv
Parsing SystemVerilog input from `fifo_1r1w.sv' to AST representation.
Storing AST representation for module `$abstract\fifo_1r1w'.
Successfully finished Verilog frontend.

-- Parsing `uds_counter.sv' using frontend ` -sv' --

13. Executing Verilog-2005 frontend: uds_counter.sv
Parsing SystemVerilog input from `uds_counter.sv' to AST representation.
Storing AST representation for module `$abstract\uds_counter'.
Successfully finished Verilog frontend.

-- Parsing `ram_1w1r_async.sv' using frontend ` -sv' --

14. Executing Verilog-2005 frontend: ram_1w1r_async.sv
Parsing SystemVerilog input from `ram_1w1r_async.sv' to AST representation.
Storing AST representation for module `$abstract\ram_1w1r_async'.
Successfully finished Verilog frontend.

-- Parsing `ssdflash.sv' using frontend ` -sv' --

15. Executing Verilog-2005 frontend: ssdflash.sv
Parsing SystemVerilog input from `ssdflash.sv' to AST representation.
Storing AST representation for module `$abstract\ssdflash'.
Successfully finished Verilog frontend.

-- Parsing `gpsdecode.sv' using frontend ` -sv' --

16. Executing Verilog-2005 frontend: gpsdecode.sv
Parsing SystemVerilog input from `gpsdecode.sv' to AST representation.
Storing AST representation for module `$abstract\gpsdecode'.
Successfully finished Verilog frontend.

-- Parsing `gpsspeedo.sv' using frontend ` -sv' --

17. Executing Verilog-2005 frontend: gpsspeedo.sv
Parsing SystemVerilog input from `gpsspeedo.sv' to AST representation.
Storing AST representation for module `$abstract\gpsspeedo'.
Successfully finished Verilog frontend.

-- Parsing `kalmanfilter.sv' using frontend ` -sv' --

18. Executing Verilog-2005 frontend: kalmanfilter.sv
Parsing SystemVerilog input from `kalmanfilter.sv' to AST representation.
Storing AST representation for module `$abstract\kalmanfilter'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top.json' --

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

19.3.1. Analyzing design hierarchy..
Top module:  \top

19.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ssdflash'.
Generating RTLIL representation for module `\ssdflash'.
Parameter \width_p = 2

19.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ringcounter'.
Parameter \width_p = 2
Generating RTLIL representation for module `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010'.

19.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ssd'.
Generating RTLIL representation for module `\ssd'.

19.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\gpsfixsm'.
Generating RTLIL representation for module `\gpsfixsm'.
Parameter \width_p = 8

19.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\selector'.
Parameter \width_p = 8
Generating RTLIL representation for module `$paramod\selector\width_p=s32'00000000000000000000000000001000'.
Parameter \width_p = 8
Found cached RTLIL representation for module `$paramod\selector\width_p=s32'00000000000000000000000000001000'.

19.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\kalmanfilter'.
Generating RTLIL representation for module `\kalmanfilter'.

19.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\gpsspeedo'.
Generating RTLIL representation for module `\gpsspeedo'.

19.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\gpsdecode'.
Generating RTLIL representation for module `\gpsdecode'.

19.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx_alt'.
Generating RTLIL representation for module `\uart_rx_alt'.

19.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dff'.
Generating RTLIL representation for module `\dff'.

19.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\inv'.
Generating RTLIL representation for module `\inv'.

19.3.13. Analyzing design hierarchy..
Top module:  \top
Used module:     \ssdflash
Used module:     $paramod\ringcounter\width_p=s32'00000000000000000000000000000010
Used module:     \ssd
Used module:     \gpsfixsm
Used module:     $paramod\selector\width_p=s32'00000000000000000000000000001000
Used module:     \kalmanfilter
Used module:     \gpsspeedo
Used module:     \gpsdecode
Used module:     \uart_rx_alt
Used module:     \dff
Used module:     \inv

19.3.14. Analyzing design hierarchy..
Top module:  \top
Used module:     \ssdflash
Used module:     $paramod\ringcounter\width_p=s32'00000000000000000000000000000010
Used module:     \ssd
Used module:     \gpsfixsm
Used module:     $paramod\selector\width_p=s32'00000000000000000000000000001000
Used module:     \kalmanfilter
Used module:     \gpsspeedo
Used module:     \gpsdecode
Used module:     \uart_rx_alt
Used module:     \dff
Used module:     \inv
Removing unused module `$abstract\kalmanfilter'.
Removing unused module `$abstract\gpsspeedo'.
Removing unused module `$abstract\gpsdecode'.
Removing unused module `$abstract\ssdflash'.
Removing unused module `$abstract\ram_1w1r_async'.
Removing unused module `$abstract\uds_counter'.
Removing unused module `$abstract\fifo_1r1w'.
Removing unused module `$abstract\uart_rx_alt'.
Removing unused module `$abstract\selector'.
Removing unused module `$abstract\debouncer'.
Removing unused module `$abstract\gpsfixsm'.
Removing unused module `$abstract\systemsm'.
Removing unused module `$abstract\ssd'.
Removing unused module `$abstract\ringcounter'.
Removing unused module `$abstract\speedo'.
Removing unused module `$abstract\dff'.
Removing unused module `$abstract\inv'.
Removing unused module `$abstract\top'.
Removed 18 unused modules.

19.4. Executing PROC pass (convert processes to netlists).

19.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

19.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../provided_modules/dff.sv:21$469 in module dff.
Marked 2 switch rules as full_case in process $proc$uart_rx_alt.sv:116$465 in module uart_rx_alt.
Marked 6 switch rules as full_case in process $proc$uart_rx_alt.sv:54$453 in module uart_rx_alt.
Marked 3 switch rules as full_case in process $proc$gpsdecode.sv:384$451 in module gpsdecode.
Marked 6 switch rules as full_case in process $proc$gpsdecode.sv:313$436 in module gpsdecode.
Marked 3 switch rules as full_case in process $proc$gpsdecode.sv:275$433 in module gpsdecode.
Marked 3 switch rules as full_case in process $proc$gpsdecode.sv:238$430 in module gpsdecode.
Marked 4 switch rules as full_case in process $proc$gpsdecode.sv:193$427 in module gpsdecode.
Marked 3 switch rules as full_case in process $proc$gpsdecode.sv:153$425 in module gpsdecode.
Marked 7 switch rules as full_case in process $proc$gpsdecode.sv:0$415 in module gpsdecode.
Marked 1 switch rules as full_case in process $proc$gpsdecode.sv:84$414 in module gpsdecode.
Marked 2 switch rules as full_case in process $proc$gpsspeedo.sv:19$413 in module gpsspeedo.
Marked 1 switch rules as full_case in process $proc$kalmanfilter.sv:26$399 in module kalmanfilter.
Marked 3 switch rules as full_case in process $proc$gpsfixsm.sv:0$395 in module gpsfixsm.
Marked 1 switch rules as full_case in process $proc$gpsfixsm.sv:39$394 in module gpsfixsm.
Marked 1 switch rules as full_case in process $proc$ssd.sv:0$393 in module ssd.
Removed 1 dead cases from process $proc$ssd.sv:0$392 in module ssd.
Marked 1 switch rules as full_case in process $proc$ssd.sv:0$392 in module ssd.
Marked 1 switch rules as full_case in process $proc$ssd.sv:0$390 in module ssd.
Marked 2 switch rules as full_case in process $proc$ringcounter.sv:56$385 in module $paramod\ringcounter\width_p=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$ssdflash.sv:0$383 in module ssdflash.
Marked 2 switch rules as full_case in process $proc$ssdflash.sv:0$383 in module ssdflash.
Removed a total of 2 dead cases.

19.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 33 assignments to connections.

19.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:55$389'.
  Set init value: \counter = 24'000000000000000000000000
Found init rule in `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:0$388'.
  Set init value: \ring_r = 2'01

19.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
Found async reset \rst_i in `\gpsfixsm.$proc$gpsfixsm.sv:39$394'.

19.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~75 debug messages>

19.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\dff.$proc$../provided_modules/dff.sv:21$469'.
     1/1: $0\q_r[0:0]
Creating decoders for process `\uart_rx_alt.$proc$uart_rx_alt.sv:116$465'.
     1/2: $0\rx_valid_r[0:0]
     2/2: $0\data_r[7:0]
Creating decoders for process `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
     1/4: $0\clk_cnt[31:0]
     2/4: $0\data_cnt[3:0]
     3/4: $0\shift_reg[7:0]
     4/4: $0\state_r[1:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:384$451'.
     1/2: $0\valid_r[0:0]
     2/2: $0\ready_r[0:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:313$436'.
     1/1: $0\speed_r[7:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:275$433'.
     1/1: $0\speedindex_r[7:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:238$430'.
     1/1: $0\commaindex_r[7:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:193$427'.
     1/1: $0\msgidmatch_r[0:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:153$425'.
     1/1: $0\msgidindex_r[7:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:0$415'.
     1/7: $7\state_n[2:0]
     2/7: $6\state_n[2:0]
     3/7: $5\state_n[2:0]
     4/7: $4\state_n[2:0]
     5/7: $3\state_n[2:0]
     6/7: $2\state_n[2:0]
     7/7: $1\state_n[2:0]
Creating decoders for process `\gpsdecode.$proc$gpsdecode.sv:84$414'.
     1/1: $0\state_r[2:0]
Creating decoders for process `\gpsspeedo.$proc$gpsspeedo.sv:19$413'.
     1/2: $0\ready_r[0:0]
     2/2: $0\speed_r[7:0]
Creating decoders for process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
     1/6: $0\filtered_data_o[7:0]
     2/6: $0\P_last[15:0]
     3/6: $0\x_est_last[15:0]
     4/6: $1\x_est[15:0]
     5/6: $1\P[15:0]
     6/6: $1\K[15:0]
Creating decoders for process `\gpsfixsm.$proc$gpsfixsm.sv:0$395'.
     1/3: $3\next_state[1:0]
     2/3: $2\next_state[1:0]
     3/3: $1\next_state[1:0]
Creating decoders for process `\gpsfixsm.$proc$gpsfixsm.sv:39$394'.
     1/1: $0\state[1:0]
Creating decoders for process `\ssd.$proc$ssd.sv:0$393'.
     1/1: $1\letter_r[6:0]
Creating decoders for process `\ssd.$proc$ssd.sv:0$392'.
     1/1: $1\num_r[6:0]
Creating decoders for process `\ssd.$proc$ssd.sv:0$390'.
     1/1: $1\ssd_r[6:0]
Creating decoders for process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:55$389'.
Creating decoders for process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:0$388'.
Creating decoders for process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:56$385'.
     1/2: $0\counter[23:0]
     2/2: $0\ring_r[1:0]
Creating decoders for process `\ssdflash.$proc$ssdflash.sv:0$383'.
     1/2: $2\ssd_r[6:0]
     2/2: $1\ssd_r[6:0]

19.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\gpsdecode.\state_n' from process `\gpsdecode.$proc$gpsdecode.sv:0$415'.
No latch inferred for signal `\gpsfixsm.\next_state' from process `\gpsfixsm.$proc$gpsfixsm.sv:0$395'.
No latch inferred for signal `\ssd.\letter_r' from process `\ssd.$proc$ssd.sv:0$393'.
No latch inferred for signal `\ssd.\num_r' from process `\ssd.$proc$ssd.sv:0$392'.
No latch inferred for signal `\ssd.\ssd_r' from process `\ssd.$proc$ssd.sv:0$390'.
No latch inferred for signal `\ssdflash.\ssd_r' from process `\ssdflash.$proc$ssdflash.sv:0$383'.

19.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$874' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$875' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$876' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$877' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$878' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$879' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$880' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$881' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$882' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$883' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$884' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$886' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$888' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$890' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\dff.\q_r' using process `\dff.$proc$../provided_modules/dff.sv:21$469'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\uart_rx_alt.\data_r' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:116$465'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\uart_rx_alt.\rx_valid_r' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:116$465'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\uart_rx_alt.\state_r' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\uart_rx_alt.\shift_reg' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\uart_rx_alt.\data_cnt' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\uart_rx_alt.\clk_cnt' using process `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\gpsdecode.\ready_r' using process `\gpsdecode.$proc$gpsdecode.sv:384$451'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\gpsdecode.\valid_r' using process `\gpsdecode.$proc$gpsdecode.sv:384$451'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\gpsdecode.\speed_r' using process `\gpsdecode.$proc$gpsdecode.sv:313$436'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\gpsdecode.\speedindex_r' using process `\gpsdecode.$proc$gpsdecode.sv:275$433'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\gpsdecode.\commaindex_r' using process `\gpsdecode.$proc$gpsdecode.sv:238$430'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\gpsdecode.\msgidmatch_r' using process `\gpsdecode.$proc$gpsdecode.sv:193$427'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\gpsdecode.\msgidindex_r' using process `\gpsdecode.$proc$gpsdecode.sv:153$425'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\gpsdecode.\state_r' using process `\gpsdecode.$proc$gpsdecode.sv:84$414'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\gpsspeedo.\speed_r' using process `\gpsspeedo.$proc$gpsspeedo.sv:19$413'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\gpsspeedo.\ready_r' using process `\gpsspeedo.$proc$gpsspeedo.sv:19$413'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\kalmanfilter.\K' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\kalmanfilter.\P' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\kalmanfilter.\filtered_data_o' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\kalmanfilter.\x_est_last' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\kalmanfilter.\P_last' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\kalmanfilter.\x_est' using process `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\gpsfixsm.\state' using process `\gpsfixsm.$proc$gpsfixsm.sv:39$394'.
  created $adff cell `$procdff$917' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.\ring_r' using process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:56$385'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.\counter' using process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:56$385'.
  created $dff cell `$procdff$919' with positive edge clock.

19.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

19.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 1 empty switch in `\dff.$proc$../provided_modules/dff.sv:21$469'.
Removing empty process `dff.$proc$../provided_modules/dff.sv:21$469'.
Found and cleaned up 3 empty switches in `\uart_rx_alt.$proc$uart_rx_alt.sv:116$465'.
Removing empty process `uart_rx_alt.$proc$uart_rx_alt.sv:116$465'.
Found and cleaned up 7 empty switches in `\uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
Removing empty process `uart_rx_alt.$proc$uart_rx_alt.sv:54$453'.
Found and cleaned up 3 empty switches in `\gpsdecode.$proc$gpsdecode.sv:384$451'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:384$451'.
Found and cleaned up 8 empty switches in `\gpsdecode.$proc$gpsdecode.sv:313$436'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:313$436'.
Found and cleaned up 4 empty switches in `\gpsdecode.$proc$gpsdecode.sv:275$433'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:275$433'.
Found and cleaned up 4 empty switches in `\gpsdecode.$proc$gpsdecode.sv:238$430'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:238$430'.
Found and cleaned up 4 empty switches in `\gpsdecode.$proc$gpsdecode.sv:193$427'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:193$427'.
Found and cleaned up 3 empty switches in `\gpsdecode.$proc$gpsdecode.sv:153$425'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:153$425'.
Found and cleaned up 7 empty switches in `\gpsdecode.$proc$gpsdecode.sv:0$415'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:0$415'.
Found and cleaned up 1 empty switch in `\gpsdecode.$proc$gpsdecode.sv:84$414'.
Removing empty process `gpsdecode.$proc$gpsdecode.sv:84$414'.
Found and cleaned up 2 empty switches in `\gpsspeedo.$proc$gpsspeedo.sv:19$413'.
Removing empty process `gpsspeedo.$proc$gpsspeedo.sv:19$413'.
Found and cleaned up 1 empty switch in `\kalmanfilter.$proc$kalmanfilter.sv:26$399'.
Removing empty process `kalmanfilter.$proc$kalmanfilter.sv:26$399'.
Found and cleaned up 3 empty switches in `\gpsfixsm.$proc$gpsfixsm.sv:0$395'.
Removing empty process `gpsfixsm.$proc$gpsfixsm.sv:0$395'.
Removing empty process `gpsfixsm.$proc$gpsfixsm.sv:39$394'.
Found and cleaned up 1 empty switch in `\ssd.$proc$ssd.sv:0$393'.
Removing empty process `ssd.$proc$ssd.sv:0$393'.
Found and cleaned up 1 empty switch in `\ssd.$proc$ssd.sv:0$392'.
Removing empty process `ssd.$proc$ssd.sv:0$392'.
Found and cleaned up 1 empty switch in `\ssd.$proc$ssd.sv:0$390'.
Removing empty process `ssd.$proc$ssd.sv:0$390'.
Removing empty process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:55$389'.
Removing empty process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:0$388'.
Found and cleaned up 2 empty switches in `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:56$385'.
Removing empty process `$paramod\ringcounter\width_p=s32'00000000000000000000000000000010.$proc$ringcounter.sv:56$385'.
Found and cleaned up 2 empty switches in `\ssdflash.$proc$ssdflash.sv:0$383'.
Removing empty process `ssdflash.$proc$ssdflash.sv:0$383'.
Cleaned up 76 empty switches.

19.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module inv.
Optimizing module dff.
Optimizing module uart_rx_alt.
<suppressed ~9 debug messages>
Optimizing module gpsdecode.
<suppressed ~6 debug messages>
Optimizing module gpsspeedo.
Optimizing module kalmanfilter.
<suppressed ~5 debug messages>
Optimizing module $paramod\selector\width_p=s32'00000000000000000000000000001000.
Optimizing module gpsfixsm.
<suppressed ~2 debug messages>
Optimizing module ssd.
<suppressed ~1 debug messages>
Optimizing module $paramod\ringcounter\width_p=s32'00000000000000000000000000000010.
Optimizing module ssdflash.
<suppressed ~4 debug messages>
Optimizing module top.

19.5. Executing FLATTEN pass (flatten design).
Deleting now unused module inv.
Deleting now unused module dff.
Deleting now unused module uart_rx_alt.
Deleting now unused module gpsdecode.
Deleting now unused module gpsspeedo.
Deleting now unused module kalmanfilter.
Deleting now unused module $paramod\selector\width_p=s32'00000000000000000000000000001000.
Deleting now unused module gpsfixsm.
Deleting now unused module ssd.
Deleting now unused module $paramod\ringcounter\width_p=s32'00000000000000000000000000000010.
Deleting now unused module ssdflash.
<suppressed ~13 debug messages>

19.6. Executing TRIBUF pass.

19.7. Executing DEMINOUT pass (demote inout ports to input or output).

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

19.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 169 unused wires.
<suppressed ~19 debug messages>

19.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\txdebug_o is used but has no driver.
Warning: Wire top.\txd_o is used but has no driver.
Warning: Wire top.\led_o [3] is used but has no driver.
Found and reported 3 problems.

19.11. Executing OPT pass (performing simple optimizations).

19.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

19.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\gpsdecode_inst.$procmux$725.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$728.
    dead port 2/2 on $mux $flatten\gpsdecode_inst.$procmux$736.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$739.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$749.
    dead port 2/2 on $mux $flatten\gpsdecode_inst.$procmux$751.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$754.
    dead port 2/2 on $mux $flatten\gpsdecode_inst.$procmux$763.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$766.
    dead port 2/2 on $mux $flatten\gpsdecode_inst.$procmux$776.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$779.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$789.
    dead port 1/2 on $mux $flatten\gpsdecode_inst.$procmux$792.
    dead port 2/2 on $mux $flatten\gpsfixsm_inst.$procmux$831.
    dead port 2/2 on $mux $flatten\gpsfixsm_inst.$procmux$838.
    dead port 1/2 on $mux $flatten\ssdflash_inst.$procmux$869.
Removed 16 multiplexer ports.
<suppressed ~27 debug messages>

19.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\gpsdecode_inst.$procmux$615: { $flatten\gpsdecode_inst.$procmux$609_CMP $auto$opt_reduce.cc:134:opt_pmux$921 }
    New ctrl vector for $pmux cell $flatten\gpsdecode_inst.$procmux$631: { $flatten\gpsdecode_inst.$procmux$640_CMP $flatten\gpsdecode_inst.$procmux$639_CMP $flatten\gpsdecode_inst.$procmux$638_CMP $flatten\gpsdecode_inst.$procmux$637_CMP $flatten\gpsdecode_inst.$procmux$636_CMP $flatten\gpsdecode_inst.$procmux$635_CMP $flatten\gpsdecode_inst.$procmux$634_CMP $flatten\gpsdecode_inst.$procmux$633_CMP $flatten\gpsdecode_inst.$procmux$632_CMP }
  Optimizing cells in module \top.
Performed a total of 2 changes.

19.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.11.6. Executing OPT_DFF pass (perform DFF optimizations).

19.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 56 unused wires.
<suppressed ~2 debug messages>

19.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.9. Rerunning OPT passes. (Maybe there is more to do..)

19.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

19.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.11.13. Executing OPT_DFF pass (perform DFF optimizations).

19.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.11.16. Finished OPT passes. (There is nothing left to do.)

19.12. Executing FSM pass (extract and optimize FSM).

19.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.gpsdecode_inst.state_r.
Not marking top.gpsfixsm_inst.state as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register top.uart_rx_alt_inst.state_r.

19.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\gpsdecode_inst.state_r' from module `\top'.
  found $dff cell for state register: $flatten\gpsdecode_inst.$procdff$908
  root of input selection tree: $flatten\gpsdecode_inst.$0\state_r[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \sync_b.q_r
  found ctrl input: $flatten\gpsdecode_inst.$procmux$616_CMP
  found ctrl input: $flatten\gpsdecode_inst.$procmux$609_CMP
  found ctrl input: $flatten\gpsdecode_inst.$procmux$621_CMP
  found ctrl input: $flatten\gpsdecode_inst.$procmux$622_CMP
  found state code: 3'000
  found ctrl input: $flatten\gpsdecode_inst.$eq$gpsdecode.sv:102$416_Y
  found state code: 3'011
  found state code: 3'001
  found ctrl input: $flatten\gpsdecode_inst.$eq$gpsdecode.sv:121$423_Y
  found state code: 3'010
  found state code: 3'100
  found ctrl input: $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:110$419_Y
  found ctrl input: $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:113$422_Y
  found ctrl output: $flatten\gpsdecode_inst.$procmux$622_CMP
  found ctrl output: $flatten\gpsdecode_inst.$procmux$621_CMP
  found ctrl output: $flatten\gpsdecode_inst.$procmux$616_CMP
  found ctrl output: $flatten\gpsdecode_inst.$procmux$609_CMP
  ctrl inputs: { $flatten\gpsdecode_inst.$eq$gpsdecode.sv:102$416_Y $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:110$419_Y $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:113$422_Y $flatten\gpsdecode_inst.$eq$gpsdecode.sv:121$423_Y \sync_b.q_r }
  ctrl outputs: { $flatten\gpsdecode_inst.$0\state_r[2:0] $flatten\gpsdecode_inst.$procmux$609_CMP $flatten\gpsdecode_inst.$procmux$616_CMP $flatten\gpsdecode_inst.$procmux$621_CMP $flatten\gpsdecode_inst.$procmux$622_CMP }
  transition:      3'000 5'0---0 ->      3'000 7'0000001
  transition:      3'000 5'1---0 ->      3'001 7'0010001
  transition:      3'000 5'----1 ->      3'000 7'0000001
  transition:      3'100 5'----0 ->      3'000 7'0000000
  transition:      3'100 5'----1 ->      3'000 7'0000000
  transition:      3'010 5'---00 ->      3'010 7'0101000
  transition:      3'010 5'---10 ->      3'100 7'1001000
  transition:      3'010 5'----1 ->      3'000 7'0001000
  transition:      3'001 5'-00-0 ->      3'001 7'0010010
  transition:      3'001 5'-01-0 ->      3'011 7'0110010
  transition:      3'001 5'-1--0 ->      3'010 7'0100010
  transition:      3'001 5'----1 ->      3'000 7'0000010
  transition:      3'011 5'0---0 ->      3'011 7'0110100
  transition:      3'011 5'1---0 ->      3'001 7'0010100
  transition:      3'011 5'----1 ->      3'000 7'0000100
Extracting FSM `\uart_rx_alt_inst.state_r' from module `\top'.
  found $dff cell for state register: $flatten\uart_rx_alt_inst.$procdff$897
  root of input selection tree: $flatten\uart_rx_alt_inst.$0\state_r[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \sync_b.q_r
  found ctrl input: $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:111$462_Y
  found ctrl input: $flatten\uart_rx_alt_inst.$procmux$545_CMP
  found ctrl input: $flatten\uart_rx_alt_inst.$procmux$549_CMP
  found state code: 2'00
  found ctrl input: $flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455_Y
  found ctrl input: \rxd_i
  found ctrl input: $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:83$457_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\uart_rx_alt_inst.$procmux$549_CMP
  found ctrl output: $flatten\uart_rx_alt_inst.$procmux$545_CMP
  found ctrl output: $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:111$462_Y
  ctrl inputs: { $flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455_Y $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:83$457_Y \sync_b.q_r \rxd_i }
  ctrl outputs: { $flatten\uart_rx_alt_inst.$0\state_r[1:0] $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:111$462_Y $flatten\uart_rx_alt_inst.$procmux$545_CMP $flatten\uart_rx_alt_inst.$procmux$549_CMP }
  transition:       2'00 4'--00 ->       2'01 5'01001
  transition:       2'00 4'--01 ->       2'00 5'00001
  transition:       2'00 4'--1- ->       2'00 5'00001
  transition:       2'10 4'0-00 ->       2'10 5'10100
  transition:       2'10 4'0-01 ->       2'00 5'00100
  transition:       2'10 4'1-0- ->       2'10 5'10100
  transition:       2'10 4'--1- ->       2'00 5'00100
  transition:       2'01 4'000- ->       2'01 5'01010
  transition:       2'01 4'010- ->       2'10 5'10010
  transition:       2'01 4'1-0- ->       2'01 5'01010
  transition:       2'01 4'--1- ->       2'00 5'00010

19.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_rx_alt_inst.state_r$928' from module `\top'.
Optimizing FSM `$fsm$\gpsdecode_inst.state_r$922' from module `\top'.
  Merging pattern 5'----0 and 5'----1 from group (1 0 7'0000000).
  Merging pattern 5'----1 and 5'----0 from group (1 0 7'0000000).

19.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 23 unused cells and 23 unused wires.
<suppressed ~25 debug messages>

19.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\gpsdecode_inst.state_r$922' from module `\top'.
  Removing unused output signal $flatten\gpsdecode_inst.$0\state_r[2:0] [0].
  Removing unused output signal $flatten\gpsdecode_inst.$0\state_r[2:0] [1].
  Removing unused output signal $flatten\gpsdecode_inst.$0\state_r[2:0] [2].
Optimizing FSM `$fsm$\uart_rx_alt_inst.state_r$928' from module `\top'.
  Removing unused output signal $flatten\uart_rx_alt_inst.$0\state_r[1:0] [0].
  Removing unused output signal $flatten\uart_rx_alt_inst.$0\state_r[1:0] [1].

19.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\gpsdecode_inst.state_r$922' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\uart_rx_alt_inst.state_r$928' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

19.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\gpsdecode_inst.state_r$922' from module `top':
-------------------------------------

  Information on FSM $fsm$\gpsdecode_inst.state_r$922 (\gpsdecode_inst.state_r):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \sync_b.q_r
    1: $flatten\gpsdecode_inst.$eq$gpsdecode.sv:121$423_Y
    2: $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:113$422_Y
    3: $flatten\gpsdecode_inst.$logic_and$gpsdecode.sv:110$419_Y
    4: $flatten\gpsdecode_inst.$eq$gpsdecode.sv:102$416_Y

  Output signals:
    0: $flatten\gpsdecode_inst.$procmux$622_CMP
    1: $flatten\gpsdecode_inst.$procmux$621_CMP
    2: $flatten\gpsdecode_inst.$procmux$616_CMP
    3: $flatten\gpsdecode_inst.$procmux$609_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0---0   ->     0 4'0001
      1:     0 5'----1   ->     0 4'0001
      2:     0 5'1---0   ->     3 4'0001
      3:     1 5'-----   ->     0 4'0000
      4:     2 5'----1   ->     0 4'1000
      5:     2 5'---10   ->     1 4'1000
      6:     2 5'---00   ->     2 4'1000
      7:     3 5'----1   ->     0 4'0010
      8:     3 5'-1--0   ->     2 4'0010
      9:     3 5'-00-0   ->     3 4'0010
     10:     3 5'-01-0   ->     4 4'0010
     11:     4 5'----1   ->     0 4'0100
     12:     4 5'1---0   ->     3 4'0100
     13:     4 5'0---0   ->     4 4'0100

-------------------------------------

FSM `$fsm$\uart_rx_alt_inst.state_r$928' from module `top':
-------------------------------------

  Information on FSM $fsm$\uart_rx_alt_inst.state_r$928 (\uart_rx_alt_inst.state_r):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rxd_i
    1: \sync_b.q_r
    2: $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:83$457_Y
    3: $flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455_Y

  Output signals:
    0: $flatten\uart_rx_alt_inst.$procmux$549_CMP
    1: $flatten\uart_rx_alt_inst.$procmux$545_CMP
    2: $flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:111$462_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--01   ->     0 3'001
      1:     0 4'--1-   ->     0 3'001
      2:     0 4'--00   ->     2 3'001
      3:     1 4'0-01   ->     0 3'100
      4:     1 4'--1-   ->     0 3'100
      5:     1 4'0-00   ->     1 3'100
      6:     1 4'1-0-   ->     1 3'100
      7:     2 4'--1-   ->     0 3'010
      8:     2 4'010-   ->     1 3'010
      9:     2 4'000-   ->     2 3'010
     10:     2 4'1-0-   ->     2 3'010

-------------------------------------

19.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\gpsdecode_inst.state_r$922' from module `\top'.
Mapping FSM `$fsm$\uart_rx_alt_inst.state_r$928' from module `\top'.

19.13. Executing OPT pass (performing simple optimizations).

19.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

19.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

19.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

19.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\uart_rx_alt_inst.$procdff$900 ($dff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$540_Y, Q = \uart_rx_alt_inst.clk_cnt, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1018 ($sdff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$540_Y, Q = \uart_rx_alt_inst.clk_cnt).
Adding SRST signal on $flatten\uart_rx_alt_inst.$procdff$899 ($dff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$561_Y, Q = \uart_rx_alt_inst.data_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1026 ($sdff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$561_Y, Q = \uart_rx_alt_inst.data_cnt).
Adding SRST signal on $flatten\uart_rx_alt_inst.$procdff$898 ($dff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$575_Y, Q = \uart_rx_alt_inst.shift_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1038 ($sdff) from module top (D = { \rxd_i \uart_rx_alt_inst.shift_reg [7:1] }, Q = \uart_rx_alt_inst.shift_reg).
Adding SRST signal on $flatten\uart_rx_alt_inst.$procdff$896 ($dff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$525_Y, Q = \uart_rx_alt_inst.rx_valid_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1044 ($sdff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$525_Y, Q = \uart_rx_alt_inst.rx_valid_r).
Adding SRST signal on $flatten\uart_rx_alt_inst.$procdff$895 ($dff) from module top (D = $flatten\uart_rx_alt_inst.$procmux$531_Y, Q = \uart_rx_alt_inst.data_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1048 ($sdff) from module top (D = \uart_rx_alt_inst.shift_reg, Q = \uart_rx_alt_inst.data_r).
Adding SRST signal on $flatten\ringcounter_inst.$procdff$919 ($dff) from module top (D = $flatten\ringcounter_inst.$add$ringcounter.sv:65$387_Y [23:0], Q = \ringcounter_inst.counter, rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\ringcounter_inst.$procdff$918 ($dff) from module top (D = $flatten\ringcounter_inst.$procmux$861_Y, Q = \ringcounter_inst.ring_r, rval = 2'01).
Adding EN signal on $auto$ff.cc:266:slice$1053 ($sdff) from module top (D = { \ringcounter_inst.ring_r [0] \ringcounter_inst.ring_r [1] }, Q = \ringcounter_inst.ring_r).
Adding SRST signal on $flatten\kalmanfilter_inst.$procdff$915 ($dff) from module top (D = $flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:39$411_Y [23:8], Q = \kalmanfilter_inst.P_last, rval = 16'0000000100000000).
Adding SRST signal on $flatten\kalmanfilter_inst.$procdff$914 ($dff) from module top (D = $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409_Y, Q = \kalmanfilter_inst.x_est_last, rval = 16'0000000000000000).
Adding SRST signal on $flatten\kalmanfilter_inst.$procdff$913 ($dff) from module top (D = $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409_Y [15:8], Q = \kalmanfilter_inst.filtered_data_o, rval = 8'00000000).
Adding SRST signal on $flatten\gpsspeedo_inst.$procdff$910 ($dff) from module top (D = $flatten\gpsspeedo_inst.$procmux$798_Y, Q = \gpsspeedo_inst.ready_r, rval = 1'0).
Adding SRST signal on $flatten\gpsspeedo_inst.$procdff$909 ($dff) from module top (D = $flatten\gpsspeedo_inst.$procmux$804_Y, Q = \gpsspeedo_inst.speed_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1059 ($sdff) from module top (D = \gpsdecode_inst.speed_r, Q = \gpsspeedo_inst.speed_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$907 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$713_Y, Q = \gpsdecode_inst.msgidindex_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1061 ($sdff) from module top (D = $flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426_Y [7:0], Q = \gpsdecode_inst.msgidindex_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$906 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$701_Y, Q = \gpsdecode_inst.msgidmatch_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1067 ($sdff) from module top (D = 1'1, Q = \gpsdecode_inst.msgidmatch_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$905 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$686_Y, Q = \gpsdecode_inst.commaindex_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1075 ($sdff) from module top (D = $flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432_Y [7:0], Q = \gpsdecode_inst.commaindex_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$904 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$673_Y, Q = \gpsdecode_inst.speedindex_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1083 ($sdff) from module top (D = $flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435_Y [7:0], Q = \gpsdecode_inst.speedindex_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$903 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$660_Y, Q = \gpsdecode_inst.speed_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1091 ($sdff) from module top (D = $flatten\gpsdecode_inst.$procmux$656_Y, Q = \gpsdecode_inst.speed_r).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$902 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$606_Y, Q = \gpsdecode_inst.valid_r, rval = 1'0).
Adding SRST signal on $flatten\gpsdecode_inst.$procdff$901 ($dff) from module top (D = $flatten\gpsdecode_inst.$procmux$615_Y, Q = \gpsdecode_inst.ready_r, rval = 1'0).

19.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 40 unused cells and 57 unused wires.
<suppressed ~41 debug messages>

19.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

19.13.9. Rerunning OPT passes. (Maybe there is more to do..)

19.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

19.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

19.13.13. Executing OPT_DFF pass (perform DFF optimizations).

19.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

19.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.13.16. Rerunning OPT passes. (Maybe there is more to do..)

19.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

19.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.13.20. Executing OPT_DFF pass (perform DFF optimizations).

19.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.13.23. Finished OPT passes. (There is nothing left to do.)

19.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port top.$flatten\ssd_inst.$auto$mem.cc:319:emit$474 ($flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1033 ($ne).
Removed top 3 bits (of 8) from mux cell top.$ternary$top.sv:230$381 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1023 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$982 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$969 ($eq).
Removed top 23 bits (of 32) from mux cell top.$flatten\uart_rx_alt_inst.$procmux$547 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\uart_rx_alt_inst.$eq$uart_rx_alt.sv:83$457 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_rx_alt_inst.$sub$uart_rx_alt.sv:77$456 ($sub).
Removed top 31 bits (of 32) from port A of cell top.$flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455 ($lt).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$997 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$986 ($eq).
Removed top 1 bits (of 11) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1098 ($ne).
Removed top 1 bits (of 8) from mux cell top.$flatten\gpsdecode_inst.$procmux$646 ($pmux).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$640_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$639_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$638_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$637_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$636_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$635_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$634_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$633_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$procmux$632_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:354$449 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:354$449 ($add).
Removed top 28 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:353$448 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:353$448 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:352$447 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:352$447 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:351$446 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:351$446 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:350$445 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:350$445 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:349$444 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:349$444 ($add).
Removed top 30 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:348$443 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:348$443 ($add).
Removed top 30 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:347$442 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:347$442 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:346$441 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:346$441 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:343$439 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:289$434 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:252$431 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:204$429 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:203$428 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426 ($add).
Removed top 6 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:121$423 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\gpsdecode_inst.$gt$gpsdecode.sv:113$421 ($gt).
Removed top 5 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:110$418 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\gpsdecode_inst.$eq$gpsdecode.sv:102$416 ($eq).
Removed top 8 bits (of 32) from port Y of cell top.$flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:39$411 ($mul).
Removed top 23 bits (of 32) from port A of cell top.$flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410 ($sub).
Removed top 15 bits (of 32) from port Y of cell top.$flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410 ($sub).
Removed top 8 bits (of 16) from port B of cell top.$flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409 ($add).
Removed top 8 bits (of 16) from port B of cell top.$flatten\kalmanfilter_inst.$add$kalmanfilter.sv:37$403 ($add).
Removed top 10 bits (of 16) from port B of cell top.$flatten\kalmanfilter_inst.$add$kalmanfilter.sv:34$400 ($add).
Removed top 1 bits (of 2) from mux cell top.$flatten\gpsfixsm_inst.$procmux$836 ($mux).
Removed top 1 bits (of 2) from mux cell top.$flatten\gpsfixsm_inst.$procmux$829 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\gpsfixsm_inst.$eq$gpsfixsm.sv:74$396 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\ssd_inst.$procmux$849_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\ssd_inst.$procmux$848_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\ssd_inst.$procmux$847_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\ssd_inst.$procmux$846_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ringcounter_inst.$add$ringcounter.sv:65$387 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$flatten\ringcounter_inst.$add$ringcounter.sv:65$387 ($add).
Removed top 7 bits (of 24) from port B of cell top.$flatten\ringcounter_inst.$eq$ringcounter.sv:61$386 ($eq).
Removed top 24 bits (of 32) from wire top.$flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426_Y.
Removed top 1 bits (of 2) from wire top.$flatten\gpsfixsm_inst.$2\next_state[1:0].
Removed top 1 bits (of 2) from wire top.$flatten\gpsfixsm_inst.$3\next_state[1:0].
Removed top 8 bits (of 32) from wire top.$flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:39$411_Y.
Removed top 8 bits (of 32) from wire top.$flatten\ringcounter_inst.$add$ringcounter.sv:65$387_Y.
Removed top 28 bits (of 32) from wire top.$flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458_Y.
Removed top 23 bits (of 32) from wire top.$flatten\uart_rx_alt_inst.$procmux$547_Y.

19.15. Executing PEEPOPT pass (run peephole optimizers).

19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

19.17. Executing SHARE pass (SAT-based resource sharing).

19.18. Executing TECHMAP pass (map to technology primitives).

19.18.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

19.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:346$441 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:347$442 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:348$443 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:349$444 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:350$445 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:351$446 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:352$447 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:353$448 ($add).
  creating $macc model for $flatten\gpsdecode_inst.$add$gpsdecode.sv:354$449 ($add).
  creating $macc model for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:34$400 ($add).
  creating $macc model for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:37$403 ($add).
  creating $macc model for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409 ($add).
  creating $macc model for $flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:38$407 ($mul).
  creating $macc model for $flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:39$411 ($mul).
  creating $macc model for $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:38$406 ($sub).
  creating $macc model for $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410 ($sub).
  creating $macc model for $flatten\ringcounter_inst.$add$ringcounter.sv:65$387 ($add).
  creating $macc model for $flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458 ($add).
  creating $macc model for $flatten\uart_rx_alt_inst.$sub$uart_rx_alt.sv:77$456 ($sub).
  creating $alu model for $macc $flatten\uart_rx_alt_inst.$sub$uart_rx_alt.sv:77$456.
  creating $alu model for $macc $flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458.
  creating $alu model for $macc $flatten\ringcounter_inst.$add$ringcounter.sv:65$387.
  creating $alu model for $macc $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410.
  creating $alu model for $macc $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:38$406.
  creating $alu model for $macc $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409.
  creating $alu model for $macc $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:37$403.
  creating $alu model for $macc $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:34$400.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:354$449.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:353$448.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:352$447.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:351$446.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:350$445.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:349$444.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:348$443.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:347$442.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:346$441.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432.
  creating $alu model for $macc $flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426.
  creating $macc cell for $flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:39$411: $auto$alumacc.cc:365:replace_macc$1117
  creating $macc cell for $flatten\kalmanfilter_inst.$mul$kalmanfilter.sv:38$407: $auto$alumacc.cc:365:replace_macc$1118
  creating $alu model for $flatten\gpsdecode_inst.$gt$gpsdecode.sv:113$421 ($gt): new $alu
  creating $alu model for $flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455 ($lt): new $alu
  creating $alu model for $flatten\gpsdecode_inst.$eq$gpsdecode.sv:203$428 ($eq): merged with $flatten\gpsdecode_inst.$gt$gpsdecode.sv:113$421.
  creating $alu cell for $flatten\uart_rx_alt_inst.$lt$uart_rx_alt.sv:76$455: $auto$alumacc.cc:485:replace_alu$1121
  creating $alu cell for $flatten\gpsdecode_inst.$gt$gpsdecode.sv:113$421, $flatten\gpsdecode_inst.$eq$gpsdecode.sv:203$428: $auto$alumacc.cc:485:replace_alu$1126
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:164$426: $auto$alumacc.cc:485:replace_alu$1133
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:253$432: $auto$alumacc.cc:485:replace_alu$1136
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:290$435: $auto$alumacc.cc:485:replace_alu$1139
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:346$441: $auto$alumacc.cc:485:replace_alu$1142
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:347$442: $auto$alumacc.cc:485:replace_alu$1145
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:348$443: $auto$alumacc.cc:485:replace_alu$1148
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:349$444: $auto$alumacc.cc:485:replace_alu$1151
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:350$445: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:351$446: $auto$alumacc.cc:485:replace_alu$1157
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:352$447: $auto$alumacc.cc:485:replace_alu$1160
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:353$448: $auto$alumacc.cc:485:replace_alu$1163
  creating $alu cell for $flatten\gpsdecode_inst.$add$gpsdecode.sv:354$449: $auto$alumacc.cc:485:replace_alu$1166
  creating $alu cell for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:34$400: $auto$alumacc.cc:485:replace_alu$1169
  creating $alu cell for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:37$403: $auto$alumacc.cc:485:replace_alu$1172
  creating $alu cell for $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:38$409: $auto$alumacc.cc:485:replace_alu$1175
  creating $alu cell for $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:38$406: $auto$alumacc.cc:485:replace_alu$1178
  creating $alu cell for $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410: $auto$alumacc.cc:485:replace_alu$1181
  creating $alu cell for $flatten\ringcounter_inst.$add$ringcounter.sv:65$387: $auto$alumacc.cc:485:replace_alu$1184
  creating $alu cell for $flatten\uart_rx_alt_inst.$add$uart_rx_alt.sv:89$458: $auto$alumacc.cc:485:replace_alu$1187
  creating $alu cell for $flatten\uart_rx_alt_inst.$sub$uart_rx_alt.sv:77$456: $auto$alumacc.cc:485:replace_alu$1190
  created 22 $alu and 2 $macc cells.

19.22. Executing OPT pass (performing simple optimizations).

19.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

19.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

19.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1074: { $auto$alumacc.cc:501:replace_alu$1127 $flatten\gpsdecode_inst.$eq$gpsdecode.sv:204$429_Y }
  Optimizing cells in module \top.
Performed a total of 1 changes.

19.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.22.6. Executing OPT_DFF pass (perform DFF optimizations).

19.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

19.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.22.9. Rerunning OPT passes. (Maybe there is more to do..)

19.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

19.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.22.13. Executing OPT_DFF pass (perform DFF optimizations).

19.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.22.16. Finished OPT passes. (There is nothing left to do.)

19.23. Executing MEMORY pass.

19.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

19.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

19.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

19.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472'[0] in module `\top': no output FF found.
Checking read port address `$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472'[0] in module `\top': no address FF found.

19.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

19.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472
<suppressed ~6 debug messages>

19.26. Executing TECHMAP pass (map to technology primitives).

19.26.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

19.26.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

19.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

19.27. Executing ICE40_BRAMINIT pass.

19.28. Executing OPT pass (performing simple optimizations).

19.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~33 debug messages>

19.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1096 ($sdffe) from module top (D = $flatten\gpsdecode_inst.$procmux$656_Y [0], Q = \gpsdecode_inst.speed_r [0]).
Adding EN signal on $auto$ff.cc:266:slice$1096 ($sdffe) from module top (D = $flatten\gpsdecode_inst.$procmux$656_Y [1], Q = \gpsdecode_inst.speed_r [1]).
Adding EN signal on $auto$ff.cc:266:slice$1096 ($sdffe) from module top (D = $flatten\gpsdecode_inst.$procmux$656_Y [2], Q = \gpsdecode_inst.speed_r [2]).

19.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 14 unused wires.
<suppressed ~6 debug messages>

19.28.5. Rerunning OPT passes. (Removed registers in this run.)

19.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

19.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.28.8. Executing OPT_DFF pass (perform DFF optimizations).

19.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

19.28.10. Finished fast OPT passes.

19.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472 in module \top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

19.30. Executing OPT pass (performing simple optimizations).

19.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

19.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1241: { $auto$opt_dff.cc:194:make_patterns_logic$1099 $auto$opt_dff.cc:194:make_patterns_logic$1097 $flatten\gpsdecode_inst.$eq$gpsdecode.sv:289$434_Y $auto$opt_dff.cc:194:make_patterns_logic$1226 \uart_rx_alt_inst.rx_valid_r }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1229: { $auto$opt_dff.cc:194:make_patterns_logic$1220 $auto$opt_dff.cc:194:make_patterns_logic$1099 $auto$opt_dff.cc:194:make_patterns_logic$1097 $flatten\gpsdecode_inst.$eq$gpsdecode.sv:289$434_Y $auto$opt_dff.cc:194:make_patterns_logic$1222 $auto$opt_dff.cc:194:make_patterns_logic$1224 $auto$opt_dff.cc:194:make_patterns_logic$1226 \uart_rx_alt_inst.rx_valid_r }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1236: { $auto$opt_dff.cc:194:make_patterns_logic$1099 $auto$opt_dff.cc:194:make_patterns_logic$1097 $flatten\gpsdecode_inst.$eq$gpsdecode.sv:289$434_Y $auto$opt_dff.cc:194:make_patterns_logic$1222 $auto$opt_dff.cc:194:make_patterns_logic$1226 \uart_rx_alt_inst.rx_valid_r }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][6]$1282:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262
      New ports: A=2'10, B=2'01, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [1:0]
      New connections: $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [6:2] = { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [1:0] 2'00 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][5]$1279:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [0] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [6:4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [2:1] } = { 4'0000 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][4]$1276:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259
      New ports: A=1'0, B=1'1, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259 [4]
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259 [6:5] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][3]$1273:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [1] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [6:4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [2] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [0] } = { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][2]$1270:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256
      New ports: A=2'01, B=2'10, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256 [1:0]
      New connections: $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256 [6:2] = { 3'001 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][1]$1267:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [2] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [6:5] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][0]$1264:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253
      New ports: A=1'0, B=1'1, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0]
      New connections: $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [6:1] = { 1'1 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\gpsdecode_inst.$procmux$646:
      Old ports: A=7'0000000, B=63'000101000101000011110010100001100100111100100011010100001011010, Y=$flatten\gpsdecode_inst.$procmux$646_Y [6:0]
      New ports: A=6'000000, B=54'000101001010001111010100011001011110100011101000101101, Y=$flatten\gpsdecode_inst.$procmux$646_Y [6:1]
      New connections: $flatten\gpsdecode_inst.$procmux$646_Y [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\gpsfixsm_inst.$procmux$841:
      Old ports: A=2'00, B={ 1'0 \onepps_i 1'0 $auto$wreduce.cc:455:run$1111 [0] }, Y=\gpsfixsm_inst.next_state
      New ports: A=1'0, B={ \onepps_i $auto$wreduce.cc:455:run$1111 [0] }, Y=\gpsfixsm_inst.next_state [0]
      New connections: \gpsfixsm_inst.next_state [1] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][3][7]$1285:
      Old ports: A=7'0000110, B=7'0001110, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263
      New ports: A=1'0, B=1'1, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263 [3]
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263 [6:4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263 [2:0] } = 6'000110
    Consolidated identical input bits for $pmux cell $flatten\ssd_inst.$procmux$845:
      Old ports: A=7'1111111, B=28'0001000001100000000101001100, Y=\ssd_inst.letter_r
      New ports: A=5'11111, B=20'01000110000001001100, Y=\ssd_inst.letter_r [4:0]
      New connections: \ssd_inst.letter_r [6:5] = { \ssd_inst.letter_r [2] \ssd_inst.letter_r [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_rx_alt_inst.$procmux$547:
      Old ports: A=9'111010100, B=9'000000000, Y=$auto$wreduce.cc:455:run$1115 [8:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$1115 [2]
      New connections: { $auto$wreduce.cc:455:run$1115 [8:3] $auto$wreduce.cc:455:run$1115 [1:0] } = { $auto$wreduce.cc:455:run$1115 [2] $auto$wreduce.cc:455:run$1115 [2] $auto$wreduce.cc:455:run$1115 [2] 1'0 $auto$wreduce.cc:455:run$1115 [2] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$top.sv:230$381:
      Old ports: A=5'10010, B=5'00000, Y=\selector_msg_inst.bus_i [4:0]
      New ports: A=1'1, B=1'0, Y=\selector_msg_inst.bus_i [1]
      New connections: { \selector_msg_inst.bus_i [4:2] \selector_msg_inst.bus_i [0] } = { \selector_msg_inst.bus_i [1] 3'000 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$1261:
      Old ports: A=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262, B=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251
      New ports: A={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [1] 1'0 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$a$1262 [1:0] }, B={ 1'0 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][3]$b$1263 [3] 2'10 }, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [6] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [1:0] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [5:4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [2] } = { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [0] 1'0 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$b$1251 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$1258:
      Old ports: A=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259, B=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250
      New ports: A={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$a$1259 [4] 2'00 }, B={ 1'0 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][2]$b$1260 [0] }, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250 [4:3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250 [0] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250 [6:5] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250 [2:1] } = { 3'000 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][1]$a$1250 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$1255:
      Old ports: A=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256, B=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248
      New ports: A={ 2'01 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256 [0] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$a$1256 [1:0] }, B={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][1]$b$1257 [1] 1'0 }, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248 [5:3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248 [1:0] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248 [6] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248 [2] } = { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$b$1248 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$1252:
      Old ports: A=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253, B=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254, Y=$memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247
      New ports: A={ 1'1 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] 1'0 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$a$1253 [0] }, B={ 2'01 $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][2][0]$b$1254 [2] 1'0 }, Y={ $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [6:4] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [2] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [0] }
      New connections: { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [3] $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [1] } = { $memory$flatten\ssd_inst.$auto$proc_rom.cc:150:do_switch$472$rdmux[0][1][0]$a$1247 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\selector_msg_inst.$ternary$selector.sv:17$398:
      Old ports: A=\selector_msg_inst.bus_i [3:0], B={ 3'000 \selector_msg_inst.bus_i [4] }, Y=\ssd_inst.showmsg_i
      New ports: A={ \selector_msg_inst.bus_i [1] 1'0 }, B={ 1'0 \selector_msg_inst.bus_i [1] }, Y=\ssd_inst.showmsg_i [1:0]
      New connections: \ssd_inst.showmsg_i [3:2] = 2'00
  Optimizing cells in module \top.
Performed a total of 21 changes.

19.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

19.30.6. Executing OPT_DFF pass (perform DFF optimizations).

19.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

19.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

19.30.9. Rerunning OPT passes. (Maybe there is more to do..)

19.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\ssd_inst.$procmux$845.
Removed 1 multiplexer ports.
<suppressed ~13 debug messages>

19.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\ssd_inst.$procmux$845:
      Old ports: A=5'11111, B=15'010001100000010, Y={ \ssd_inst.letter_r [4:3] \ssd_inst.letter_r [6] \ssd_inst.letter_r [1] \ssd_inst.letter_r [5] }
      New ports: A=4'1111, B=12'010011000010, Y={ \ssd_inst.letter_r [4:3] \ssd_inst.letter_r [1] \ssd_inst.letter_r [5] }
      New connections: \ssd_inst.letter_r [6] = \ssd_inst.letter_r [5]
  Optimizing cells in module \top.
Performed a total of 1 changes.

19.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\gpsfixsm_inst.$procdff$917 ($adff) from module top.

19.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

19.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

19.30.16. Rerunning OPT passes. (Maybe there is more to do..)

19.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

19.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.20. Executing OPT_DFF pass (perform DFF optimizations).

19.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.30.23. Finished OPT passes. (There is nothing left to do.)

19.31. Executing ICE40_WRAPCARRY pass (wrap carries).

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add { $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [31] $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:39$410_Y [15:0] } * { $flatten\kalmanfilter_inst.$add$kalmanfilter.sv:34$400_Y [15:8] $auto$alumacc.cc:501:replace_alu$1173 [15:10] \kalmanfilter_inst.P_last [1:0] } (32x16 bits, unsigned)
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$a2dfbfccaf255934df30ecabbf39af44cb16e7a1\_90_pmux for cells of type $pmux.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_80_ice40_alu for cells of type $alu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_80_ice40_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$0f978e135a9950ac92cec4d77336a602d2f6f112\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
  add $flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404_Y * $flatten\kalmanfilter_inst.$sub$kalmanfilter.sv:38$406_Y (16x16 bits, unsigned)
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_div for cells of type $div.
Using template $paramod$cdae3353b27ab850babf0dd0bd8137257ebea1f2\_80_ice40_alu for cells of type $alu.
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=16:A_WIDTH=16:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=16:A_WIDTH=16:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=16:A_WIDTH=16:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000010000 for cells of type $__div_mod_u.
Using template $paramod$02488ff6fa51b28bbfa470bdd9b0e548b3357746\_80_ice40_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=16:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=16:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=16:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=16:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=17:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=17:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=17:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=17:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=18:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=18:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=18:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=18:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=19:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=19:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=19:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=19:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=20:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=20:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=20:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=20:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=21:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=21:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=21:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=21:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=22:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=22:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=22:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=22:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=23:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=23:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=23:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=23:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=24:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=24:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=24:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=24:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=25:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=25:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=25:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=25:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=26:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=26:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=26:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=26:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=27:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=27:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=27:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=27:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=28:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=28:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=28:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=28:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=29:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=29:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=29:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=29:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=30:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=30:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=30:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=30:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=31:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=31:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=31:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=31:A_WIDTH=16:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$d66a711d7e97d14a7c7a9fd9e900c39b1fc36cfa\_80_ice40_alu for cells of type $alu.
Using template $paramod$8359f4ac8e08a95551ec17e9becbee696d87568d\_80_ice40_alu for cells of type $alu.
Using template $paramod$3e9f586ebf39197c9185418e155ec5725178e703\_80_ice40_alu for cells of type $alu.
Using template $paramod$99f84fe1e34117baf970301335fa146f92b93eb7\_80_ice40_alu for cells of type $alu.
Using template $paramod$10caef7eb223495dec7ca6c51abc18dbd379ce45\_80_ice40_alu for cells of type $alu.
Using template $paramod$6ae352d62dfc78ea1f63c7f3961ba142be4a2f93\_80_ice40_alu for cells of type $alu.
Using template $paramod$7bdc7d89ea9376c9c454fd05d9b64ca6288b61c9\_80_ice40_alu for cells of type $alu.
Using template $paramod$96a374a77d27fe2a5f65189ccd5c4d82c02f3e0c\_80_ice40_alu for cells of type $alu.
Using template $paramod$c01a73249af533291d6c07bc7dff8edfd9012ebf\_80_ice40_alu for cells of type $alu.
Using template $paramod$4dafc65fa46f14914da22e0fac43fee737cf5e98\_80_ice40_alu for cells of type $alu.
Using template $paramod$6514813ccfd0fbcd872b47be16e9bc3f005ba67f\_80_ice40_alu for cells of type $alu.
Using template $paramod$90cb621aa18d0bfc972ff6df82973fce6d62f25a\_80_ice40_alu for cells of type $alu.
Using template $paramod$28a6ec5648d14f65107108cc45dfc9433b8b29ab\_80_ice40_alu for cells of type $alu.
Using template $paramod$1b1e81b08462e7f621826ba0c290068af8e4e550\_80_ice40_alu for cells of type $alu.
Using template $paramod$1c5b0982e801b857faf786570d1281fe30bbf0dc\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~2313 debug messages>

19.33. Executing OPT pass (performing simple optimizations).

19.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4014 debug messages>

19.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3534 debug messages>
Removed a total of 1178 cells.

19.33.3. Executing OPT_DFF pass (perform DFF optimizations).

19.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 390 unused cells and 2176 unused wires.
<suppressed ~391 debug messages>

19.33.5. Finished fast OPT passes.

19.34. Executing ICE40_OPT pass (performing simple optimizations).

19.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1121.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1121.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1126.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1126.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1133.slice[0].carry: CO=\gpsdecode_inst.msgidindex_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1136.slice[0].carry: CO=\gpsdecode_inst.commaindex_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1139.slice[0].carry: CO=\gpsdecode_inst.speedindex_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1142.slice[0].carry: CO=\gpsdecode_inst.speed_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1145.slice[0].carry: CO=\gpsdecode_inst.speed_r [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1148.slice[0].carry: CO=\gpsdecode_inst.speed_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1151.slice[0].carry: CO=\gpsdecode_inst.speed_r [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1154.slice[0].carry: CO=\gpsdecode_inst.speed_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1157.slice[0].carry: CO=\gpsdecode_inst.speed_r [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1160.slice[0].carry: CO=\gpsdecode_inst.speed_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1163.slice[0].carry: CO=\gpsdecode_inst.speed_r [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1166.slice[0].carry: CO=\gpsdecode_inst.speed_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1169.slice[0].carry: CO=\kalmanfilter_inst.P_last [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1178.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1178.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1181.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1181.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1181.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$1181.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1184.slice[0].carry: CO=\ringcounter_inst.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1187.slice[0].carry: CO=\uart_rx_alt_inst.data_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1190.slice[0].carry: CO=\uart_rx_alt_inst.clk_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1468.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[1].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[2].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[3].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[4].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[5].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[6].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[7].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[1].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[3].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[4].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[7].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:375$3488.$auto$alumacc.cc:485:replace_alu$6522.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1181.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6603.$auto$alumacc.cc:485:replace_alu$7941.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6600.$auto$alumacc.cc:485:replace_alu$7972.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6604.$auto$alumacc.cc:485:replace_alu$7937.slice[0].carry: CO=1'1

19.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

19.34.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1943 ($_SDFF_PP0_) from module top (D = $flatten\gpsdecode_inst.$procmux$615.Y_B, Q = \gpsdecode_inst.ready_r, rval = 1'0).

19.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 3 unused wires.
<suppressed ~8 debug messages>

19.34.6. Rerunning OPT passes. (Removed registers in this run.)

19.34.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1468.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[8].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.BB [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6600.$auto$alumacc.cc:485:replace_alu$7972.slice[1].carry: CO=1'1

19.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

19.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

19.34.10. Executing OPT_DFF pass (perform DFF optimizations).

19.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 0 unused wires.
<suppressed ~4 debug messages>

19.34.12. Rerunning OPT passes. (Removed registers in this run.)

19.34.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1468.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[2].carry: CO=1'1

19.34.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

19.34.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

19.34.16. Executing OPT_DFF pass (perform DFF optimizations).

19.34.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 0 unused wires.
<suppressed ~4 debug messages>

19.34.18. Rerunning OPT passes. (Removed registers in this run.)

19.34.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1468.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[3].carry: CO=1'1

19.34.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

19.34.22. Executing OPT_DFF pass (perform DFF optimizations).

19.34.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 0 unused wires.
<suppressed ~4 debug messages>

19.34.24. Rerunning OPT passes. (Removed registers in this run.)

19.34.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1468.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[4].carry: CO=1'1

19.34.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~22 debug messages>

19.34.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

19.34.28. Executing OPT_DFF pass (perform DFF optimizations).

19.34.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 0 unused wires.
<suppressed ~4 debug messages>

19.34.30. Rerunning OPT passes. (Removed registers in this run.)

19.34.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[12].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[5].carry: CO=1'1

19.34.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

19.34.34. Executing OPT_DFF pass (perform DFF optimizations).

19.34.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

19.34.36. Rerunning OPT passes. (Removed registers in this run.)

19.34.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$2611.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[13].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[6].carry: CO=1'1

19.34.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

19.34.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

19.34.40. Executing OPT_DFF pass (perform DFF optimizations).

19.34.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

19.34.42. Rerunning OPT passes. (Removed registers in this run.)

19.34.43. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[14].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[7].carry: CO=1'1

19.34.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

19.34.46. Executing OPT_DFF pass (perform DFF optimizations).

19.34.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

19.34.48. Rerunning OPT passes. (Removed registers in this run.)

19.34.49. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[8].carry: CO=1'1

19.34.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~21 debug messages>

19.34.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

19.34.52. Executing OPT_DFF pass (perform DFF optimizations).

19.34.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

19.34.54. Rerunning OPT passes. (Removed registers in this run.)

19.34.55. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[9].carry: CO=1'1

19.34.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

19.34.58. Executing OPT_DFF pass (perform DFF optimizations).

19.34.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.60. Rerunning OPT passes. (Removed registers in this run.)

19.34.61. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[10].carry: CO=1'1

19.34.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

19.34.64. Executing OPT_DFF pass (perform DFF optimizations).

19.34.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.66. Rerunning OPT passes. (Removed registers in this run.)

19.34.67. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[11].carry: CO=1'1

19.34.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

19.34.70. Executing OPT_DFF pass (perform DFF optimizations).

19.34.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.72. Rerunning OPT passes. (Removed registers in this run.)

19.34.73. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[12].carry: CO=1'1

19.34.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.34.76. Executing OPT_DFF pass (perform DFF optimizations).

19.34.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.78. Rerunning OPT passes. (Removed registers in this run.)

19.34.79. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[13].carry: CO=1'1

19.34.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

19.34.82. Executing OPT_DFF pass (perform DFF optimizations).

19.34.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.84. Rerunning OPT passes. (Removed registers in this run.)

19.34.85. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[14].carry: CO=1'1

19.34.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

19.34.88. Executing OPT_DFF pass (perform DFF optimizations).

19.34.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.90. Rerunning OPT passes. (Removed registers in this run.)

19.34.91. Running ICE40 specific optimizations.

19.34.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.34.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.34.94. Executing OPT_DFF pass (perform DFF optimizations).

19.34.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.34.96. Finished OPT passes. (There is nothing left to do.)

19.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

19.36. Executing TECHMAP pass (map to technology primitives).

19.36.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.36.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~188 debug messages>

19.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

19.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1133.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1136.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1139.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1142.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1145.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1151.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1163.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1169.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1178.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1181.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1181.slice[16].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1184.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1187.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1190.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:363$3481.$auto$alumacc.cc:485:replace_alu$6522.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[11].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[12].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[13].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[14].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[15].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[2].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[3].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[5].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:364$3484.$auto$alumacc.cc:485:replace_alu$6522.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[11].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[12].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[13].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[14].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[11].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[12].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[13].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[11].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[12].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[11].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[10].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[9].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[8].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6603.$auto$alumacc.cc:485:replace_alu$7941.slice[0].carry ($lut).

19.39. Executing ICE40_OPT pass (performing simple optimizations).

19.39.1. Running ICE40 specific optimizations.

19.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1220 debug messages>

19.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~621 debug messages>
Removed a total of 207 cells.

19.39.4. Executing OPT_DFF pass (perform DFF optimizations).

19.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 1353 unused wires.
<suppressed ~33 debug messages>

19.39.6. Rerunning OPT passes. (Removed registers in this run.)

19.39.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[15].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[16].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6603.$auto$alumacc.cc:485:replace_alu$7941.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6607.$auto$alumacc.cc:485:replace_alu$7907.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[15].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[16].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6600.$auto$alumacc.cc:485:replace_alu$7972.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6604.$auto$alumacc.cc:485:replace_alu$7937.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6608.$auto$alumacc.cc:485:replace_alu$7903.slice[0].carry: CO=1'1

19.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

19.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

19.39.10. Executing OPT_DFF pass (perform DFF optimizations).

19.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 0 unused wires.
<suppressed ~3 debug messages>

19.39.12. Rerunning OPT passes. (Removed registers in this run.)

19.39.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[15].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6603.$auto$alumacc.cc:485:replace_alu$7941.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6607.$auto$alumacc.cc:485:replace_alu$7907.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[15].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6600.$auto$alumacc.cc:485:replace_alu$7972.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6604.$auto$alumacc.cc:485:replace_alu$7937.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6608.$auto$alumacc.cc:485:replace_alu$7903.slice[1].carry: CO=1'1

19.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

19.39.16. Executing OPT_DFF pass (perform DFF optimizations).

19.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

19.39.18. Rerunning OPT passes. (Removed registers in this run.)

19.39.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6555.$auto$alumacc.cc:485:replace_alu$8427.slice[15].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6559.$auto$alumacc.cc:485:replace_alu$8381.slice[14].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6563.$auto$alumacc.cc:485:replace_alu$8336.slice[13].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6567.$auto$alumacc.cc:485:replace_alu$8292.slice[12].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [76]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6571.$auto$alumacc.cc:485:replace_alu$8249.slice[11].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [91]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6575.$auto$alumacc.cc:485:replace_alu$8207.slice[10].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [106]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6579.$auto$alumacc.cc:485:replace_alu$8166.slice[9].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [121]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6583.$auto$alumacc.cc:485:replace_alu$8126.slice[8].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [136]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6587.$auto$alumacc.cc:485:replace_alu$8087.slice[7].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [151]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6591.$auto$alumacc.cc:485:replace_alu$8049.slice[6].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [166]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6595.$auto$alumacc.cc:485:replace_alu$8012.slice[5].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [181]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6599.$auto$alumacc.cc:485:replace_alu$7976.slice[4].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [196]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6603.$auto$alumacc.cc:485:replace_alu$7941.slice[3].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [211]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6607.$auto$alumacc.cc:485:replace_alu$7907.slice[2].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [226]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6556.$auto$alumacc.cc:485:replace_alu$8423.slice[15].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6560.$auto$alumacc.cc:485:replace_alu$8377.slice[14].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6564.$auto$alumacc.cc:485:replace_alu$8332.slice[13].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6568.$auto$alumacc.cc:485:replace_alu$8288.slice[12].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [76]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6572.$auto$alumacc.cc:485:replace_alu$8245.slice[11].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [91]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6576.$auto$alumacc.cc:485:replace_alu$8203.slice[10].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [106]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6580.$auto$alumacc.cc:485:replace_alu$8162.slice[9].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [121]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6584.$auto$alumacc.cc:485:replace_alu$8122.slice[8].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [136]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6588.$auto$alumacc.cc:485:replace_alu$8083.slice[7].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [151]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6592.$auto$alumacc.cc:485:replace_alu$8045.slice[6].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [166]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6596.$auto$alumacc.cc:485:replace_alu$8008.slice[5].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [181]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6600.$auto$alumacc.cc:485:replace_alu$7972.slice[4].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [196]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6604.$auto$alumacc.cc:485:replace_alu$7937.slice[3].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [211]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6608.$auto$alumacc.cc:485:replace_alu$7903.slice[2].carry: CO=$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.chaindata [226]

19.39.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

19.39.22. Executing OPT_DFF pass (perform DFF optimizations).

19.39.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

19.39.24. Rerunning OPT passes. (Removed registers in this run.)

19.39.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[19].carry: CO=1'0

19.39.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.28. Executing OPT_DFF pass (perform DFF optimizations).

19.39.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.30. Rerunning OPT passes. (Removed registers in this run.)

19.39.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[20].carry: CO=1'0

19.39.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.34. Executing OPT_DFF pass (perform DFF optimizations).

19.39.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.36. Rerunning OPT passes. (Removed registers in this run.)

19.39.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[21].carry: CO=1'0

19.39.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.40. Executing OPT_DFF pass (perform DFF optimizations).

19.39.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.42. Rerunning OPT passes. (Removed registers in this run.)

19.39.43. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[22].carry: CO=1'0

19.39.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.46. Executing OPT_DFF pass (perform DFF optimizations).

19.39.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.48. Rerunning OPT passes. (Removed registers in this run.)

19.39.49. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[23].carry: CO=1'0

19.39.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.52. Executing OPT_DFF pass (perform DFF optimizations).

19.39.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.54. Rerunning OPT passes. (Removed registers in this run.)

19.39.55. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[24].carry: CO=1'0

19.39.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.58. Executing OPT_DFF pass (perform DFF optimizations).

19.39.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.60. Rerunning OPT passes. (Removed registers in this run.)

19.39.61. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[25].carry: CO=1'0

19.39.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.64. Executing OPT_DFF pass (perform DFF optimizations).

19.39.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.66. Rerunning OPT passes. (Removed registers in this run.)

19.39.67. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[26].carry: CO=1'0

19.39.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.70. Executing OPT_DFF pass (perform DFF optimizations).

19.39.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.72. Rerunning OPT passes. (Removed registers in this run.)

19.39.73. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[27].carry: CO=1'0

19.39.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.76. Executing OPT_DFF pass (perform DFF optimizations).

19.39.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

19.39.78. Rerunning OPT passes. (Removed registers in this run.)

19.39.79. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[28].carry: CO=1'0

19.39.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.39.82. Executing OPT_DFF pass (perform DFF optimizations).

19.39.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

19.39.84. Rerunning OPT passes. (Removed registers in this run.)

19.39.85. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6547.$auto$alumacc.cc:485:replace_alu$8522.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$ge$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:331$6551.$auto$alumacc.cc:485:replace_alu$8474.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6548.$auto$alumacc.cc:485:replace_alu$8518.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.div_mod_u.$sub$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:332$6552.$auto$alumacc.cc:485:replace_alu$8470.slice[29].carry: CO=1'0

19.39.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

19.39.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

19.39.88. Executing OPT_DFF pass (perform DFF optimizations).

19.39.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

19.39.90. Rerunning OPT passes. (Removed registers in this run.)

19.39.91. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1181.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$1181.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1181.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$1181.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:375$3488.$auto$alumacc.cc:485:replace_alu$6522.slice[14].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:375$3488.$auto$alumacc.cc:485:replace_alu$6522.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:375$3488.$auto$alumacc.cc:485:replace_alu$6522.slice[15].carry: CO=$techmap$techmap$flatten\kalmanfilter_inst.$div$kalmanfilter.sv:37$404.div_mod.$neg$/opt/oss-cad-suite/lib/../share/yosys/techmap.v:375$3488.$auto$alumacc.cc:485:replace_alu$6522.C [15]

19.39.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

19.39.94. Executing OPT_DFF pass (perform DFF optimizations).

19.39.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.39.96. Rerunning OPT passes. (Removed registers in this run.)

19.39.97. Running ICE40 specific optimizations.

19.39.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

19.39.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.39.100. Executing OPT_DFF pass (perform DFF optimizations).

19.39.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

19.39.102. Finished OPT passes. (There is nothing left to do.)

19.40. Executing TECHMAP pass (map to technology primitives).

19.40.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

19.41. Executing ABC pass (technology mapping using ABC).

19.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 3116 gates and 3520 wires to a netlist network with 402 inputs and 352 outputs.

19.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1202.
ABC: Participating nodes from both networks       =    2492.
ABC: Participating nodes from the first network   =    1204. (  86.87 % of nodes)
ABC: Participating nodes from the second network  =    1288. (  92.93 % of nodes)
ABC: Node pairs (any polarity)                    =    1203. (  86.80 % of names can be moved)
ABC: Node pairs (same polarity)                   =     923. (  66.59 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1384
ABC RESULTS:        internal signals:     2766
ABC RESULTS:           input signals:      402
ABC RESULTS:          output signals:      352
Removing temp directory.

19.42. Executing ICE40_WRAPCARRY pass (wrap carries).

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 489 unused cells and 1306 unused wires.

19.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1717
  1-LUT              106
  2-LUT              236
  3-LUT              751
  4-LUT              623
  with \SB_CARRY    (#0)  287
  with \SB_CARRY    (#1)  298

Eliminating LUTs.
Number of LUTs:     1665
  1-LUT               83
  2-LUT              230
  3-LUT              737
  4-LUT              615
  with \SB_CARRY    (#0)  287
  with \SB_CARRY    (#1)  298

Combining LUTs.
Number of LUTs:     1571
  1-LUT               73
  2-LUT              198
  3-LUT              608
  4-LUT              692
  with \SB_CARRY    (#0)  287
  with \SB_CARRY    (#1)  298

Eliminated 52 LUTs.
Combined 94 LUTs.
<suppressed ~17322 debug messages>

19.45. Executing TECHMAP pass (map to technology primitives).

19.45.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$1b68650de615b9cedb515eedce2ad9d8474e0454\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111100 for cells of type $lut.
Using template $paramod$23c7856f8fe09e6ea56dcf2a1e5f7e0a08169eea\$lut for cells of type $lut.
Using template $paramod$6ce6c9ed24092f88d858965e9e9a15c5bec9d6d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$6e87a29d18a99caa1dd7167449fef31e04ce86bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$0a14d5e896aa3d4771d458c7bcc847abb47d8244\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$a584b7b837e345f02b84b59cd30fcecc11fb5f26\$lut for cells of type $lut.
Using template $paramod$de78b2126d214ee6993c6519f62c1b9f899cddca\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$b23d677483b69f6b14c095274e3b9f611e152858\$lut for cells of type $lut.
Using template $paramod$3ce92ce1b8476f26a93d3d786217a7382b94be4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000011 for cells of type $lut.
Using template $paramod$7d45bd12c01d1778446c9474bd2c34ae7ad041ca\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$391f41f25d1fefdc245c798e53651a23e79db55a\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$92ae337dcfbfd75c23b894780eb529dcdde84bb2\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$9ea7dbe111aaaec54b6e619c3f635db56cac6ac9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$f68b885f17b14c72d437092fb932e0559426ddc1\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$948dd2ffa030d5b4f89d0bac81e2525d9a86122d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$3d3394a2dba7636f2df80deb551dae557f28c000\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$aa471ad16d82a5785a3cf3d18330169d6ba4059c\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$0cf69d223154b4a6209139daec3524052ac22dd1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$e56d99447d8a3ece8eda45209ed4b9fdcdbf8d26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$1f3b67373a23476b64a6ed61bde9dbe9df1086de\$lut for cells of type $lut.
Using template $paramod$deba17538f4cd4af4a7f03bc51507e8ef8b1d7d8\$lut for cells of type $lut.
Using template $paramod$3c17fcbb332f03cef33f214b93f1f99815920a16\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$2e11c0e004fab0373ef80005c65c968bc830b55a\$lut for cells of type $lut.
Using template $paramod$b66cde2bcb2928dc1b0156b3a12a8631bfc32d9e\$lut for cells of type $lut.
Using template $paramod$ff172dfd2f5fbe9de760fe0ebe2b7c7412eb8835\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$32f5ea57a02a66d26d4a2e3cd7f26ba05fa8bd58\$lut for cells of type $lut.
Using template $paramod$ec37958480699d8ec4c44f21f7d809daea40b1a4\$lut for cells of type $lut.
Using template $paramod$89ce1067ddd7d1b862c35a14cf05e043d151c807\$lut for cells of type $lut.
Using template $paramod$5858bd6d78d6f4fef506811d9419710ec77e5fb5\$lut for cells of type $lut.
Using template $paramod$19232694b104ec9f70ceb28797a5ac59e9b4cb1a\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$1282beb52fbf06cc092828b592fc29f62fa095a2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$c2c7fe860c90cfc70af61d39029863cfb8b6f377\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod$e5cb8e913f4daae476fde2b364998f21967f1f08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$1673286b2d22164567ed07266dbb6815c0416063\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$aa38b4fa8c17a0edbff2dfbd7d7bf3cfafef41ae\$lut for cells of type $lut.
Using template $paramod$c1199f8981eafbdb249b1b209ba0903e3842f9dd\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$98488d0be2bfc1ccdc2c668c3d679844a3572056\$lut for cells of type $lut.
Using template $paramod$e72fdb42ca197ad5cff1662f1129ec4a0bf2d6a0\$lut for cells of type $lut.
Using template $paramod$197077b00c11589fe99760d60a3c06cb8ac7c1e0\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$c1da3356041b5961ce90da692c5d081fa50dcc57\$lut for cells of type $lut.
Using template $paramod$c46e26e5a927423cd46556d9948ab62bff492185\$lut for cells of type $lut.
Using template $paramod$340dfa7205551f8aa11b1fb8b41f95ed63487197\$lut for cells of type $lut.
Using template $paramod$58eeb77235a0ca2f890419ea9319cfc4bcd0f07d\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$b435b4d553b7be7962bf5287c51a9460cfcc2aa3\$lut for cells of type $lut.
Using template $paramod$2e8d89b3cd3f37fec3a3f938603784919402d709\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$041aa1dcdd60d3c4ff6eb6326c9e544a0334c607\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$6c15da6150ce36eeff7fb8c09f7ef22f5448d679\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$c1ecd13b5e2feb77a725850b71cc8207f7841c40\$lut for cells of type $lut.
Using template $paramod$2199ee47fe5c02857125b23d33a41df04b8fe521\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$014b659db5d002405936b374e32d204782099707\$lut for cells of type $lut.
Using template $paramod$21c681aae93c226cfbb227673a4e20ceb48574a6\$lut for cells of type $lut.
Using template $paramod$d9f27eda2527dfc96b6faafb7daca211d693a25f\$lut for cells of type $lut.
Using template $paramod$710e2f28b833d9ff9835883514d3e174c73017ba\$lut for cells of type $lut.
Using template $paramod$9ce3cb48532e1935dedb6055756fefa71d90eef1\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$62b9cc19760df4f05d0c7360b790a1fb852ac400\$lut for cells of type $lut.
Using template $paramod$98d40e23bb57d56e14345fb0942003de3e361f25\$lut for cells of type $lut.
Using template $paramod$eee55e20620c1b30cc2277e2a276139a025adbc8\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$112a685854605873ff736fcd417c16d7e8b48ba4\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$789e2deff5f9b914c17ac1e585f2436280bb156c\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3927 debug messages>
Removed 19 unused cells and 3693 unused wires.

19.46. Executing AUTONAME pass.
Renamed 101234 objects in module top (241 iterations).
<suppressed ~2862 debug messages>

19.47. Executing HIERARCHY pass (managing design hierarchy).

19.47.1. Analyzing design hierarchy..
Top module:  \top

19.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

19.48. Printing statistics.

=== top ===

   Number of wires:                761
   Number of wire bits:           4338
   Number of public wires:         761
   Number of public wire bits:    4338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2207
     SB_CARRY                      489
     SB_DFF                         10
     SB_DFFESR                      96
     SB_DFFR                         1
     SB_DFFSR                       58
     SB_DFFSS                        1
     SB_LUT4                      1552

19.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

19.50. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: bd1d7f83fb, CPU: user 8.08s system 0.30s, MEM: 62.87 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 27% 54x opt_expr (2 sec), 21% 50x opt_merge (1 sec), ...
