Classic Timing Analyzer report for top_de2
Fri Dec 13 02:14:24 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                                                                     ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 4.066 ns                         ; rst                                           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 13.165 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                                                                              ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                                                                    ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 5.404 ns                         ; dbg_inputs[5]                                 ; debounce:inst19|output[5]                                                              ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 114.43 MHz ( period = 8.739 ns ) ; cs_compare:inst11|state[2]                    ; sr_if:inst2|do1                                                                        ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 144.68 MHz ( period = 6.912 ns ) ; sld_hub:auto_hub|irf_reg[1][7]                ; sld_hub:auto_hub|tdo                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                                                                        ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 114.43 MHz ( period = 8.739 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 114.65 MHz ( period = 8.722 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.524 ns                ;
; N/A                                     ; 117.48 MHz ( period = 8.512 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 118.47 MHz ( period = 8.441 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.243 ns                ;
; N/A                                     ; 119.30 MHz ( period = 8.382 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 119.83 MHz ( period = 8.345 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.126 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; check_mask:inst5|state.wait_for_ram                                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.134 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 122.10 MHz ( period = 8.190 ns )                    ; piece_lut:inst7|cur_mask[1]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 123.59 MHz ( period = 8.091 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 125.80 MHz ( period = 7.949 ns )                    ; draw_score:inst13|state.writing                                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.742 ns                ;
; N/A                                     ; 125.82 MHz ( period = 7.948 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 126.07 MHz ( period = 7.932 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.725 ns                ;
; N/A                                     ; 126.92 MHz ( period = 7.879 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 127.16 MHz ( period = 7.864 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; cs_compare:inst11|state[1]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 127.83 MHz ( period = 7.823 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.614 ns                ;
; N/A                                     ; 127.98 MHz ( period = 7.814 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.606 ns                ;
; N/A                                     ; 128.11 MHz ( period = 7.806 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.490 ns                ;
; N/A                                     ; 129.94 MHz ( period = 7.696 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 130.34 MHz ( period = 7.672 ns )                    ; piece_lut:inst7|cur_mask[0]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.471 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.437 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 131.32 MHz ( period = 7.615 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 131.61 MHz ( period = 7.598 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.89 MHz ( period = 7.525 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 133.39 MHz ( period = 7.497 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 134.66 MHz ( period = 7.426 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; draw_score:inst13|i[0]                                                                              ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.206 ns                ;
; N/A                                     ; 134.97 MHz ( period = 7.409 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.196 ns                ;
; N/A                                     ; 134.97 MHz ( period = 7.409 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.185 ns                ;
; N/A                                     ; 135.28 MHz ( period = 7.392 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 135.34 MHz ( period = 7.389 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.175 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 135.69 MHz ( period = 7.370 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.157 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 135.78 MHz ( period = 7.365 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.156 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 136.04 MHz ( period = 7.351 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 136.30 MHz ( period = 7.337 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.114 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 136.78 MHz ( period = 7.311 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.102 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 137.38 MHz ( period = 7.279 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; draw_score:inst13|i[1]                                                                              ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 137.72 MHz ( period = 7.261 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 138.01 MHz ( period = 7.246 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 138.05 MHz ( period = 7.244 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.996 ns                ;
; N/A                                     ; 138.72 MHz ( period = 7.209 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 138.97 MHz ( period = 7.196 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 139.10 MHz ( period = 7.189 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst9|cur_state.collision_4                                                              ; timer:inst4|state.lock                                                                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.53 MHz ( period = 7.167 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.53 MHz ( period = 7.167 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; controller:inst9|cur_state.move_3                                                                   ; timer:inst4|state.lock                                                                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 139.72 MHz ( period = 7.157 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.941 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; controller:inst9|controller_move:move_pm|cur_state.move_6                                           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 139.90 MHz ( period = 7.148 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 140.27 MHz ( period = 7.129 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 140.35 MHz ( period = 7.125 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.37 MHz ( period = 7.124 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.911 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.905 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 140.63 MHz ( period = 7.111 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.63 MHz ( period = 7.111 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.886 ns                ;
; N/A                                     ; 140.71 MHz ( period = 7.107 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.894 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.86 MHz ( period = 7.099 ns )                    ; controller:inst9|cur_state.gen_piece_1                                                              ; timer:inst4|state.lock                                                                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.877 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.885 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.859 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; controller:inst9|cur_state.draw_next_piece_5                                                        ; timer:inst4|state.lock                                                                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 141.44 MHz ( period = 7.070 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 141.44 MHz ( period = 7.070 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.857 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.846 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 142.03 MHz ( period = 7.041 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 142.09 MHz ( period = 7.038 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.829 ns                ;
; N/A                                     ; 142.09 MHz ( period = 7.038 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.840 ns                ;
; N/A                                     ; 142.35 MHz ( period = 7.025 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 142.35 MHz ( period = 7.025 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.805 ns                ;
; N/A                                     ; 142.47 MHz ( period = 7.019 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; piece_lut:inst7|cur_mask[4]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.812 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; controller:inst9|controller_move:move_pm|cur_state.do_move_3                                        ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.813 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.813 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.98 MHz ( period = 6.994 ns )                    ; piece_lut:inst7|cur_mask[3]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.25 MHz ( period = 6.981 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 143.25 MHz ( period = 6.981 ns )                    ; controller:inst9|cur_state.space_2                                                                  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.769 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.753 ns                ;
; N/A                                     ; 143.55 MHz ( period = 6.966 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.761 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 148.32 MHz ( period = 6.742 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.934 ns                ;
; N/A                                     ; 158.98 MHz ( period = 6.290 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.828 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.653 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 186.15 MHz ( period = 5.372 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.378 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 222.87 MHz ( period = 4.487 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.240 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 223.96 MHz ( period = 4.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.199 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.199 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.197 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.197 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.660 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.632 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.575 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.364 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.351 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.345 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.307 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.281 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.072 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.071 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.067 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.055 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.048 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.044 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 4.066 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.007 ns   ; rst           ; controller:inst9|cur_x[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.007 ns   ; rst           ; controller:inst9|cur_x[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.007 ns   ; rst           ; controller:inst9|cur_x[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.671 ns   ; rst           ; controller:inst9|cur_future_piece[2]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.671 ns   ; rst           ; controller:inst9|cur_future_piece[0]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.671 ns   ; rst           ; controller:inst9|cur_future_piece[1]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.555 ns   ; rst           ; controller:inst9|cur_piece[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.555 ns   ; rst           ; controller:inst9|cur_piece[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.555 ns   ; rst           ; controller:inst9|cur_piece[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.515 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.047 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.047 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.047 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.047 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.940 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.940 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.833 ns   ; rst           ; controller:inst9|cur_state.clear_shift_3                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.830 ns   ; rst           ; controller:inst9|cur_state.clear_shift_2                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.775 ns   ; rst           ; controller:inst9|controller_move:move_pm|cur_state.move_5                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.775 ns   ; rst           ; controller:inst9|controller_move:move_pm|cur_state.move_6                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.743 ns   ; dbg_inputs[3] ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.742 ns   ; dbg_inputs[3] ; debounce:inst19|state.start_count                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.742 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.742 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.742 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.742 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.589 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.589 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.589 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.531 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.382 ns   ; dbg_inputs[2] ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.381 ns   ; dbg_inputs[2] ; debounce:inst19|state.start_count                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.180 ns   ; rst           ; controller:inst9|controller_move:move_pm|cur_state.do_move_2                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst           ; timer:inst4|timer_counter:counter|state[3]                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst           ; timer:inst4|timer_counter:counter|state[2]                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst           ; timer:inst4|timer_counter:counter|state[0]                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst           ; timer:inst4|timer_counter:counter|state[4]                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.168 ns   ; rst           ; timer:inst4|timer_counter:counter|state[1]                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.140 ns   ; rst           ; controller:inst9|controller_move:move_pm|cur_state.done_fit                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.130 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.874 ns   ; dbg_inputs[3] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.870 ns   ; rst           ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.869 ns   ; rst           ; debounce:inst19|state.start_count                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.835 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.786 ns   ; rst           ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.786 ns   ; rst           ; npg:inst10|npg_ff:L3|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.786 ns   ; rst           ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.740 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.739 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.737 ns   ; rst           ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.699 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.634 ns   ; rst           ; vga:inst3|vga_sync:sync|h_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.632 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.632 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.632 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.632 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.607 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.604 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.601 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.600 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.600 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.600 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.600 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.599 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.597 ns   ; dbg_inputs[3] ; debounce:inst19|state.uit                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.591 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.591 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.591 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.591 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.588 ns   ; rst           ; vga:inst3|vga_sync:sync|v_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.582 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.571 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.553 ns   ; rst           ; timer:inst4|state.lock                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.513 ns   ; dbg_inputs[2] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.417 ns   ; rst           ; draw_score:inst13|state.reset                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.416 ns   ; rst           ; draw_score:inst13|i[2]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.415 ns   ; rst           ; draw_score:inst13|i[1]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.415 ns   ; rst           ; draw_score:inst13|i[0]                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.413 ns   ; rst           ; timer:inst4|state.low                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.412 ns   ; rst           ; timer:inst4|state.init                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.411 ns   ; rst           ; timer:inst4|state.output                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.409 ns   ; rst           ; timer:inst4|state.rising_edge                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; draw_score:inst13|state.done                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; draw_score:inst13|state.writing                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[5]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[6]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[4]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[2]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.408 ns   ; rst           ; timer:inst4|state.high                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.395 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.393 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.392 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.391 ns   ; rst           ; cs_compare:inst11|state[3]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.391 ns   ; rst           ; cs_compare:inst11|state[2]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.391 ns   ; rst           ; cs_compare:inst11|state[0]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.391 ns   ; rst           ; cs_compare:inst11|row_full                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.389 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.389 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.389 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 0.389 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 13.165 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 12.516 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.516 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.506 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.506 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.500 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.490 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.485 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.470 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.470 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.463 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.463 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.253 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.253 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.233 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.233 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.229 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.223 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.223 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.219 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.209 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.209 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.209 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.204 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.204 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.199 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.003 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.003 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.983 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.963 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.720 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 8.049 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 7.045 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.404 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.174 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.024 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.747 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.250 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.973 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.879 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.878 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.105 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.104 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.001 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.998 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.996 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.946 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.946 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.898 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.867 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.867 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.859 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.852 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.852 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.852 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.851 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.848 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.848 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.828 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.810 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.805 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.804 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.802 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.801 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.765 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.685 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.544 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.418 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.354 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.330 ns  ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.329 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.261 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.260 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.238 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.121 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.005 ns  ; rst                          ; debounce:inst19|output[4]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.954 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.910 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.824 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.804 ns  ; rst                          ; debounce:inst19|output[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.798 ns  ; rst                          ; debounce:inst19|output[5]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.714 ns  ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.713 ns  ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.600 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.596 ns  ; dbg_inputs[1]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.587 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.587 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.507 ns  ; rst                          ; debounce:inst19|output[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.506 ns  ; rst                          ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.505 ns  ; rst                          ; debounce:inst19|output[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.501 ns  ; rst                          ; debounce:inst19|output[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.474 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.474 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.474 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.474 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.447 ns  ; rst                          ; controller:inst9|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.446 ns  ; rst                          ; controller:inst9|cur_state.soft_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.430 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.do_move_3                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.413 ns  ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.412 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.412 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.389 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.380 ns  ; rst                          ; controller:inst9|cur_state.reset                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.360 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.356 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.336 ns  ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.333 ns  ; rst                          ; controller:inst9|cur_state.move_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.333 ns  ; rst                          ; controller:inst9|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.321 ns  ; rst                          ; controller:inst9|cur_state.reset_timers_b_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.316 ns  ; rst                          ; controller:inst9|cur_state.gen_piece_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.316 ns  ; rst                          ; controller:inst9|cur_state.hard_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.316 ns  ; rst                          ; controller:inst9|cur_state.init                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.316 ns  ; rst                          ; controller:inst9|cur_state.soft_drop_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.316 ns  ; rst                          ; controller:inst9|cur_state.key                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.312 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.307 ns  ; rst                          ; controller:inst9|cur_state.clear_shift_2                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.303 ns  ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.303 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_5                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.303 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_6                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.303 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.303 ns  ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; controller:inst9|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.216 ns  ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.216 ns  ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.213 ns  ; rst                          ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.212 ns  ; rst                          ; controller:inst9|cur_timer_1_reset                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.209 ns  ; rst                          ; controller:inst9|cur_timer_1_time                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.209 ns  ; rst                          ; controller:inst9|cur_timer_1_start                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.205 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.205 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.185 ns  ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.184 ns  ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.141 ns  ; rst                          ; controller:inst9|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; controller:inst9|cur_y[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; controller:inst9|cur_y[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; controller:inst9|cur_y[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; controller:inst9|cur_rot[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.138 ns  ; rst                          ; controller:inst9|cur_rot[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.135 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.135 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.135 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.135 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.122 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.122 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.109 ns  ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.067 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.067 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.067 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.067 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.060 ns  ; rst                          ; controller:inst9|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.060 ns  ; rst                          ; controller:inst9|cur_state.draw_next_piece_5                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.060 ns  ; rst                          ; controller:inst9|cur_state.draw_next_piece_1                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.060 ns  ; rst                          ; controller:inst9|cur_state.first_draw_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.047 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_3                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.045 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_2                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.039 ns  ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.done_error                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.016 ns  ; rst                          ; controller:inst9|cur_state.space_2                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.016 ns  ; rst                          ; controller:inst9|cur_state.move_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.005 ns  ; rst                          ; controller:inst9|cur_state.clear_shift_3                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.006 ns ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.032 ns ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.reset                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[6]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[7]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[2]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[5]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[4]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[0]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[1]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.054 ns ; rst                          ; log_score:inst12|score:L1|score[3]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.058 ns ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.097 ns ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.097 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.097 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.097 ns ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.101 ns ; rst                          ; piece_lut:inst7|state.output2                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.101 ns ; rst                          ; piece_lut:inst7|state.output1                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.101 ns ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.103 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.103 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.103 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.103 ns ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.105 ns ; dbg_inputs[0]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.106 ns ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.108 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.109 ns ; rst                          ; cs_compare:inst11|state[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.114 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.129 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.129 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.129 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.129 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.129 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.130 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.130 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.130 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.130 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.134 ns ; rst                          ; controller:inst9|cur_y[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[7]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.145 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.145 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                             ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 13 02:14:21 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 114.43 MHz between source register "cs_compare:inst11|state[2]" and destination register "sr_if:inst2|do1" (period= 8.739 ns)
    Info: + Longest register to register delay is 8.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N27; Fanout = 10; REG Node = 'cs_compare:inst11|state[2]'
        Info: 2: + IC(0.823 ns) + CELL(0.438 ns) = 1.261 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 5; COMB Node = 'cs_compare:inst11|cs_compare_comb:comb|Mux0~0'
        Info: 3: + IC(0.284 ns) + CELL(0.242 ns) = 1.787 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 3; COMB Node = 'addr1~1'
        Info: 4: + IC(0.280 ns) + CELL(0.438 ns) = 2.505 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'addr1~6'
        Info: 5: + IC(0.256 ns) + CELL(0.150 ns) = 2.911 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 16; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0'
        Info: 6: + IC(0.961 ns) + CELL(0.275 ns) = 4.147 ns; Loc. = LCCOMB_X48_Y24_N28; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~1'
        Info: 7: + IC(0.252 ns) + CELL(0.419 ns) = 4.818 ns; Loc. = LCCOMB_X48_Y24_N30; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~0'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 5.216 ns; Loc. = LCCOMB_X48_Y24_N0; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~1'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.619 ns; Loc. = LCCOMB_X48_Y24_N14; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~2'
        Info: 10: + IC(0.878 ns) + CELL(0.150 ns) = 6.647 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|do1~6'
        Info: 11: + IC(0.738 ns) + CELL(0.150 ns) = 7.535 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~1'
        Info: 12: + IC(0.256 ns) + CELL(0.271 ns) = 8.062 ns; Loc. = LCCOMB_X42_Y25_N28; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~2'
        Info: 13: + IC(0.245 ns) + CELL(0.150 ns) = 8.457 ns; Loc. = LCCOMB_X42_Y25_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 8.541 ns; Loc. = LCFF_X42_Y25_N1; Fanout = 10; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 3.067 ns ( 35.91 % )
        Info: Total interconnect delay = 5.474 ns ( 64.09 % )
    Info: - Smallest clock skew is 0.016 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 7.631 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.407 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 7.631 ns; Loc. = LCFF_X42_Y25_N1; Fanout = 10; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 30.44 % )
            Info: Total interconnect delay = 5.308 ns ( 69.56 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 7.615 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.407 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 7.615 ns; Loc. = LCFF_X43_Y27_N27; Fanout = 10; REG Node = 'cs_compare:inst11|state[2]'
            Info: Total cell delay = 2.323 ns ( 30.51 % )
            Info: Total interconnect delay = 5.292 ns ( 69.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 144.68 MHz between source register "sld_hub:auto_hub|irf_reg[1][7]" and destination register "sld_hub:auto_hub|tdo" (period= 6.912 ns)
    Info: + Longest register to register delay is 3.240 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N23; Fanout = 27; REG Node = 'sld_hub:auto_hub|irf_reg[1][7]'
        Info: 2: + IC(0.859 ns) + CELL(0.398 ns) = 1.257 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.268 ns) + CELL(0.437 ns) = 1.962 ns; Loc. = LCCOMB_X30_Y20_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.249 ns) + CELL(0.149 ns) = 2.360 ns; Loc. = LCCOMB_X30_Y20_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.758 ns; Loc. = LCCOMB_X30_Y20_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 3.156 ns; Loc. = LCCOMB_X30_Y20_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.240 ns; Loc. = LCFF_X30_Y20_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.368 ns ( 42.22 % )
        Info: Total interconnect delay = 1.872 ns ( 57.78 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 4.455 ns; Loc. = LCFF_X30_Y20_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.918 ns ( 87.95 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 4.457 ns; Loc. = LCFF_X31_Y19_N23; Fanout = 27; REG Node = 'sld_hub:auto_hub|irf_reg[1][7]'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.920 ns ( 87.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]" (data pin = "rst", clock pin = "clock_50mhz") is 4.066 ns
    Info: + Longest pin to register delay is 11.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 350; PIN Node = 'rst'
        Info: 2: + IC(7.707 ns) + CELL(0.420 ns) = 8.979 ns; Loc. = LCCOMB_X25_Y29_N16; Fanout = 6; COMB Node = 'vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|process_0~0'
        Info: 3: + IC(2.277 ns) + CELL(0.398 ns) = 11.654 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 1; COMB Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 11.738 ns; Loc. = LCFF_X40_Y24_N17; Fanout = 2; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]'
        Info: Total cell delay = 1.754 ns ( 14.94 % )
        Info: Total interconnect delay = 9.984 ns ( 85.06 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 7.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.407 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 7.636 ns; Loc. = LCFF_X40_Y24_N17; Fanout = 2; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]'
        Info: Total cell delay = 2.323 ns ( 30.42 % )
        Info: Total interconnect delay = 5.313 ns ( 69.58 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 13.165 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 7.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.407 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.617 ns; Loc. = LCFF_X33_Y25_N27; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 30.50 % )
        Info: Total interconnect delay = 5.294 ns ( 69.50 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N27; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.500 ns) + CELL(2.798 ns) = 5.298 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 52.81 % )
        Info: Total interconnect delay = 2.500 ns ( 47.19 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 5.404 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 8.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N25; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.477 ns) + CELL(0.787 ns) = 4.944 ns; Loc. = LCFF_X21_Y24_N17; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.835 ns) + CELL(0.000 ns) = 6.779 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(0.987 ns) + CELL(0.537 ns) = 8.303 ns; Loc. = LCFF_X36_Y28_N19; Fanout = 5; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 3.110 ns ( 37.46 % )
        Info: Total interconnect delay = 5.193 ns ( 62.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.932 ns) + CELL(0.150 ns) = 3.081 ns; Loc. = LCCOMB_X36_Y28_N18; Fanout = 1; COMB Node = 'debounce:inst19|output~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.165 ns; Loc. = LCFF_X36_Y28_N19; Fanout = 5; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 1.233 ns ( 38.96 % )
        Info: Total interconnect delay = 1.932 ns ( 61.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Dec 13 02:14:24 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


