* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 10 2017 21:40:36

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : CLK_c
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_0_30_span12_horz_14
T_0_30_lc_trk_g1_6
T_0_30_wire_io_cluster/io_1/D_OUT_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp12_v_t_22
T_5_6_sp12_v_t_22
T_5_7_sp4_v_t_44
T_2_7_sp4_h_l_3
T_0_7_span4_horz_43
T_0_3_span4_vert_t_15
T_0_4_lc_trk_g1_7
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c
T_9_17_wire_logic_cluster/lc_5/out
T_0_17_span12_horz_1
T_0_17_lc_trk_g1_1
T_0_17_wire_io_cluster/io_0/D_OUT_0

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_21_17_sp12_h_l_1
T_32_17_sp12_v_t_22
T_32_26_sp4_v_t_36
T_33_30_span4_horz_7
T_33_30_lc_trk_g1_7
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_0_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_8_15_sp12_h_l_0
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_3/in_3

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_1/in_3

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_6/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_2/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_3/in_3

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_4/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_7_3_sp12_v_t_23
T_7_9_sp4_v_t_39
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_5/in_3

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_4
T_8_3_sp12_h_l_0
T_20_3_sp12_h_l_0
T_31_0_span12_vert_4
T_31_0_lc_trk_g1_4
T_31_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_1_c
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_7_15_sp12_h_l_0
T_10_15_lc_trk_g1_0
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_6/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_2/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_4/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g2_7
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_7_3_sp12_h_l_0
T_19_3_sp12_h_l_0
T_30_0_span12_vert_4
T_30_0_lc_trk_g0_4
T_30_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_2_c
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_3/in_1

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_1/in_1

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_3/in_1

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_5/in_1

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_20_3_sp4_h_l_5
T_24_3_sp4_h_l_1
T_27_0_span4_vert_25
T_27_0_span4_horz_r_0
T_30_0_lc_trk_g1_4
T_30_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_3_c
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_3/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_1/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_6/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_2/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_3/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_5/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_5_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_24_1_sp4_h_l_9
T_28_1_sp4_h_l_9
T_31_0_span4_vert_3
T_31_0_lc_trk_g1_3
T_31_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : n17
T_9_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_0_17_span12_horz_7
T_0_17_lc_trk_g0_7
T_0_17_wire_io_cluster/io_1/D_OUT_0

T_9_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_21_17_sp12_v_t_23
T_22_29_sp12_h_l_0
T_27_29_sp4_h_l_7
T_31_29_sp4_h_l_7
T_33_25_span4_vert_t_13
T_33_28_lc_trk_g1_5
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : n18
T_9_17_wire_logic_cluster/lc_3/out
T_9_8_sp12_v_t_22
T_0_20_span12_horz_6
T_0_20_lc_trk_g0_6
T_0_20_wire_io_cluster/io_0/D_OUT_0

T_9_17_wire_logic_cluster/lc_3/out
T_9_8_sp12_v_t_22
T_10_20_sp12_h_l_1
T_22_20_sp12_h_l_1
T_26_20_sp4_h_l_4
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_23_lc_trk_g1_6
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : n19
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_sp4_h_l_9
T_5_17_sp4_h_l_5
T_0_17_span4_horz_1
T_0_17_span4_vert_t_12
T_0_20_lc_trk_g1_4
T_0_20_wire_io_cluster/io_1/D_OUT_0

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_44
T_27_21_sp4_h_l_3
T_31_21_sp4_h_l_11
T_33_21_lc_trk_g1_3
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : n20
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_1
T_8_17_sp4_v_t_36
T_8_21_sp4_v_t_41
T_5_25_sp4_h_l_4
T_0_25_span4_horz_0
T_0_25_lc_trk_g0_0
T_0_25_wire_io_cluster/io_0/D_OUT_0

T_9_17_wire_logic_cluster/lc_6/out
T_8_17_sp12_h_l_0
T_20_17_sp12_h_l_0
T_32_17_sp12_h_l_0
T_33_17_lc_trk_g1_3
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : n21
T_9_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_42
T_8_21_sp4_v_t_38
T_5_25_sp4_h_l_3
T_0_25_span4_horz_11
T_0_25_lc_trk_g0_3
T_0_25_wire_io_cluster/io_1/D_OUT_0

T_9_17_wire_logic_cluster/lc_1/out
T_5_17_sp12_h_l_1
T_17_17_sp12_h_l_1
T_27_17_sp4_h_l_10
T_31_17_sp4_h_l_1
T_33_13_span4_vert_t_12
T_33_16_lc_trk_g0_4
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : n22
T_10_15_wire_logic_cluster/lc_3/out
T_4_15_sp12_h_l_1
T_16_15_sp12_h_l_1
T_28_15_sp12_h_l_1
T_33_15_lc_trk_g0_2
T_33_15_wire_io_cluster/io_0/D_OUT_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_0_30_span12_horz_5
T_0_30_lc_trk_g1_5
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

