set ::env(PROJECT_NAME) mc6809_cpu
set ::env(DESIGN_TOP) MC6809_cpu
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/mc6809_cpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/mc6809_cpu/rtl/MC6809_cpu.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
