
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/pa.fromNetlist.tcl
# create_project -name lab_07 -dir "D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/planAhead_run_5" -part xc6slx9csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/counter.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "counter.ucf" [current_fileset -constrset]
Adding file 'D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/counter.ucf' to fileset 'constrs_1'
# add_files [list {counter.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design counter.ngc ...
WARNING:NetListWriters:298 - No output is written to counter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file counter.edif ...
ngc2edif: Total memory usage is 4313228 kilobytes

Parsing EDIF File [./planAhead_run_5/lab_07.data/cache/counter_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/lab_07.data/cache/counter_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/counter.ucf]
Finished Parsing UCF File [D:/EngineeringData/6th_Semester/Digital_System_Design_LAB/LabReport_#_06/Practice/DSD_LAB_7a/counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 841b67c6
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 677.129 ; gain = 193.895
startgroup
set_property package_pin B3 [get_ports {en[2]}]
endgroup
startgroup
set_property package_pin A3 [get_ports {en[1]}]
endgroup
startgroup
set_property package_pin B2 [get_ports {en[0]}]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin F17 [get_ports rst]
endgroup
startgroup
set_property package_pin B3 [get_ports {en[2]}]
endgroup
startgroup
set_property package_pin A2 [get_ports {en[1]}]
endgroup
set_property package_pin "" [get_ports [list  {counter7seg[5]}]]
startgroup
set_property package_pin A3 [get_ports {counter7seg[6]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {counter7seg[5]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {counter7seg[4]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {counter7seg[3]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {counter7seg[2]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {counter7seg[1]}]
endgroup
startgroup
set_property package_pin C6 [get_ports {counter7seg[0]}]
endgroup
save_constraints
set_property slew FAST [get_ports [list {counter7seg[6]} {counter7seg[5]} {counter7seg[4]} {counter7seg[3]} {counter7seg[2]} {counter7seg[1]} {counter7seg[0]}]]
set_property slew FAST [get_ports [list {en[2]} {en[1]} {en[0]}]]
set_property pulltype PULLUP [get_ports [list clk]]
set_property pulltype PULLUP [get_ports [list rst]]
save_constraints
set_property slew SLOW [get_ports [list {counter7seg[6]} {counter7seg[5]} {counter7seg[4]} {counter7seg[3]} {counter7seg[2]} {counter7seg[1]} {counter7seg[0]}]]
set_property slew SLOW [get_ports [list {en[2]} {en[1]} {en[0]}]]
set_property pulltype NONE [get_ports [list clk]]
set_property pulltype PULLUP [get_ports [list clk]]
save_constraints -force
