{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687202499914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687202499914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 16:21:39 2023 " "Processing started: Mon Jun 19 16:21:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687202499914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202499914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202499915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687202500180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687202500180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_dp " "Found entity 1: karatsuba_64b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b_cu " "Found entity 1: karatsuba_64b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_64b " "Found entity 1: karatsuba_64b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_dp " "Found entity 1: karatsuba_18b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b_cu " "Found entity 1: karatsuba_18b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_18b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_18b " "Found entity 1: karatsuba_18b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_18b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/mult_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lut " "Found entity 1: mult_lut" {  } { { "../hdl/DataFlow/MULTIPLIER/mult_lut.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/mult_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_dp " "Found entity 1: karatsuba_10b_dp" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b_cu " "Found entity 1: karatsuba_10b_cu" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/multiplier/karatsuba_10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 karatsuba_10b " "Found entity 1: karatsuba_10b" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_10b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../hdl/processor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_combined " "Found entity 1: fsm_combined" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR memory_management.v(5) " "Verilog HDL Declaration information at memory_management.v(5): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202506331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_management " "Found entity 1: memory_management" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_load_store.v(18) " "Verilog HDL Declaration information at fsm_load_store.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202506366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_branch_jump.v(18) " "Verilog HDL Declaration information at fsm_branch_jump.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202506368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_alu.v(17) " "Verilog HDL Declaration information at fsm_alu.v(17): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687202506369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506371 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/Control_Unit/clock_gen.v " "Can't analyze file -- file ../hdl/Control_Unit/clock_gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687202506373 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/cpu.v " "Can't analyze file -- file ../hdl/cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687202506374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687202506375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karatsuba_64b " "Elaborating entity \"karatsuba_64b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687202506400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_64b_cu karatsuba_64b_cu:control " "Elaborating entity \"karatsuba_64b_cu\" for hierarchy \"karatsuba_64b_cu:control\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "control" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506407 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "karatsuba_64b_cu.v(44) " "Verilog HDL Case Statement information at karatsuba_64b_cu.v(44): all case item expressions in this case statement are onehot" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_cu.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687202506408 "|karatsuba_64b|karatsuba_64b_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karatsuba_64b_dp karatsuba_64b_dp:datap " "Elaborating entity \"karatsuba_64b_dp\" for hierarchy \"karatsuba_64b_dp:datap\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" "datap" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|register:rout1 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|register:rout1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "rout1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register karatsuba_64b_dp:datap\|register:rout3 " "Elaborating entity \"register\" for hierarchy \"karatsuba_64b_dp:datap\|register:rout3\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "rout3" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder karatsuba_64b_dp:datap\|cla_adder:add0 " "Elaborating entity \"cla_adder\" for hierarchy \"karatsuba_64b_dp:datap\|cla_adder:add0\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "add0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_full_adder1b karatsuba_64b_dp:datap\|cla_adder:add0\|partial_full_adder1b:u0 " "Elaborating entity \"partial_full_adder1b\" for hierarchy \"karatsuba_64b_dp:datap\|cla_adder:add0\|partial_full_adder1b:u0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "u0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 karatsuba_64b_dp:datap\|mux_4to1:mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"karatsuba_64b_dp:datap\|mux_4to1:mux1\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "mux1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 karatsuba_64b_dp:datap\|mux_2to1:mux2 " "Elaborating entity \"mux_2to1\" for hierarchy \"karatsuba_64b_dp:datap\|mux_2to1:mux2\"" {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "mux2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687202506539 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "kara1 karatsuba_34b " "Node instance \"kara1\" instantiates undefined entity \"karatsuba_34b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "kara1" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1687202506544 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "kara2 karatsuba_34b " "Node instance \"kara2\" instantiates undefined entity \"karatsuba_34b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "kara2" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1687202506544 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "kara3 karatsuba_34b " "Node instance \"kara3\" instantiates undefined entity \"karatsuba_34b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" "kara3" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/MULTIPLIER/karatsuba_64b_dp.v" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1687202506544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg " "Generated suppressed messages file D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687202506621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 19 16:21:46 2023 " "Processing ended: Mon Jun 19 16:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687202506621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687202506621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687202506621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687202506621 ""}
