// Seed: 2578418394
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
  tri  id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    input tri1 id_2
);
  uwire id_4;
  assign id_4 = id_4 * 1 - {1'd0, 1};
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_7;
  and primCall (id_0, id_6, id_5, id_2, id_4);
endmodule
