Generating HDL for page 19.10.03.1 INTERRUPT CONTROLS at 10/14/2020 5:32:15 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_19_10_03_1_INTERRUPT_CONTROLS_tb.vhdl, generating default test bench code.
Note: DOT Function at 4A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop (need D FF) at output of gate at 3F
Removed 1 outputs from Gate at 4G to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3I to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of PS_I_RING_6_TIME,PS_NOT_PERCENT_TYPE_OP_CODES,PS_I_CYCLE_1
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_G
	and inputs of OUT_DOT_4A
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_E
	and inputs of PS_INTERRUPT_REQUEST,MS_INTERRUPT_TEST_OP_CODE,PS_PRIORITY_ALERT_MODE
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_K
	and inputs of PS_B_CH_NOT_WM_BIT
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_E
	and inputs of PS_LOGIC_GATE_Z,PS_INTERRUPT_BRANCH,PS_B_CYCLE_1
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of PS_INT_OUTQUIRY_REQUEST,PS_I_OP_DOT_I_CYCLE_DOT_E
	and logic function of NAND
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_NoPin_Latch
	and inputs of MS_PROGRAM_RESET_6,MS_I_OP_DOT_I_CYCLE_DOT_C,OUT_3F_C
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_C_Latch, OUT_3F_C_Latch
	and inputs of OUT_4E_NoPin,OUT_4F_NoPin
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_A, OUT_4G_A
	and inputs of OUT_3F_C,MS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_D
	and inputs of OUT_4G_A
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_NoPin
	and inputs of PS_NO_SCAN_1,PS_B_CYCLE_1,PS_INTERRUPT_TEST_OP_CODE
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_D
	and inputs of OUT_4I_NoPin
	and logic function of NOT
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A, OUT_DOT_4A
	and inputs of OUT_4A_D,OUT_4B_E,OUT_4C_K
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_START_INTERRUPT
	from gate output OUT_2A_G
Generating output sheet edge signal assignment to 
	signal MS_SET_I_RING_INTERRUPT
	from gate output OUT_4D_E
Generating output sheet edge signal assignment to 
	signal MS_OUTQUIRY_INTR_COND
	from gate output OUT_4G_A
Generating output sheet edge signal assignment to 
	signal PS_OUTQUIRY_INTR_COND
	from gate output OUT_3G_D
Generating output sheet edge signal assignment to 
	signal PS_Y_OP_DOT_TEST_RESET
	from gate output OUT_3I_D
Generating output sheet edge signal assignment to 
	signal MS_START_INTERRUPT
	from gate output OUT_DOT_4A
Generating D Flip Flop for block at 4F
Generating D Flip Flop for block at 3F
