

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Tue May 13 16:18:59 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     15.33|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_solve_fu_239  |solve  |    1|    1|    1|    1|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   36|   36|         1|          -|          -|    36|    no    |
        |- Loop 2     |    0|    0|         6|          -|          -|     0|    no    |
        | + Loop 2.1  |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 3     |    0|    0|        14|          -|          -|     0|    no    |
        | + Loop 3.1  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 4     |    0|    0|        14|          -|          -|     0|    no    |
        | + Loop 4.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|Expression       |        -|     0|   298|         3|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|  1000|  1967|         4|
|Memory           |        4|     -|     -|         -|
|Multiplexer      |        -|     -|   143|         -|
|Register         |        -|   228|     -|         -|
|ShiftMemory      |        -|     -|     -|         -|
+-----------------+---------+------+------+----------+
|Total            |        4|  1228|  2408|         7|
+-----------------+---------+------+------+----------+
|Available        |       20|     -|  9312|        20|
+-----------------+---------+------+------+----------+
|Utilization (%)  |       20|     -|    25|        35|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+------+------+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------+-------+---------+-------+------+------+
    |grp_solve_fu_239  |solve  |        0|      0|  1000|  1967|
    +------------------+-------+---------+-------+------+------+
    |Total             |       |        0|      0|  1000|  1967|
    +------------------+-------+---------+-------+------+------+

    * Memory: 
    +-------------+--------------------+---------+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |colours_V_U  |toplevel_colours_V  |        1|    10|   36|     1|          360|
    |pp_rot_V_U   |toplevel_pp_rot_V   |        1|    36|    2|     1|           72|
    |pp_tile_V_U  |toplevel_pp_tile_V  |        1|    36|    8|     1|          288|
    |tiles_V_U    |toplevel_tiles_V    |        1|   144|    4|     1|          576|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |Total        |                    |        4|   226|   50|     4|         1296|
    +-------------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_501_p2          |     *    |      0|  0|   0|           8|           8|
    |r_V_3_fu_389_p2          |     *    |      0|  0|   0|           8|           8|
    |r_V_fu_319_p2            |     *    |      0|  0|   0|           8|           8|
    |e_V_1_fu_535_p2          |     +    |      0|  0|   3|           3|           1|
    |e_V_fu_347_p2            |     +    |      0|  0|   3|           3|           1|
    |e_fu_459_p2              |     +    |      0|  0|   3|           3|           1|
    |p_V_fu_517_p2            |     +    |      0|  0|   8|           8|           1|
    |r_V_5_fu_545_p2          |     +    |      0|  0|   2|           2|           2|
    |t_1_fu_405_p2            |     +    |      0|  0|  32|          32|           1|
    |t_V_1_fu_335_p2          |     +    |      0|  0|   8|           8|           1|
    |t_fu_273_p2              |     +    |      0|  0|   6|           6|           1|
    |tiles_V_addr4_fu_475_p2  |     +    |      0|  0|  32|          32|          32|
    |tiles_V_addr6_fu_374_p2  |     +    |      0|  0|  11|          11|          11|
    |tmp_5_i6_fu_429_p2       |     -    |      0|  0|  32|           1|          32|
    |r_V_4_fu_445_p3          |  Select  |      0|  0|  36|           1|          36|
    |ap_sig_bdd_107           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_95            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_341_p2      |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_fu_529_p2       |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i9_fu_453_p2    |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i_fu_267_p2     |   icmp   |      0|  0|   4|           6|           6|
    |tmp_1_i_fu_399_p2        |   icmp   |      0|  0|  17|          32|          32|
    |tmp_2_fu_329_p2          |   icmp   |      0|  0|   9|          16|          16|
    |tmp_7_fu_511_p2          |   icmp   |      0|  0|   9|          16|          16|
    |colours_V_d0             |    or    |      0|  0|  36|          36|          36|
    |tmp_9_i_fu_293_p2        |    or    |      0|  0|  36|          36|          36|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 298|         287|         300|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |avail_V               |  36|          2|   36|         72|
    |colours_V_address0    |   8|          4|    4|         16|
    |cp_V                  |   8|          2|    8|         16|
    |e_i_reg_205           |   3|          2|    3|          6|
    |op2_assign_1_reg_193  |  32|          2|   32|         64|
    |op2_assign_reg_159    |   6|          2|    6|         12|
    |pp_rot_V_address0     |   6|          3|    6|         18|
    |pp_tile_V_address0    |   6|          3|    6|         18|
    |t_V_2_reg_182         |   3|          2|    3|          6|
    |t_V_3_reg_216         |   8|          2|    8|         16|
    |t_V_4_reg_227         |   3|          2|    3|          6|
    |t_V_reg_170           |   8|          2|    8|         16|
    |tiles_V_address0      |  16|          5|    8|         40|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 143|         33|  131|        306|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   4|    4|          0|
    |avail_V                                 |  36|   36|          0|
    |colours_V_addr_reg_618                  |   4|    4|          0|
    |cp_V                                    |   8|    8|          0|
    |e_V_1_reg_644                           |   3|    3|          0|
    |e_i_reg_205                             |   3|    3|          0|
    |e_reg_608                               |   3|    3|          0|
    |grp_solve_fu_239_ap_start_ap_start_reg  |   1|    1|          0|
    |op2_assign_1_reg_193                    |  32|   32|          0|
    |op2_assign_reg_159                      |   6|    6|          0|
    |p_V_reg_626                             |   8|    8|          0|
    |pp_rot_V_addr_reg_636                   |   6|    6|          0|
    |pp_tile_V_addr_reg_631                  |   6|    6|          0|
    |r_V_4_reg_600                           |  36|   36|          0|
    |side_V                                  |   8|    8|          0|
    |t_1_reg_595                             |  32|   32|          0|
    |t_V_1_reg_579                           |   8|    8|          0|
    |t_V_2_reg_182                           |   3|    3|          0|
    |t_V_3_reg_216                           |   8|    8|          0|
    |t_V_4_reg_227                           |   3|    3|          0|
    |t_V_reg_170                             |   8|    8|          0|
    |tmp_11_reg_649                          |   2|    2|          0|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 228|  228|          0|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

