<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-05-07T02:07:24Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>benipoo/yosys-docker</title>
    <updated>2023-05-07T02:07:24Z</updated>
    <id>tag:github.com,2023-05-07:/benipoo/yosys-docker</id>
    <link href="https://github.com/benipoo/yosys-docker" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Working with yosys, but without the headache. Generates minimized NAND schematics from your directory of Verilog files.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>kfryauff/ee108b</title>
    <updated>2023-05-07T02:07:24Z</updated>
    <id>tag:github.com,2023-05-07:/kfryauff/ee108b</id>
    <link href="https://github.com/kfryauff/ee108b" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>alexforencich/verilog-uart</title>
    <updated>2023-05-07T02:07:24Z</updated>
    <id>tag:github.com,2023-05-07:/alexforencich/verilog-uart</id>
    <link href="https://github.com/alexforencich/verilog-uart" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Verilog UART&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>