

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.315 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2081934|  2081934|  6.870 ms|  6.870 ms|  2081934|  2081934|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80  |gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3  |      772|      772|  2.548 us|  2.548 us|   772|   772|       no|
        |grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92                          |gammacorrection_9_9_1080_1920_1_Pipeline_colLoop                          |     1925|     1925|  6.352 us|  6.352 us|  1925|  1925|       no|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop  |  2081160|  2081160|      1927|          -|          -|  1080|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.23ns)   --->   "%lut_p = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 6 'alloca' 'lut_p' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (1.23ns)   --->   "%lut_p_1 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 7 'alloca' 'lut_p_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%lut_p_2 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 8 'alloca' 'lut_p_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i8 %gamma_lut, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln68 = store i11 0, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 10 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %gamma_lut, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty, i32 0, i32 0, void @empty_18, i32 1, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.20ns)   --->   "%p_read_19 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 15 'read' 'p_read_19' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 16 [1/1] (1.20ns)   --->   "%p_read44 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 16 'read' 'p_read44' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i8 %gamma_lut, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln68 = br void %colLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 18 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_3 = load i11 %i_V"   --->   Operation 19 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln68 = icmp_eq  i11 %i_V_3, i11 %p_read44" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 20 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.79ns)   --->   "%i_V_4 = add i11 %i_V_3, i11 1"   --->   Operation 21 'add' 'i_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %colLoop.i.split, void %_ZN2xf2cv13xFGAMMAKernelILi9ELi1080ELi1920ELi3ELi15ELi1ELi9ELi9ELi1920EEEvRNS0_3MatIXT_EXT0_EXT1_EXT4_ELi2EEES4_Phtt.exit.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 22 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.37ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop, i11 %p_read_19, i24 %aecin_data245, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2, i24 %p_dst_data244"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln68)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln68 = store i11 %i_V_4, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 25 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:111]   --->   Operation 26 'ret' 'ret_ln111' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:70]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 28 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop, i11 %p_read_19, i24 %aecin_data245, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2, i24 %p_dst_data244"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln68 = br void %colLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aecin_data245]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gamma_lut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                    (alloca           ) [ 01111]
lut_p                  (alloca           ) [ 00111]
lut_p_1                (alloca           ) [ 00111]
lut_p_2                (alloca           ) [ 00111]
store_ln68             (store            ) [ 00000]
specmemcore_ln0        (specmemcore      ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
p_read_19              (read             ) [ 00011]
p_read44               (read             ) [ 00011]
call_ln0               (call             ) [ 00000]
br_ln68                (br               ) [ 00000]
i_V_3                  (load             ) [ 00000]
icmp_ln68              (icmp             ) [ 00011]
i_V_4                  (add              ) [ 00000]
br_ln68                (br               ) [ 00000]
empty                  (wait             ) [ 00000]
store_ln68             (store            ) [ 00000]
ret_ln111              (ret              ) [ 00000]
speclooptripcount_ln70 (speclooptripcount) [ 00000]
specloopname_ln42      (specloopname     ) [ 00000]
call_ln0               (call             ) [ 00000]
br_ln68                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aecin_data245">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aecin_data245"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data244">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data244"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gamma_lut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="lut_p_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_p/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="lut_p_1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_p_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="lut_p_2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_p_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_19_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read44_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="1"/>
<pin id="95" dir="0" index="2" bw="24" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="24" slack="0"/>
<pin id="100" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln68_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_V_3_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="2"/>
<pin id="111" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_3/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln68_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="1"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_V_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln68_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="2"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_V_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_read_19_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="1"/>
<pin id="137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_read44_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="1"/>
<pin id="142" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="56" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="60" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="64" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="52" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="143"><net_src comp="74" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data244 | {3 4 }
 - Input state : 
	Port: gammacorrection<9, 9, 1080, 1920, 1> : p_read | {2 }
	Port: gammacorrection<9, 9, 1080, 1920, 1> : p_read1 | {2 }
	Port: gammacorrection<9, 9, 1080, 1920, 1> : aecin_data245 | {3 4 }
	Port: gammacorrection<9, 9, 1080, 1920, 1> : gamma_lut | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln68 : 1
	State 2
	State 3
		icmp_ln68 : 1
		i_V_4 : 1
		br_ln68 : 2
		store_ln68 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80 |  0.427  |    60   |   101   |
|          |             grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92             |  1.281  |    84   |    56   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                    i_V_4_fu_117                                    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                  icmp_ln68_fu_112                                  |    0    |    0    |    11   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                p_read_19_read_fu_68                                |    0    |    0    |    0    |
|          |                                 p_read44_read_fu_74                                |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                    |  1.708  |   144   |   186   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| lut_p |    1   |    0   |    0   |    0   |
|lut_p_1|    1   |    0   |    0   |    0   |
|lut_p_2|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    3   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_V_reg_128   |   11   |
| p_read44_reg_140|   11   |
|p_read_19_reg_135|   11   |
+-----------------+--------+
|      Total      |   33   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   144  |   186  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   33   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   177  |   186  |    0   |
+-----------+--------+--------+--------+--------+--------+
