gpasm-2.0.0_beta2 (Aug 27 2017)fsmul.asm          2017-9-18  19:57:22          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 11 2017) (MINGW32)
                      00004 ; This file was generated Mon Sep 18 19:57:21 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/fsmul.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001 
                      00002 ;==========================================================================
                      00003 ;
                      00004 ;       Revision History
                      00005 ;
                      00006 ;==========================================================================
                      00007 
                      00008 ;Rev:   Date:    Reason:
                      00009 
                      00010 ;1.00   12/06/21 Initial Release
                      00011 
                      00012 ;==========================================================================
                      00013 ;
                      00014 ;       Register Definitions
                      00015 ;
                      00016 ;==========================================================================
                      00017 
                      00018 ;W                            EQU     H'0000'
                      00019 ;F                            EQU     H'0001'
                      00020 
                      00021 ;----- Register Files------------------------------------------------------
  00000180            00022 INDF0              EQU     0x180
  00000181            00023 INDF1                    EQU       0x181
  00000182            00024 INDF2                    EQU       0x182
  00000183            00025 HIBYTE           EQU       0x183        
  00000184            00026 FSR0                     EQU       0x184
  00000185            00027 FSR1                     EQU       0x185
  00000186            00028 PCL                        EQU     0x186
  00000187            00029 PFLAG                    EQU       0x187
                      00030 ;----0x188
  00000188            00031 MCR                        EQU     0x188
  00000189            00032 INDF3                    EQU       0x189
  0000018A            00033 INTE                     EQU       0x18a
  0000018B            00034 INTF                     EQU       0x18b                
                      00035 ;----0x190
  00000190            00036 IOP0                     EQU     0x190
  00000191            00037 OEP0       EQU     0x191
  00000192            00038 PUP0       EQU     0x192    
  00000193            00039 ANSEL      EQU     0x193
  00000194            00040 IOP1       EQU     0x194               
  00000195            00041 OEP1       EQU     0x195             
  00000196            00042 PUP1       EQU     0x196
  00000197            00043 KBCR       EQU     0x197              
                      00044 ;-----0x1a0
  000001A0            00045 T0CR                     EQU     0x1a0
  000001A1            00046 T0CNT      EQU     0x1a1             
  000001A2            00047 T0LOAD     EQU     0x1a2             
  000001A3            00048 T0DATA     EQU     0x1a3             
  000001A4            00049 T1CR       EQU     0x1a4             
  000001A5            00050 T1CNT      EQU     0x1a5             
  000001A6            00051 T1LOAD     EQU     0x1a6             
  000001A7            00052 T1DATA     EQU     0x1a7             
                      00053 ;-----0x1a8
  000001AE            00054 OSCM       EQU     0x1ae
  000001AF            00055 LVDCR      EQU     0x1af                           
                      00056 ;-----0x1b0
  000001B0            00057 ADCR0                    EQU     0x1b0
  000001B1            00058 ADCR1      EQU     0x1b1             
  000001B4            00059 ADRH       EQU     0x1b4                               
  000001B5            00060 ADRL       EQU     0x1b5          
                      00061 ;----0x1f8                 
  000001FB            00062 OSCCAL           EQU       0x1fb
                      00063 
                      00064 #define         STATUS          PFLAG
                      00065 #define         INDF              INDF0
                      00066 #define         FSR                 FSR0
                      00067 #define         P0HCON          PUP0
                      00068 #define         P1HCON          PUP1
                      00069 #define         INTECON         INTE
                      00070 #define         INTFLAG   INTF
                      00071 
                      00072 ;INDF0 
                      00073 #define         INDF07          INDF0,7
                      00074 #define         INDF06          INDF0,6
                      00075 #define         INDF05          INDF0,5
                      00076 #define         INDF04          INDF0,4
                      00077 #define         INDF03          INDF0,3
                      00078 #define         INDF02          INDF0,2
                      00079 #define         INDF01          INDF0,1
                      00080 #define         INDF00          INDF0,0 
                      00081 
                      00082 ;INDF1 
                      00083 #define         INDF17          INDF1,7
                      00084 #define         INDF16          INDF1,6
                      00085 #define         INDF15          INDF1,5
                      00086 #define         INDF14          INDF1,4
                      00087 #define         INDF13          INDF1,3
                      00088 #define         INDF12          INDF1,2
                      00089 #define         INDF11          INDF1,1
                      00090 #define         INDF10          INDF1,0
                      00091 
                      00092 ;INDF2 
                      00093 #define         INDF27          INDF2,7
                      00094 #define         INDF26          INDF2,6
                      00095 #define         INDF25          INDF2,5
                      00096 #define         INDF24          INDF2,4
                      00097 #define         INDF23          INDF2,3
                      00098 #define         INDF22          INDF2,2
                      00099 #define         INDF21          INDF2,1
                      00100 #define         INDF20          INDF2,0 
                      00101 
                      00102 ;HIBYTE
                      00103 #define         HIBYTE7         HIBYTE,7
                      00104 #define         HIBYTE6         HIBYTE,6
                      00105 #define         HIBYTE5         HIBYTE,5
                      00106 #define         HIBYTE4         HIBYTE,4
                      00107 #define         HIBYTE3         HIBYTE,3
                      00108 #define         HIBYTE2         HIBYTE,2
                      00109 #define         HIBYTE1         HIBYTE,1
                      00110 #define         HIBYTE0         HIBYTE,0
                      00111 
                      00112 ;FSR0 
                      00113 #define         FSR07           FSR0,7
                      00114 #define         FSR06           FSR0,6
                      00115 #define         FSR05           FSR0,5
                      00116 #define         FSR04           FSR0,4
                      00117 #define         FSR03           FSR0,3
                      00118 #define         FSR02           FSR0,2
                      00119 #define         FSR01           FSR0,1
                      00120 #define         FSR00           FSR0,0 
                      00121 
                      00122 ;FSR1
                      00123 #define         FSR17           FSR1,7
                      00124 #define         FSR16           FSR1,6
                      00125 #define         FSR15           FSR1,5
                      00126 #define         FSR14           FSR1,4
                      00127 #define         FSR13           FSR1,3
                      00128 #define         FSR12           FSR1,2
                      00129 #define         FSR11           FSR1,1
                      00130 #define         FSR10           FSR1,0
                      00131 
                      00132 ;PCL 
                      00133 #define         PC7             PCL,7
                      00134 #define         PC6             PCL,6
                      00135 #define         PC5             PCL,5
                      00136 #define         PC4             PCL,4
                      00137 #define         PC3             PCL,3
                      00138 #define         PC2             PCL,2
                      00139 #define         PC1             PCL,1
                      00140 #define         PC0             PCL,0   
                      00141 
                      00142 ;----- STATUS Bits --------------------------
                      00143 #define Z         STATUS,2
                      00144 #define DC      STATUS,1
                      00145 #define C         STATUS,0
                      00146 
                      00147 ;----- MCR Bits --------------------------
                      00148 #define GIE         MCR,7
                      00149 #define TO          MCR,5
                      00150 #define PD          MCR,4
                      00151 #define MINT11  MCR,3
                      00152 #define MINT10  MCR,2
                      00153 #define MINT01  MCR,1
                      00154 #define MINT00  MCR,0
                      00155 
                      00156 ;INDF3 
                      00157 #define         INDF37          INDF3,7
                      00158 #define         INDF36          INDF3,6
                      00159 #define         INDF35          INDF3,5
                      00160 #define         INDF34          INDF3,4
                      00161 #define         INDF33          INDF3,3
                      00162 #define         INDF32          INDF3,2
                      00163 #define         INDF31          INDF3,1
                      00164 #define         INDF30          INDF3,0 
                      00165 
                      00166 ;----- INTE Bits --------------------------
                      00167 #define ADIE      INTE,6
                      00168 #define KBIE      INTE,4
                      00169 #define INT1IE  INTE,3
                      00170 #define INT0IE  INTE,2
                      00171 #define T1IE      INTE,1
                      00172 #define T0IE      INTE,0
                      00173 
                      00174 ;----- INTF Bits --------------------------
                      00175 #define ADIF      INTF,6
                      00176 #define KBIF      INTF,4
                      00177 #define INT1IF  INTF,3
                      00178 #define INT0IF  INTF,2
                      00179 #define T1IF      INTF,1
                      00180 #define T0IF      INTF,0
                      00181 
                      00182 ;IOP0
                      00183 #define         P04D            IOP0,4
                      00184 #define         P03D            IOP0,3
                      00185 #define         P02D            IOP0,2
                      00186 #define         P01D            IOP0,1
                      00187 #define         P00D              IOP0,0
                      00188 
                      00189 ;OEP0
                      00190 #define         P04OE           OEP0,4
                      00191 #define         P03OE           OEP0,3
                      00192 #define         P02OE           OEP0,2
                      00193 #define         P01OE           OEP0,1
                      00194 #define         P00OE           OEP0,0
                      00195 
                      00196 ;PUP0
                      00197 #define         P04PU           PUP0,4
                      00198 #define         P03PU           PUP0,3
                      00199 #define         P02PU           PUP0,2
                      00200 #define         P01PU           PUP0,1
                      00201 #define         P00PU           PUP0,0
                      00202 
                      00203 ;ANSEL
                      00204 #define         P13ANS          ANSEL,6
                      00205 #define         P12ANS          ANSEL,5
                      00206 #define         P04ANS          ANSEL,4
                      00207 #define         P03ANS          ANSEL,3
                      00208 #define         P02ANS          ANSEL,2
                      00209 #define         P01ANS          ANSEL,1
                      00210 #define         P00ANS          ANSEL,0
                      00211 
                      00212 ;IOP1
                      00213 #define         P16D            IOP1,6
                      00214 #define         P15D            IOP1,5
                      00215 #define         P14D              IOP1,4
                      00216 #define         P13D            IOP1,3
                      00217 #define         P12D            IOP1,2
                      00218 #define         P11D            IOP1,1
                      00219 #define         P10D              IOP1,0
                      00220 
                      00221 ;OEP1
                      00222 #define         P16OE           OEP1,6
                      00223 #define         P15OE           OEP1,5
                      00224 #define         P14OE           OEP1,4
                      00225 #define         P13OE           OEP1,3
                      00226 #define         P12OE           OEP1,2
                      00227 #define         P11OE           OEP1,1
                      00228 #define         P10OE           OEP1,0
                      00229 
                      00230 ;PUP1
                      00231 #define         P16PU           PUP1,6
                      00232 #define         P15PU           PUP1,5
                      00233 #define         P14PU           PUP1,4
                      00234 #define         P13PU           PUP1,3
                      00235 #define         P12PU           PUP1,2
                      00236 #define         P11PU           PUP1,1
                      00237 #define         P10PU           PUP1,0
                      00238 
                      00239 ;KBCR
                      00240 #define         KBCR6           KBCR,6
                      00241 #define         KBCR5           KBCR,5
                      00242 #define         KBCR4           KBCR,4
                      00243 #define         KBCR3           KBCR,3
                      00244 #define         KBCR2           KBCR,2
                      00245 #define         KBCR1           KBCR,1
                      00246 #define         KBCR0           KBCR,0
                      00247 
                      00248 ;----- T0CR  Bits ----------------
                      00249 #define TC0EN     T0CR,7
                      00250 #define PWM0OE  T0CR,6
                      00251 #define BUZ0OE  T0CR,5
                      00252 #define T0PTS1  T0CR,4
                      00253 #define T0PTS0  T0CR,3
                      00254 #define T0PR2     T0CR,2
                      00255 #define T0PR1     T0CR,1
                      00256 #define T0PR0     T0CR,0
                      00257 
                      00258 ;T0CNT
                      00259 #define         T0C7            T0CNT,7
                      00260 #define         T0C6            T0CNT,6
                      00261 #define         T0C5            T0CNT,5
                      00262 #define         T0C4            T0CNT,4
                      00263 #define         T0C3            T0CNT,3
                      00264 #define         T0C2            T0CNT,2
                      00265 #define         T0C1            T0CNT,1
                      00266 #define         T0C0            T0CNT,0
                      00267 
                      00268 ;T0LOAD
                      00269 #define         T0LOAD7         T0LOAD,7
                      00270 #define         T0LOAD6         T0LOAD,6
                      00271 #define         T0LOAD5         T0LOAD,5
                      00272 #define         T0LOAD4         T0LOAD,4
                      00273 #define         T0LOAD3         T0LOAD,3
                      00274 #define         T0LOAD2         T0LOAD,2
                      00275 #define         T0LOAD1         T0LOAD,1
                      00276 #define         T0LOAD0         T0LOAD,0
                      00277 
                      00278 ;T0DATA
                      00279 #define         T0DATA7         T0DATA,7
                      00280 #define         T0DATA6         T0DATA,6
                      00281 #define         T0DATA5         T0DATA,5
                      00282 #define         T0DATA4         T0DATA,4
                      00283 #define         T0DATA3         T0DATA,3
                      00284 #define         T0DATA2         T0DATA,2
                      00285 #define         T0DATA1         T0DATA,1
                      00286 #define         T0DATA0         T0DATA,0
                      00287 
                      00288 ;----- T1CR  Bits ----------------
                      00289 #define TC1EN     T1CR,7
                      00290 #define PWM1OE  T1CR,6
                      00291 #define BUZ1OE  T1CR,5
                      00292 #define T1PTS1  T1CR,4
                      00293 #define T1PTS0  T1CR,3
                      00294 #define T1PR2   T1CR,2
                      00295 #define T1PR1   T1CR,1
                      00296 #define T1PR0   T1CR,0
                      00297 
                      00298 ;T1CNT
                      00299 #define         T1C7            T1CNT,7
                      00300 #define         T1C6            T1CNT,6
                      00301 #define         T1C5            T1CNT,5
                      00302 #define         T1C4            T1CNT,4
                      00303 #define         T1C3            T1CNT,3
                      00304 #define         T1C2            T1CNT,2
                      00305 #define         T1C1            T1CNT,1
                      00306 #define         T1C0            T1CNT,0
                      00307 
                      00308 ;T1LOAD
                      00309 #define         T1LOAD7         T1LOAD,7
                      00310 #define         T1LOAD6         T1LOAD,6
                      00311 #define         T1LOAD5         T1LOAD,5
                      00312 #define         T1LOAD4         T1LOAD,4
                      00313 #define         T1LOAD3         T1LOAD,3
                      00314 #define         T1LOAD2         T1LOAD,2
                      00315 #define         T1LOAD1         T1LOAD,1
                      00316 #define         T1LOAD0         T1LOAD,0
                      00317 
                      00318 ;T1DATA
                      00319 #define         T1DATA7         T1DATA,7
                      00320 #define         T1DATA6         T1DATA,6
                      00321 #define         T1DATA5         T1DATA,5
                      00322 #define         T1DATA4         T1DATA,4
                      00323 #define         T1DATA3         T1DATA,3
                      00324 #define         T1DATA2         T1DATA,2
                      00325 #define         T1DATA1         T1DATA,1
                      00326 #define         T1DATA0         T1DATA,0
                      00327 
                      00328 ;----- OSCM  Bits ----------------
                      00329 #define STBL    OSCM,5
                      00330 #define STBH    OSCM,4
                      00331 #define CLKS    OSCM,2
                      00332 #define LFEN    OSCM,1
                      00333 #define HFEN    OSCM,0
                      00334 
                      00335 ;-----  LVDCR Bits -------
                      00336 #define LVDEN   PLVDCR,7
                      00337 #define LVDS2   PLVDCR,6
                      00338 #define LVDS1   PLVDCR,5
                      00339 #define LVDS0   PLVDCR,4
                      00340 #define LVDF    PLVDCR,0
                      00341 
                      00342 ;---- ADCR0 Bits -----------------
                      00343 #define ADCHS3  ADCR0,7
                      00344 #define ADCHS2  ADCR0,6
                      00345 #define ADCHS1  ADCR0,5
                      00346 #define ADCHS0  ADCR0,4
                      00347 #define ADCKS1  ADCR0,3
                      00348 #define ADCKS0  ADCR0,2
                      00349 #define ADEOC     ADCR0,1
                      00350 #define ADON      ADCR0,0
                      00351 
                      00352 ;---- ADCR1 Bits -----------------
                      00353 #define VRS2    ADCR1,2
                      00354 #define VRS1      ADCR1,1
                      00355 #define VRS0      ADCR1,0
                      00356 
                      00357 ;ADRH
                      00358 #define         ADR11           ADRH,7
                      00359 #define         ADR10           ADRH,6
                      00360 #define         ADR9            ADRH,5
                      00361 #define         ADR8            ADRH,4
                      00362 #define         ADR7            ADRH,3
                      00363 #define         ADR6            ADRH,2
                      00364 #define         ADR5            ADRH,1
                      00365 #define         ADR4            ADRH,0
                      00366 
                      00367 ;ADRL
                      00368 #define         ADR3            ADRL,3
                      00369 #define         ADR2            ADRL,2
                      00370 #define         ADR1            ADRL,1
                      00371 #define         ADR0            ADRL,0
                      00372 
                      00373 ;OSCCAL
                      00374 #define         OSCCAL7         OSCCAL,7
                      00375 #define         OSCCAL6         OSCCAL,6
                      00376 #define         OSCCAL5         OSCCAL,5
                      00377 #define         OSCCAL4         OSCCAL,4
                      00378 #define         OSCCAL3         OSCCAL,3
                      00379 #define         OSCCAL2         OSCCAL,2
                      00380 #define         OSCCAL1         OSCCAL,1
                      00381 #define         OSCCAL0         OSCCAL,0
                      00382 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  ___uchar2fs
                      00016         extern  ___schar2fs
                      00017         extern  ___uint2fs
                      00018         extern  ___sint2fs
                      00019         extern  ___ulong2fs
                      00020         extern  ___slong2fs
                      00021         extern  ___fs2uchar
                      00022         extern  ___fs2schar
                      00023         extern  ___fs2uint
                      00024         extern  ___fs2sint
                      00025         extern  ___fs2ulong
                      00026         extern  ___fs2slong
                      00027         extern  ___fsadd
                      00028         extern  ___fssub
                      00029         extern  ___fsdiv
                      00030         extern  ___fslt
                      00031         extern  ___fseq
                      00032         extern  ___fsneq
                      00033         extern  ___fsgt
                      00034         extern  __mullong
                      00035 
                      00036         extern STK06
                      00037         extern STK05
                      00038         extern STK04
                      00039         extern STK03
                      00040         extern STK02
                      00041         extern STK01
                      00042         extern STK00
                      00043 ;--------------------------------------------------------
                      00044 ; global declarations
                      00045 ;--------------------------------------------------------
                      00046         global  ___fsmul
                      00047 
                      00048 ;--------------------------------------------------------
                      00049 ; global definitions
                      00050 ;--------------------------------------------------------
                      00051 ;--------------------------------------------------------
                      00052 ; absolute symbol definitions
                      00053 ;--------------------------------------------------------
                      00054 ;--------------------------------------------------------
                      00055 ; compiler-defined variables
                      00056 ;--------------------------------------------------------
                      00057 UDL_fsmul_0     udata
0000                  00058 r0x100B res     1
0000                  00059 r0x100A res     1
0001                  00060 r0x1009 res     1
0001                  00061 r0x1008 res     1
0002                  00062 r0x100F res     1
0002                  00063 r0x100E res     1
0003                  00064 r0x100D res     1
0003                  00065 r0x100C res     1
0004                  00066 r0x1010 res     1
0004                  00067 r0x1011 res     1
0005                  00068 r0x1012 res     1
0005                  00069 r0x1013 res     1
0006                  00070 r0x1014 res     1
0006                  00071 r0x1015 res     1
0007                  00072 r0x1016 res     1
0007                  00073 r0x1017 res     1
0008                  00074 r0x1018 res     1
0008                  00075 r0x1019 res     1
0009                  00076 r0x101A res     1
0009                  00077 ___fsmul_fl1_1_22       res     4
000B                  00078 ___fsmul_fl2_1_22       res     4
                      00079 ;--------------------------------------------------------
                      00080 ; initialized data
                      00081 ;--------------------------------------------------------
                      00082 
                      00083 ;@Allocation info for local variables in function '__fsmul'
                      00084 ;@__fsmul __uchar2fs                Allocated to registers ;size:2
                      00085 ;@__fsmul __schar2fs                Allocated to registers ;size:2
                      00086 ;@__fsmul __uint2fs                 Allocated to registers ;size:2
                      00087 ;@__fsmul __sint2fs                 Allocated to registers ;size:2
                      00088 ;@__fsmul __ulong2fs                Allocated to registers ;size:2
                      00089 ;@__fsmul __slong2fs                Allocated to registers ;size:2
                      00090 ;@__fsmul __fs2uchar                Allocated to registers ;size:2
                      00091 ;@__fsmul __fs2schar                Allocated to registers ;size:2
                      00092 ;@__fsmul __fs2uint                 Allocated to registers ;size:2
                      00093 ;@__fsmul __fs2sint                 Allocated to registers ;size:2
                      00094 ;@__fsmul __fs2ulong                Allocated to registers ;size:2
                      00095 ;@__fsmul __fs2slong                Allocated to registers ;size:2
                      00096 ;@__fsmul __fsadd                   Allocated to registers ;size:2
                      00097 ;@__fsmul __fssub                   Allocated to registers ;size:2
                      00098 ;@__fsmul __fsdiv                   Allocated to registers ;size:2
                      00099 ;@__fsmul __fslt                    Allocated to registers ;size:2
                      00100 ;@__fsmul __fseq                    Allocated to registers ;size:2
                      00101 ;@__fsmul __fsneq                   Allocated to registers ;size:2
                      00102 ;@__fsmul __fsgt                    Allocated to registers ;size:2
                      00103 ;@__fsmul _mullong                  Allocated to registers ;size:2
                      00104 ;@__fsmul a2                        Allocated to registers r0x100F r0x100E r0x100D r0x100C ;size:4
                      00105 ;@__fsmul a1                        Allocated to registers r0x100B r0x100A r0x1009 r0x1008 ;size:4
                      00106 ;@__fsmul fl1                       Allocated to registers ;size:4
                      00107 ;@__fsmul fl2                       Allocated to registers ;size:4
                      00108 ;@__fsmul result                    Allocated to registers r0x100A r0x1009 r0x1008 r0x100F ;size:4
                      00109 ;@__fsmul exp                       Allocated to registers r0x100E r0x100D ;size:2
                      00110 ;@__fsmul sign                      Allocated to registers r0x100B ;size:1
                      00111 ;@end Allocation info for local variables in function '__fsmul';
                      00112 
                      00113 ;--------------------------------------------------------
                      00114 ; overlayable items in internal ram 
                      00115 ;--------------------------------------------------------
                      00116 ;       udata_ovr
                      00117 ;--------------------------------------------------------
                      00118 ; code
                      00119 ;--------------------------------------------------------
                      00120 code_fsmul      code
                      00121 ;***
                      00122 ;  pBlock Stats: dbName = C
                      00123 ;***
                      00124 ;entry:  ___fsmul       ;Function start
                      00125 ; 2 exit points
                      00126 ;has an exit
                      00127 ;functions called:
                      00128 ;   __mullong
                      00129 ;   __mullong
                      00130 ;   __mullong
                      00131 ;   __mullong
                      00132 ;   __mullong
                      00133 ;   __mullong
                      00134 ;26 compiler assigned registers:
                      00135 ;   r0x1008
                      00136 ;   STK00
                      00137 ;   r0x1009
                      00138 ;   STK01
                      00139 ;   r0x100A
                      00140 ;   STK02
                      00141 ;   r0x100B
                      00142 ;   STK03
                      00143 ;   r0x100C
                      00144 ;   STK04
                      00145 ;   r0x100D
                      00146 ;   STK05
                      00147 ;   r0x100E
                      00148 ;   STK06
                      00149 ;   r0x100F
                      00150 ;   r0x1010
                      00151 ;   r0x1011
                      00152 ;   r0x1012
                      00153 ;   r0x1013
                      00154 ;   r0x1014
                      00155 ;   r0x1015
                      00156 ;   r0x1016
                      00157 ;   r0x1017
                      00158 ;   r0x1018
                      00159 ;   r0x1019
                      00160 ;   r0x101A
                      00161 ;; Starting pCode block
                      00162 ;;[ICODE] ../libsdcc/fsmul.c:55:  _entry($14) :
                      00163 ;;[ICODE] ../libsdcc/fsmul.c:55:        proc ___fsmul [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0000                  00164 ___fsmul        ;Function start
                      00165 ; 2 exit points
                      00166 ;;[ICODE] ../libsdcc/fsmul.c:55: iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsmul_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv ___fsmul [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
                      00167 ;       .line   55; "../libsdcc/fsmul.c"        float __fsmul (float a1, float a2) _FS_REENTRANT
0000   5600           00168         MOVRA   r0x1008
0001   5800           00169         MOVAR   STK00
0002   5600           00170         MOVRA   r0x1009
0003   5800           00171         MOVAR   STK01
0004   5600           00172         MOVRA   r0x100A
0005   5800           00173         MOVAR   STK02
0006   5600           00174         MOVRA   (___fsmul_fl1_1_22 + 0)
0007   5600           00175         MOVRA   r0x100B
                      00176 ;;[ICODE] ../libsdcc/fsmul.c:55: iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsmul_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv ___fsmul [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0008   5800           00177         MOVAR   STK03
0009   5600           00178         MOVRA   r0x100C
000A   5800           00179         MOVAR   STK04
000B   5600           00180         MOVRA   r0x100D
000C   5800           00181         MOVAR   STK05
000D   5600           00182         MOVRA   r0x100E
000E   5800           00183         MOVAR   STK06
000F   5600           00184         MOVRA   (___fsmul_fl2_1_22 + 0)
0010   5600           00185         MOVRA   r0x100F
                      00186 ;;[ICODE] ../libsdcc/fsmul.c:62:        iTemp2 [k7 lr5:6 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00187 ;;[ICODE] ../libsdcc/fsmul.c:62:        *(iTemp2 [k7 lr5:6 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsmul_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00188 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00189 ;;99    MOVAR   r0x100B
                      00190 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
                      00191 ;       .line   62; "../libsdcc/fsmul.c"        fl1.f = a1;
0011   5800           00192         MOVAR   r0x100A
0012   5600           00193         MOVRA   (___fsmul_fl1_1_22 + 1)
                      00194 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
0013   5800           00195         MOVAR   r0x1009
0014   5600           00196         MOVRA   (___fsmul_fl1_1_22 + 2)
                      00197 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
0015   5800           00198         MOVAR   r0x1008
0016   5600           00199         MOVRA   (___fsmul_fl1_1_22 + 3)
                      00200 ;;[ICODE] ../libsdcc/fsmul.c:63:        iTemp4 [k11 lr7:8 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00201 ;;[ICODE] ../libsdcc/fsmul.c:63:        *(iTemp4 [k11 lr7:8 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsmul_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00202 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00203 ;;125   MOVAR   r0x100F
                      00204 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
                      00205 ;       .line   63; "../libsdcc/fsmul.c"        fl2.f = a2;
0017   5800           00206         MOVAR   r0x100E
0018   5600           00207         MOVRA   (___fsmul_fl2_1_22 + 1)
                      00208 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
0019   5800           00209         MOVAR   r0x100D
001A   5600           00210         MOVRA   (___fsmul_fl2_1_22 + 2)
                      00211 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
001B   5800           00212         MOVAR   r0x100C
001C   5600           00213         MOVRA   (___fsmul_fl2_1_22 + 3)
                      00214 ;;[ICODE] ../libsdcc/fsmul.c:65:        iTemp6 [k14 lr9:10 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00215 ;;[ICODE] ../libsdcc/fsmul.c:65:        iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp6 [k14 lr9:10 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00216 ;       .line   65; "../libsdcc/fsmul.c"        if (!fl1.l || !fl2.l)
001D   5800           00217         MOVAR   (___fsmul_fl1_1_22 + 0)
001E   5600           00218         MOVRA   r0x100B
001F   5800           00219         MOVAR   (___fsmul_fl1_1_22 + 1)
0020   5600           00220         MOVRA   r0x100A
0021   5800           00221         MOVAR   (___fsmul_fl1_1_22 + 2)
0022   5600           00222         MOVRA   r0x1009
0023   5800           00223         MOVAR   (___fsmul_fl1_1_22 + 3)
0024   5600           00224         MOVRA   r0x1008
                      00225 ;;[ICODE] ../libsdcc/fsmul.c:65:        if iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] == 0 goto _iftrue_0($1)
0025   5800           00226         MOVAR   r0x100B
0026   5C00           00227         ORAR    r0x100A
0027   5C00           00228         ORAR    r0x1009
0028   5C00           00229         ORAR    r0x1008
0029   F587           00230         JBCLR   STATUS,2
002A   A000           00231         GOTO    _00105_DS_
                      00232 ;;[ICODE] ../libsdcc/fsmul.c:65:        iTemp9 [k18 lr12:13 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00233 ;;[ICODE] ../libsdcc/fsmul.c:65:        iTemp11 [k21 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp9 [k18 lr12:13 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
002B   5800           00234         MOVAR   (___fsmul_fl2_1_22 + 0)
002C   5600           00235         MOVRA   r0x100B
002D   5800           00236         MOVAR   (___fsmul_fl2_1_22 + 1)
002E   5600           00237         MOVRA   r0x100A
002F   5800           00238         MOVAR   (___fsmul_fl2_1_22 + 2)
0030   5600           00239         MOVRA   r0x1009
0031   5800           00240         MOVAR   (___fsmul_fl2_1_22 + 3)
0032   5600           00241         MOVRA   r0x1008
                      00242 ;;[ICODE] ../libsdcc/fsmul.c:65:        if iTemp11 [k21 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] != 0 goto _iffalse_0($2)
0033   5800           00243         MOVAR   r0x100B
0034   5C00           00244         ORAR    r0x100A
0035   5C00           00245         ORAR    r0x1009
0036   5C00           00246         ORAR    r0x1008
0037   E587           00247         JBSET   STATUS,2
0038   A000           00248         GOTO    _00106_DS_
                      00249 ;;[ICODE] ../libsdcc/fsmul.c:65:  _iftrue_0($1) :
                      00250 ;;[ICODE] ../libsdcc/fsmul.c:66:        ret 0 {float literal}
0039                  00251 _00105_DS_
                      00252 ;       .line   66; "../libsdcc/fsmul.c"        return (0);
0039   3C00           00253         MOVAI   0x00
003A   5600           00254         MOVRA   STK02
003B   3C00           00255         MOVAI   0x00
003C   5600           00256         MOVRA   STK01
003D   3C00           00257         MOVAI   0x00
003E   5600           00258         MOVRA   STK00
003F   3C00           00259         MOVAI   0x00
0040   A000           00260         GOTO    _00117_DS_
                      00261 ;;[ICODE] ../libsdcc/fsmul.c:66:  _iffalse_0($2) :
                      00262 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp13 [k24 lr18:19 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00263 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp15 [k27 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp13 [k24 lr18:19 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0041                  00264 _00106_DS_
                      00265 ;       .line   69; "../libsdcc/fsmul.c"        sign = SIGN (fl1.l) ^ SIGN (fl2.l);
0041   5800           00266         MOVAR   (___fsmul_fl1_1_22 + 0)
0042   5600           00267         MOVRA   r0x100B
0043   5800           00268         MOVAR   (___fsmul_fl1_1_22 + 1)
0044   5600           00269         MOVRA   r0x100A
0045   5800           00270         MOVAR   (___fsmul_fl1_1_22 + 2)
0046   5600           00271         MOVRA   r0x1009
0047   5800           00272         MOVAR   (___fsmul_fl1_1_22 + 3)
0048   5600           00273         MOVRA   r0x1008
                      00274 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp16 [k28 lr20:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1004 ] = gabit iTemp15 [k27 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0049   5800           00275         MOVAR   r0x1008
004A   3E80           00276         ANDAI   0x80
004B   E587           00277         JBSET   STATUS,2
004C   3C01           00278         MOVAI   0x01
004D   5600           00279         MOVRA   r0x100F
                      00280 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp17 [k29 lr21:22 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00281 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp19 [k32 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp17 [k29 lr21:22 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
004E   5800           00282         MOVAR   (___fsmul_fl2_1_22 + 0)
004F   5600           00283         MOVRA   r0x100B
0050   5800           00284         MOVAR   (___fsmul_fl2_1_22 + 1)
0051   5600           00285         MOVRA   r0x100A
0052   5800           00286         MOVAR   (___fsmul_fl2_1_22 + 2)
0053   5600           00287         MOVRA   r0x1009
0054   5800           00288         MOVAR   (___fsmul_fl2_1_22 + 3)
0055   5600           00289         MOVRA   r0x1008
                      00290 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp20 [k33 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1005 ] = gabit iTemp19 [k32 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0056   5800           00291         MOVAR   r0x1008
0057   3E80           00292         ANDAI   0x80
0058   E587           00293         JBSET   STATUS,2
0059   3C01           00294         MOVAI   0x01
005A   5600           00295         MOVRA   r0x100E
                      00296 ;;[ICODE] ../libsdcc/fsmul.c:69:        iTemp12 [k22 lr24:124 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ ___fsmul_sign_1_22}[r0x1000 ] = iTemp16 [k28 lr20:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1004 ] ^ iTemp20 [k33 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed}[r0x1005 ]
005B   5800           00297         MOVAR   r0x100E
005C   4000           00298         XORAR   r0x100F
005D   5600           00299         MOVRA   r0x100B
                      00300 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp23 [k37 lr26:27 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00301 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp25 [k40 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp23 [k37 lr26:27 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00302 ;       .line   70; "../libsdcc/fsmul.c"        exp = EXP (fl1.l) - EXCESS;
005E   5800           00303         MOVAR   (___fsmul_fl1_1_22 + 0)
005F   5600           00304         MOVRA   r0x100A
0060   5800           00305         MOVAR   (___fsmul_fl1_1_22 + 1)
0061   5600           00306         MOVRA   r0x1009
0062   5800           00307         MOVAR   (___fsmul_fl1_1_22 + 2)
0063   5600           00308         MOVRA   r0x1008
0064   5800           00309         MOVAR   (___fsmul_fl1_1_22 + 3)
0065   5600           00310         MOVRA   r0x100F
                      00311 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp26 [k41 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1005 r0x1006 r0x1007 r0x1008 ] = iTemp25 [k40 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x17 {const-unsigned-char literal}
0066   5000           00312         RLAR    r0x1008
0067   5000           00313         RLAR    r0x100F
0068   5600           00314         MOVRA   r0x100A
0069   5600           00315         MOVRA   r0x100E
006A   7600           00316         CLRR    r0x100D
006B   5200           00317         RLR     r0x100D
006C   7600           00318         CLRR    r0x100C
006D   7600           00319         CLRR    r0x1010
                      00320 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp27 [k42 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp26 [k41 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1005 r0x1006 r0x1007 r0x1008 ] & 0xff {unsigned-long-int literal}
                      00321 ;;103   MOVAR   r0x100E
006E   7600           00322         CLRR    r0x1009
006F   7600           00323         CLRR    r0x1008
0070   7600           00324         CLRR    r0x100F
                      00325 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp28 [k43 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp27 [k42 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] - 0x7e {unsigned-long-int literal}
0071   3C82           00326         MOVAI   0x82
0072   7E00           00327         ADDRA   r0x100A
0073   3CFF           00328         MOVAI   0xff
0074   E187           00329         JBSET   STATUS,0
0075   7E00           00330         ADDRA   r0x1009
0076   3CFF           00331         MOVAI   0xff
0077   E187           00332         JBSET   STATUS,0
0078   7E00           00333         ADDRA   r0x1008
0079   3CFF           00334         MOVAI   0xff
007A   E187           00335         JBSET   STATUS,0
007B   7E00           00336         ADDRA   r0x100F
                      00337 ;;[ICODE] ../libsdcc/fsmul.c:70:        iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] = (int fixed)iTemp28 [k43 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ]
007C   5800           00338         MOVAR   r0x100A
007D   5600           00339         MOVRA   r0x100E
007E   5800           00340         MOVAR   r0x1009
007F   5600           00341         MOVRA   r0x100D
                      00342 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp30 [k45 lr33:34 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00343 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp32 [k48 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp30 [k45 lr33:34 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00344 ;       .line   71; "../libsdcc/fsmul.c"        exp += EXP (fl2.l);
0080   5800           00345         MOVAR   (___fsmul_fl2_1_22 + 0)
0081   5600           00346         MOVRA   r0x100A
0082   5800           00347         MOVAR   (___fsmul_fl2_1_22 + 1)
0083   5600           00348         MOVRA   r0x1009
0084   5800           00349         MOVAR   (___fsmul_fl2_1_22 + 2)
0085   5600           00350         MOVRA   r0x1008
0086   5800           00351         MOVAR   (___fsmul_fl2_1_22 + 3)
0087   5600           00352         MOVRA   r0x100F
                      00353 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp33 [k49 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = iTemp32 [k48 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x17 {const-unsigned-char literal}
0088   5000           00354         RLAR    r0x1008
0089   5000           00355         RLAR    r0x100F
008A   5600           00356         MOVRA   r0x100A
008B   5600           00357         MOVRA   r0x100C
008C   7600           00358         CLRR    r0x1010
008D   5200           00359         RLR     r0x1010
008E   7600           00360         CLRR    r0x1011
008F   7600           00361         CLRR    r0x1012
                      00362 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp34 [k50 lr36:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp33 [k49 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] & 0xff {unsigned-long-int literal}
                      00363 ;;104   MOVAR   r0x100C
0090   7600           00364         CLRR    r0x1009
0091   7600           00365         CLRR    r0x1008
0092   7600           00366         CLRR    r0x100F
                      00367 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp35 [k51 lr37:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = (unsigned-long-int fixed)iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ]
0093   5800           00368         MOVAR   r0x100E
0094   5600           00369         MOVRA   r0x100C
0095   5800           00370         MOVAR   r0x100D
0096   5600           00371         MOVRA   r0x1010
0097   3C00           00372         MOVAI   0x00
0098   FE00           00373         JBCLR   r0x1010,7
0099   3CFF           00374         MOVAI   0xff
009A   5600           00375         MOVRA   r0x1012
009B   5600           00376         MOVRA   r0x1011
                      00377 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp36 [k52 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp35 [k51 lr37:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] + iTemp34 [k50 lr36:38 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ]
009C   5800           00378         MOVAR   r0x100A
009D   7C00           00379         ADDAR   r0x100C
009E   5600           00380         MOVRA   r0x100A
009F   5800           00381         MOVAR   r0x1010
00A0   F187           00382         JBCLR   STATUS,0
00A1   6000           00383         JZAR    r0x1010
00A2   7E00           00384         ADDRA   r0x1009
00A3   5800           00385         MOVAR   r0x1011
00A4   F187           00386         JBCLR   STATUS,0
00A5   6000           00387         JZAR    r0x1011
00A6   7E00           00388         ADDRA   r0x1008
00A7   5800           00389         MOVAR   r0x1012
00A8   F187           00390         JBCLR   STATUS,0
00A9   6000           00391         JZAR    r0x1012
00AA   7E00           00392         ADDRA   r0x100F
                      00393 ;;[ICODE] ../libsdcc/fsmul.c:71:        iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] = (int fixed)iTemp36 [k52 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ]
00AB   5800           00394         MOVAR   r0x100A
00AC   5600           00395         MOVRA   r0x100E
00AD   5800           00396         MOVAR   r0x1009
00AE   5600           00397         MOVRA   r0x100D
                      00398 ;;[ICODE] ../libsdcc/fsmul.c:73:        iTemp38 [k54 lr41:46 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00399 ;;[ICODE] ../libsdcc/fsmul.c:73:        iTemp40 [k57 lr42:43 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00400 ;;[ICODE] ../libsdcc/fsmul.c:73:        iTemp42 [k60 lr43:44 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp40 [k57 lr42:43 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00401 ;       .line   73; "../libsdcc/fsmul.c"        fl1.l = MANT (fl1.l);
00AF   5800           00402         MOVAR   (___fsmul_fl1_1_22 + 0)
00B0   5600           00403         MOVRA   r0x100A
00B1   5800           00404         MOVAR   (___fsmul_fl1_1_22 + 1)
00B2   5600           00405         MOVRA   r0x1009
00B3   5800           00406         MOVAR   (___fsmul_fl1_1_22 + 2)
00B4   5600           00407         MOVRA   r0x1008
00B5   5800           00408         MOVAR   (___fsmul_fl1_1_22 + 3)
00B6   5600           00409         MOVRA   r0x100F
                      00410 ;;[ICODE] ../libsdcc/fsmul.c:73:        iTemp43 [k61 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp42 [k60 lr43:44 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] & 0x7fffff {unsigned-long-int literal}
00B7   DE00           00411         BCLR    r0x1008,7
00B8   7600           00412         CLRR    r0x100F
                      00413 ;;[ICODE] ../libsdcc/fsmul.c:73:        iTemp44 [k62 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp43 [k61 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] | 0x800000 {unsigned-long-int literal}
00B9   CE00           00414         BSET    r0x1008,7
                      00415 ;;[ICODE] ../libsdcc/fsmul.c:73:        *(iTemp38 [k54 lr41:46 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := iTemp44 [k62 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ]
                      00416 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
00BA   5800           00417         MOVAR   r0x100A
00BB   5600           00418         MOVRA   (___fsmul_fl1_1_22 + 0)
                      00419 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
00BC   5800           00420         MOVAR   r0x1009
00BD   5600           00421         MOVRA   (___fsmul_fl1_1_22 + 1)
                      00422 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
00BE   5800           00423         MOVAR   r0x1008
00BF   5600           00424         MOVRA   (___fsmul_fl1_1_22 + 2)
                      00425 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
00C0   3C00           00426         MOVAI   0x00
00C1   5600           00427         MOVRA   (___fsmul_fl1_1_22 + 3)
                      00428 ;;[ICODE] ../libsdcc/fsmul.c:74:        iTemp45 [k63 lr47:52 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00429 ;;[ICODE] ../libsdcc/fsmul.c:74:        iTemp47 [k66 lr48:49 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00430 ;;[ICODE] ../libsdcc/fsmul.c:74:        iTemp49 [k69 lr49:50 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp47 [k66 lr48:49 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00431 ;       .line   74; "../libsdcc/fsmul.c"        fl2.l = MANT (fl2.l);
00C2   5800           00432         MOVAR   (___fsmul_fl2_1_22 + 0)
00C3   5600           00433         MOVRA   r0x100A
00C4   5800           00434         MOVAR   (___fsmul_fl2_1_22 + 1)
00C5   5600           00435         MOVRA   r0x1009
00C6   5800           00436         MOVAR   (___fsmul_fl2_1_22 + 2)
00C7   5600           00437         MOVRA   r0x1008
00C8   5800           00438         MOVAR   (___fsmul_fl2_1_22 + 3)
00C9   5600           00439         MOVRA   r0x100F
                      00440 ;;[ICODE] ../libsdcc/fsmul.c:74:        iTemp50 [k70 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp49 [k69 lr49:50 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] & 0x7fffff {unsigned-long-int literal}
00CA   DE00           00441         BCLR    r0x1008,7
00CB   7600           00442         CLRR    r0x100F
                      00443 ;;[ICODE] ../libsdcc/fsmul.c:74:        iTemp51 [k71 lr51:52 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp50 [k70 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ] | 0x800000 {unsigned-long-int literal}
00CC   CE00           00444         BSET    r0x1008,7
                      00445 ;;[ICODE] ../libsdcc/fsmul.c:74:        *(iTemp45 [k63 lr47:52 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := iTemp51 [k71 lr51:52 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1001 r0x1002 r0x1003 r0x1004 ]
                      00446 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
00CD   5800           00447         MOVAR   r0x100A
00CE   5600           00448         MOVRA   (___fsmul_fl2_1_22 + 0)
                      00449 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
00CF   5800           00450         MOVAR   r0x1009
00D0   5600           00451         MOVRA   (___fsmul_fl2_1_22 + 1)
                      00452 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
00D1   5800           00453         MOVAR   r0x1008
00D2   5600           00454         MOVRA   (___fsmul_fl2_1_22 + 2)
                      00455 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
00D3   3C00           00456         MOVAI   0x00
00D4   5600           00457         MOVRA   (___fsmul_fl2_1_22 + 3)
                      00458 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp53 [k74 lr53:54 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00459 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp55 [k77 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp53 [k74 lr53:54 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00460 ;       .line   77; "../libsdcc/fsmul.c"        result = (fl1.l >> 8) * (fl2.l >> 8);
00D5   5800           00461         MOVAR   (___fsmul_fl1_1_22 + 0)
00D6   5600           00462         MOVRA   r0x100A
00D7   5800           00463         MOVAR   (___fsmul_fl1_1_22 + 1)
00D8   5600           00464         MOVRA   r0x100C
00D9   5600           00465         MOVRA   r0x1009
00DA   5800           00466         MOVAR   (___fsmul_fl1_1_22 + 2)
00DB   5600           00467         MOVRA   r0x1010
00DC   5600           00468         MOVRA   r0x1008
00DD   5800           00469         MOVAR   (___fsmul_fl1_1_22 + 3)
00DE   5600           00470         MOVRA   r0x1011
00DF   5600           00471         MOVRA   r0x100F
                      00472 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp56 [k78 lr55:60 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = iTemp55 [k77 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x8 {const-unsigned-char literal}
                      00473 ;;119   MOVAR   r0x1009
                      00474 ;;101   MOVAR   r0x1008
                      00475 ;;120   MOVAR   r0x100F
00E0   7600           00476         CLRR    r0x1012
                      00477 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp57 [k79 lr56:57 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00478 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp59 [k82 lr57:58 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = @[iTemp57 [k79 lr56:57 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
00E1   5800           00479         MOVAR   (___fsmul_fl2_1_22 + 0)
00E2   5600           00480         MOVRA   r0x100A
00E3   5800           00481         MOVAR   (___fsmul_fl2_1_22 + 1)
00E4   5600           00482         MOVRA   r0x1013
00E5   5600           00483         MOVRA   r0x1009
00E6   5800           00484         MOVAR   (___fsmul_fl2_1_22 + 2)
00E7   5600           00485         MOVRA   r0x1008
00E8   5800           00486         MOVAR   (___fsmul_fl2_1_22 + 3)
00E9   5600           00487         MOVRA   r0x1015
00EA   5600           00488         MOVRA   r0x100F
                      00489 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp60 [k83 lr58:60 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] = iTemp59 [k82 lr57:58 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x8 {const-unsigned-char literal}
                      00490 ;;100   MOVAR   r0x1009
                      00491 ;;124   MOVAR   r0x1008
                      00492 ;;102   MOVAR   r0x100F
00EB   7600           00493         CLRR    r0x1016
                      00494 ;;[ICODE] ../libsdcc/fsmul.c:77:        send iTemp56 [k78 lr55:60 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ]{argreg = 1}
                      00495 ;;[ICODE] ../libsdcc/fsmul.c:77:        send iTemp60 [k83 lr58:60 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ]{argreg = 1}
                      00496 ;;[ICODE] ../libsdcc/fsmul.c:77:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = call __mullong [k141 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
00EC   5800           00497         MOVAR   r0x1013
00ED   5600           00498         MOVRA   STK06
                      00499 ;;123   MOVAR   r0x1014
00EE   5800           00500         MOVAR   r0x1008
00EF   5600           00501         MOVRA   r0x1014
00F0   5600           00502         MOVRA   STK05
00F1   5800           00503         MOVAR   r0x1015
00F2   5600           00504         MOVRA   STK04
00F3   3C00           00505         MOVAI   0x00
00F4   5600           00506         MOVRA   STK03
00F5   5800           00507         MOVAR   r0x100C
00F6   5600           00508         MOVRA   STK02
00F7   5800           00509         MOVAR   r0x1010
00F8   5600           00510         MOVRA   STK01
00F9   5800           00511         MOVAR   r0x1011
00FA   5600           00512         MOVRA   STK00
00FB   3C00           00513         MOVAI   0x00
00FC   8000           00514         CALL    __mullong
00FD   5600           00515         MOVRA   r0x100F
00FE   5800           00516         MOVAR   STK00
00FF   5600           00517         MOVRA   r0x1008
0100   5800           00518         MOVAR   STK01
0101   5600           00519         MOVRA   r0x1009
0102   5800           00520         MOVAR   STK02
0103   5600           00521         MOVRA   r0x100A
                      00522 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp62 [k85 lr63:64 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00523 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp64 [k88 lr64:65 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = @[iTemp62 [k85 lr63:64 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00524 ;       .line   78; "../libsdcc/fsmul.c"        result += ((fl1.l & (unsigned long) 0xFF) * (fl2.l >> 8)) >> 8;
0104   5800           00525         MOVAR   (___fsmul_fl1_1_22 + 0)
0105   5600           00526         MOVRA   r0x100C
0106   5800           00527         MOVAR   (___fsmul_fl1_1_22 + 1)
0107   5600           00528         MOVRA   r0x1010
0108   5800           00529         MOVAR   (___fsmul_fl1_1_22 + 2)
0109   5600           00530         MOVRA   r0x1011
010A   5800           00531         MOVAR   (___fsmul_fl1_1_22 + 3)
010B   5600           00532         MOVRA   r0x1012
                      00533 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp65 [k89 lr65:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] = iTemp64 [k88 lr64:65 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] & 0xff {unsigned-long-int literal}
010C   7600           00534         CLRR    r0x1010
010D   7600           00535         CLRR    r0x1011
010E   7600           00536         CLRR    r0x1012
                      00537 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp66 [k90 lr66:67 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00538 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp68 [k93 lr67:68 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] = @[iTemp66 [k90 lr66:67 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
010F   5800           00539         MOVAR   (___fsmul_fl2_1_22 + 0)
0110   5600           00540         MOVRA   r0x1013
0111   5800           00541         MOVAR   (___fsmul_fl2_1_22 + 1)
0112   5600           00542         MOVRA   r0x1014
0113   5800           00543         MOVAR   (___fsmul_fl2_1_22 + 2)
0114   5600           00544         MOVRA   r0x1015
0115   5800           00545         MOVAR   (___fsmul_fl2_1_22 + 3)
0116   5600           00546         MOVRA   r0x1016
                      00547 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp69 [k94 lr68:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100F r0x1010 r0x1011 r0x1012 ] = iTemp68 [k93 lr67:68 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] >> 0x8 {const-unsigned-char literal}
                      00548 ;;114   MOVAR   r0x1014
                      00549 ;;116   MOVAR   r0x1015
                      00550 ;;118   MOVAR   r0x1016
0117   7600           00551         CLRR    r0x101A
                      00552 ;;[ICODE] ../libsdcc/fsmul.c:78:        send iTemp65 [k89 lr65:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ]{argreg = 1}
                      00553 ;;[ICODE] ../libsdcc/fsmul.c:78:        send iTemp69 [k94 lr68:70 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100F r0x1010 r0x1011 r0x1012 ]{argreg = 1}
                      00554 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp70 [k95 lr71:72 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = call __mullong [k141 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
                      00555 ;;113   MOVAR   r0x1017
0118   5800           00556         MOVAR   r0x1014
0119   5600           00557         MOVRA   r0x1017
011A   5600           00558         MOVRA   STK06
                      00559 ;;115   MOVAR   r0x1018
011B   5800           00560         MOVAR   r0x1015
011C   5600           00561         MOVRA   r0x1018
011D   5600           00562         MOVRA   STK05
                      00563 ;;117   MOVAR   r0x1019
011E   5800           00564         MOVAR   r0x1016
011F   5600           00565         MOVRA   r0x1019
0120   5600           00566         MOVRA   STK04
0121   3C00           00567         MOVAI   0x00
0122   5600           00568         MOVRA   STK03
0123   5800           00569         MOVAR   r0x100C
0124   5600           00570         MOVRA   STK02
0125   3C00           00571         MOVAI   0x00
0126   5600           00572         MOVRA   STK01
0127   3C00           00573         MOVAI   0x00
0128   5600           00574         MOVRA   STK00
0129   3C00           00575         MOVAI   0x00
012A   8000           00576         CALL    __mullong
012B   5600           00577         MOVRA   r0x1015
012C   5600           00578         MOVRA   r0x1012
012D   5800           00579         MOVAR   STK00
012E   5600           00580         MOVRA   r0x1014
012F   5600           00581         MOVRA   r0x1011
0130   5800           00582         MOVAR   STK01
0131   5600           00583         MOVRA   r0x1010
0132   5800           00584         MOVAR   STK02
0133   5600           00585         MOVRA   r0x100C
                      00586 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp71 [k96 lr72:73 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] = iTemp70 [k95 lr71:72 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] >> 0x8 {const-unsigned-char literal}
                      00587 ;;109   MOVAR   r0x1010
                      00588 ;;121   MOVAR   r0x1011
                      00589 ;;122   MOVAR   r0x1012
0134   7600           00590         CLRR    r0x1016
                      00591 ;;[ICODE] ../libsdcc/fsmul.c:78:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] + iTemp71 [k96 lr72:73 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ]
                      00592 ;;108   MOVAR   r0x1013
0135   5800           00593         MOVAR   r0x1010
0136   5600           00594         MOVRA   r0x1013
0137   7E00           00595         ADDRA   r0x100A
0138   5800           00596         MOVAR   r0x1014
0139   F187           00597         JBCLR   STATUS,0
013A   6000           00598         JZAR    r0x1014
013B   7E00           00599         ADDRA   r0x1009
013C   5800           00600         MOVAR   r0x1015
013D   F187           00601         JBCLR   STATUS,0
013E   6000           00602         JZAR    r0x1015
013F   7E00           00603         ADDRA   r0x1008
0140   5800           00604         MOVAR   r0x1016
0141   F187           00605         JBCLR   STATUS,0
0142   6000           00606         JZAR    r0x1016
0143   7E00           00607         ADDRA   r0x100F
                      00608 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp73 [k98 lr75:76 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00609 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp75 [k101 lr76:77 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = @[iTemp73 [k98 lr75:76 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00610 ;       .line   79; "../libsdcc/fsmul.c"        result += ((fl2.l & (unsigned long) 0xFF) * (fl1.l >> 8)) >> 8;
0144   5800           00611         MOVAR   (___fsmul_fl2_1_22 + 0)
0145   5600           00612         MOVRA   r0x100C
0146   5800           00613         MOVAR   (___fsmul_fl2_1_22 + 1)
0147   5600           00614         MOVRA   r0x1010
0148   5800           00615         MOVAR   (___fsmul_fl2_1_22 + 2)
0149   5600           00616         MOVRA   r0x1011
014A   5800           00617         MOVAR   (___fsmul_fl2_1_22 + 3)
014B   5600           00618         MOVRA   r0x1012
                      00619 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp76 [k102 lr77:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] = iTemp75 [k101 lr76:77 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] & 0xff {unsigned-long-int literal}
014C   7600           00620         CLRR    r0x1010
014D   7600           00621         CLRR    r0x1011
014E   7600           00622         CLRR    r0x1012
                      00623 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp77 [k103 lr78:79 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00624 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp79 [k106 lr79:80 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] = @[iTemp77 [k103 lr78:79 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
014F   5800           00625         MOVAR   (___fsmul_fl1_1_22 + 0)
0150   5600           00626         MOVRA   r0x1013
0151   5800           00627         MOVAR   (___fsmul_fl1_1_22 + 1)
0152   5600           00628         MOVRA   r0x1017
0153   5600           00629         MOVRA   r0x1014
0154   5800           00630         MOVAR   (___fsmul_fl1_1_22 + 2)
0155   5600           00631         MOVRA   r0x1018
0156   5600           00632         MOVRA   r0x1015
0157   5800           00633         MOVAR   (___fsmul_fl1_1_22 + 3)
0158   5600           00634         MOVRA   r0x1019
0159   5600           00635         MOVRA   r0x1016
                      00636 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp80 [k107 lr80:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100F r0x1010 r0x1011 r0x1012 ] = iTemp79 [k106 lr79:80 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] >> 0x8 {const-unsigned-char literal}
                      00637 ;;110   MOVAR   r0x1014
                      00638 ;;111   MOVAR   r0x1015
                      00639 ;;112   MOVAR   r0x1016
015A   7600           00640         CLRR    r0x101A
                      00641 ;;[ICODE] ../libsdcc/fsmul.c:79:        send iTemp76 [k102 lr77:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ]{argreg = 1}
                      00642 ;;[ICODE] ../libsdcc/fsmul.c:79:        send iTemp80 [k107 lr80:82 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100F r0x1010 r0x1011 r0x1012 ]{argreg = 1}
                      00643 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp81 [k108 lr83:84 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] = call __mullong [k141 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
015B   5800           00644         MOVAR   r0x1017
015C   5600           00645         MOVRA   STK06
015D   5800           00646         MOVAR   r0x1018
015E   5600           00647         MOVRA   STK05
015F   5800           00648         MOVAR   r0x1019
0160   5600           00649         MOVRA   STK04
0161   3C00           00650         MOVAI   0x00
0162   5600           00651         MOVRA   STK03
0163   5800           00652         MOVAR   r0x100C
0164   5600           00653         MOVRA   STK02
0165   3C00           00654         MOVAI   0x00
0166   5600           00655         MOVRA   STK01
0167   3C00           00656         MOVAI   0x00
0168   5600           00657         MOVRA   STK00
0169   3C00           00658         MOVAI   0x00
016A   8000           00659         CALL    __mullong
016B   5600           00660         MOVRA   r0x1015
016C   5600           00661         MOVRA   r0x1012
016D   5800           00662         MOVAR   STK00
016E   5600           00663         MOVRA   r0x1014
016F   5600           00664         MOVRA   r0x1011
0170   5800           00665         MOVAR   STK01
0171   5600           00666         MOVRA   r0x1013
0172   5600           00667         MOVRA   r0x1010
0173   5800           00668         MOVAR   STK02
0174   5600           00669         MOVRA   r0x100C
                      00670 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp82 [k109 lr84:85 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ] = iTemp81 [k108 lr83:84 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x1007 r0x1008 r0x1009 r0x100A ] >> 0x8 {const-unsigned-char literal}
                      00671 ;;105   MOVAR   r0x1010
                      00672 ;;106   MOVAR   r0x1011
                      00673 ;;107   MOVAR   r0x1012
0175   7600           00674         CLRR    r0x1016
                      00675 ;;[ICODE] ../libsdcc/fsmul.c:79:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] + iTemp82 [k109 lr84:85 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-unsigned-long-int fixed}[r0x100B r0x100C r0x100D r0x100E ]
0176   5800           00676         MOVAR   r0x1013
0177   7E00           00677         ADDRA   r0x100A
0178   5800           00678         MOVAR   r0x1014
0179   F187           00679         JBCLR   STATUS,0
017A   6000           00680         JZAR    r0x1014
017B   7E00           00681         ADDRA   r0x1009
017C   5800           00682         MOVAR   r0x1015
017D   F187           00683         JBCLR   STATUS,0
017E   6000           00684         JZAR    r0x1015
017F   7E00           00685         ADDRA   r0x1008
0180   5800           00686         MOVAR   r0x1016
0181   F187           00687         JBCLR   STATUS,0
0182   6000           00688         JZAR    r0x1016
0183   7E00           00689         ADDRA   r0x100F
                      00690 ;;[ICODE] ../libsdcc/fsmul.c:82:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] + 0x40 {unsigned-long-int literal}
                      00691 ;       .line   82; "../libsdcc/fsmul.c"        result += 0x40;
0184   3C40           00692         MOVAI   0x40
0185   7E00           00693         ADDRA   r0x100A
0186   F187           00694         JBCLR   STATUS,0
0187   6600           00695         INCR    r0x1009
0188   F587           00696         JBCLR   STATUS,2
0189   6600           00697         INCR    r0x1008
018A   F587           00698         JBCLR   STATUS,2
018B   6600           00699         INCR    r0x100F
                      00700 ;;[ICODE] ../libsdcc/fsmul.c:84:        iTemp85 [k112 lr89:90 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] & 0x80000000 {unsigned-long-int literal}
                      00701 ;       .line   84; "../libsdcc/fsmul.c"        if (result & SIGNBIT)
018C   EE00           00702         JBSET   r0x100F,7
018D   A000           00703         GOTO    _00109_DS_
                      00704 ;;[ICODE] ../libsdcc/fsmul.c:84:        if iTemp85 [k112 lr89:90 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _iffalse_1($5)
                      00705 ;;[ICODE] ../libsdcc/fsmul.c:87:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] + 0x40 {unsigned-long-int literal}
                      00706 ;       .line   87; "../libsdcc/fsmul.c"        result += 0x40;
018E   3C40           00707         MOVAI   0x40
018F   7E00           00708         ADDRA   r0x100A
0190   F187           00709         JBCLR   STATUS,0
0191   6600           00710         INCR    r0x1009
0192   F587           00711         JBCLR   STATUS,2
0193   6600           00712         INCR    r0x1008
0194   F587           00713         JBCLR   STATUS,2
0195   6600           00714         INCR    r0x100F
                      00715 ;;[ICODE] ../libsdcc/fsmul.c:88:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x8 {const-unsigned-char literal}
                      00716 ;       .line   88; "../libsdcc/fsmul.c"        result >>= 8;
0196   5800           00717         MOVAR   r0x1009
0197   5600           00718         MOVRA   r0x100A
0198   5800           00719         MOVAR   r0x1008
0199   5600           00720         MOVRA   r0x1009
019A   5800           00721         MOVAR   r0x100F
019B   5600           00722         MOVRA   r0x1008
019C   7600           00723         CLRR    r0x100F
                      00724 ;;[ICODE] ../libsdcc/fsmul.c:88:         goto _ifend_1($6)
019D   A000           00725         GOTO    _00110_DS_
                      00726 ;;[ICODE] ../libsdcc/fsmul.c:88:  _iffalse_1($5) :
                      00727 ;;[ICODE] ../libsdcc/fsmul.c:92:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] >> 0x7 {const-unsigned-char literal}
019E                  00728 _00109_DS_
                      00729 ;       .line   92; "../libsdcc/fsmul.c"        result >>= 7;
019E   5000           00730         RLAR    r0x100A
019F   5000           00731         RLAR    r0x1009
01A0   5600           00732         MOVRA   r0x100A
01A1   5000           00733         RLAR    r0x1008
01A2   5600           00734         MOVRA   r0x1009
01A3   5000           00735         RLAR    r0x100F
01A4   5600           00736         MOVRA   r0x1008
01A5   7600           00737         CLRR    r0x100F
01A6   5200           00738         RLR     r0x100F
                      00739 ;;[ICODE] ../libsdcc/fsmul.c:93:        iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] = iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] - 0x1 {const-unsigned-char literal}
                      00740 ;       .line   93; "../libsdcc/fsmul.c"        exp--;
01A7   3CFF           00741         MOVAI   0xff
01A8   7E00           00742         ADDRA   r0x100E
01A9   E187           00743         JBSET   STATUS,0
01AA   6E00           00744         DECR    r0x100D
                      00745 ;;[ICODE] ../libsdcc/fsmul.c:93:  _ifend_1($6) :
                      00746 ;;[ICODE] ../libsdcc/fsmul.c:96:        iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ] & 0xff7fffff {unsigned-long-int literal}
01AB                  00747 _00110_DS_
                      00748 ;       .line   96; "../libsdcc/fsmul.c"        result &= ~HIDDEN;
01AB   DE00           00749         BCLR    r0x1008,7
                      00750 ;;[ICODE] ../libsdcc/fsmul.c:99:        iTemp92 [k119 lr104:105 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] < 0x100 {const-int literal}
                      00751 ;;signed compare: left < lit(0x100=256), size=2, mask=ffff
                      00752 ;       .line   99; "../libsdcc/fsmul.c"        if (exp >= 0x100)
01AC   5800           00753         MOVAR   r0x100D
01AD   3F80           00754         ADDAI   0x80
01AE   3F7F           00755         ADDAI   0x7f
01AF   E587           00756         JBSET   STATUS,2
01B0   A000           00757         GOTO    _00135_DS_
01B1   3C00           00758         MOVAI   0x00
01B2   4800           00759         RSUBAR  r0x100E
01B3                  00760 _00135_DS_
01B3   E187           00761         JBSET   STATUS,0
01B4   A000           00762         GOTO    _00115_DS_
                      00763 ;;genSkipc:3194: created from rifx:00CC608C
                      00764 ;;[ICODE] ../libsdcc/fsmul.c:99:        if iTemp92 [k119 lr104:105 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_3($11)
                      00765 ;;[ICODE] ../libsdcc/fsmul.c:100:       iTemp93 [k120 lr106:114 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00766 ;;[ICODE] ../libsdcc/fsmul.c:100:       if iTemp12 [k22 lr24:124 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ ___fsmul_sign_1_22}[r0x1000 ] == 0 goto iTempLbl0($15)
                      00767 ;       .line   100; "../libsdcc/fsmul.c"       fl1.l = (sign ? SIGNBIT : 0) | 0x7F800000;
01B5   3C00           00768         MOVAI   0x00
01B6   5C00           00769         ORAR    r0x100B
01B7   F587           00770         JBCLR   STATUS,2
01B8   A000           00771         GOTO    _00119_DS_
                      00772 ;;[ICODE] ../libsdcc/fsmul.c:100:       iTemp95 [k123 lr108:113 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] := 0x80000000 {unsigned-long-int literal}
01B9   7600           00773         CLRR    r0x100C
01BA   7600           00774         CLRR    r0x1010
01BB   7600           00775         CLRR    r0x1011
01BC   3C80           00776         MOVAI   0x80
01BD   5600           00777         MOVRA   r0x1012
                      00778 ;;[ICODE] ../libsdcc/fsmul.c:100:        goto iTempLbl1($16)
01BE   A000           00779         GOTO    _00120_DS_
                      00780 ;;[ICODE] ../libsdcc/fsmul.c:100:  iTempLbl0($15) :
                      00781 ;;[ICODE] ../libsdcc/fsmul.c:100:       iTemp95 [k123 lr108:113 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] := 0x0 {unsigned-long-int literal}
01BF                  00782 _00119_DS_
01BF   7600           00783         CLRR    r0x100C
01C0   7600           00784         CLRR    r0x1010
01C1   7600           00785         CLRR    r0x1011
01C2   7600           00786         CLRR    r0x1012
                      00787 ;;[ICODE] ../libsdcc/fsmul.c:100:  iTempLbl1($16) :
                      00788 ;;[ICODE] ../libsdcc/fsmul.c:100:       iTemp96 [k124 lr113:114 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] = iTemp95 [k123 lr108:113 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] | 0x7f800000 {unsigned-long-int literal}
01C3                  00789 _00120_DS_
01C3   CE00           00790         BSET    r0x1011,7
01C4   3C7F           00791         MOVAI   0x7f
01C5   5E00           00792         ORRA    r0x1012
                      00793 ;;[ICODE] ../libsdcc/fsmul.c:100:       *(iTemp93 [k120 lr106:114 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := iTemp96 [k124 lr113:114 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ]
                      00794 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
01C6   5800           00795         MOVAR   r0x100C
01C7   5600           00796         MOVRA   (___fsmul_fl1_1_22 + 0)
                      00797 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
01C8   5800           00798         MOVAR   r0x1010
01C9   5600           00799         MOVRA   (___fsmul_fl1_1_22 + 1)
                      00800 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
01CA   5800           00801         MOVAR   r0x1011
01CB   5600           00802         MOVRA   (___fsmul_fl1_1_22 + 2)
                      00803 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
01CC   5800           00804         MOVAR   r0x1012
01CD   5600           00805         MOVRA   (___fsmul_fl1_1_22 + 3)
                      00806 ;;[ICODE] ../libsdcc/fsmul.c:100:        goto _ifend_3($12)
01CE   A000           00807         GOTO    _00116_DS_
                      00808 ;;[ICODE] ../libsdcc/fsmul.c:100:  _iffalse_3($11) :
                      00809 ;;[ICODE] ../libsdcc/fsmul.c:101:       iTemp97 [k125 lr117:118 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ] < 0x0 {int literal}
                      00810 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
01CF                  00811 _00115_DS_
                      00812 ;       .line   101; "../libsdcc/fsmul.c"       else if (exp < 0)
01CF   C187           00813         BSET    STATUS,0
01D0   EE00           00814         JBSET   r0x100D,7
01D1   D187           00815         BCLR    STATUS,0
01D2   E187           00816         JBSET   STATUS,0
01D3   A000           00817         GOTO    _00112_DS_
                      00818 ;;genSkipc:3194: created from rifx:00CC608C
                      00819 ;;[ICODE] ../libsdcc/fsmul.c:101:       if iTemp97 [k125 lr117:118 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00820 ;;[ICODE] ../libsdcc/fsmul.c:102:       iTemp98 [k126 lr119:120 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00821 ;;[ICODE] ../libsdcc/fsmul.c:102:       *(iTemp98 [k126 lr119:120 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := 0x0 {volatile-unsigned-long-int literal}
                      00822 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
                      00823 ;       .line   102; "../libsdcc/fsmul.c"       fl1.l = 0;
01D4   7600           00824         CLRR    (___fsmul_fl1_1_22 + 0)
                      00825 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
01D5   7600           00826         CLRR    (___fsmul_fl1_1_22 + 1)
                      00827 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
01D6   7600           00828         CLRR    (___fsmul_fl1_1_22 + 2)
                      00829 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
01D7   7600           00830         CLRR    (___fsmul_fl1_1_22 + 3)
                      00831 ;;[ICODE] ../libsdcc/fsmul.c:102:        goto _ifend_3($12)
01D8   A000           00832         GOTO    _00116_DS_
                      00833 ;;[ICODE] ../libsdcc/fsmul.c:102:  _iffalse_2($8) :
                      00834 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp100 [k129 lr123:134 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00835 ;;[ICODE] ../libsdcc/fsmul.c:104:       if iTemp12 [k22 lr24:124 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ ___fsmul_sign_1_22}[r0x1000 ] == 0 goto iTempLbl2($17)
01D9                  00836 _00112_DS_
                      00837 ;       .line   104; "../libsdcc/fsmul.c"       fl1.l = PACK (sign ? SIGNBIT : 0 , exp, result);
01D9   3C00           00838         MOVAI   0x00
01DA   5C00           00839         ORAR    r0x100B
01DB   F587           00840         JBCLR   STATUS,2
01DC   A000           00841         GOTO    _00121_DS_
                      00842 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp102 [k132 lr125:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1007 r0x1008 r0x1009 ] := 0x80000000 {unsigned-long-int literal}
01DD   7600           00843         CLRR    r0x100B
01DE   7600           00844         CLRR    r0x100C
01DF   7600           00845         CLRR    r0x1010
01E0   3C80           00846         MOVAI   0x80
01E1   5600           00847         MOVRA   r0x1011
                      00848 ;;[ICODE] ../libsdcc/fsmul.c:104:        goto iTempLbl3($18)
01E2   A000           00849         GOTO    _00122_DS_
                      00850 ;;[ICODE] ../libsdcc/fsmul.c:104:  iTempLbl2($17) :
                      00851 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp102 [k132 lr125:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1007 r0x1008 r0x1009 ] := 0x0 {unsigned-long-int literal}
01E3                  00852 _00121_DS_
01E3   7600           00853         CLRR    r0x100B
01E4   7600           00854         CLRR    r0x100C
01E5   7600           00855         CLRR    r0x1010
01E6   7600           00856         CLRR    r0x1011
                      00857 ;;[ICODE] ../libsdcc/fsmul.c:104:  iTempLbl3($18) :
                      00858 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp103 [k133 lr130:131 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100A r0x100B r0x100C r0x100D ] = (unsigned-long-int fixed)iTemp22 [k35 lr31:130 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ ___fsmul_exp_1_22}[r0x1005 r0x1006 ]
01E7                  00859 _00122_DS_
01E7   5800           00860         MOVAR   r0x100E
01E8   5600           00861         MOVRA   r0x1012
01E9   5800           00862         MOVAR   r0x100D
01EA   5600           00863         MOVRA   r0x1013
01EB   3C00           00864         MOVAI   0x00
01EC   FE00           00865         JBCLR   r0x1013,7
01ED   3CFF           00866         MOVAI   0xff
01EE   5600           00867         MOVRA   r0x1015
01EF   5600           00868         MOVRA   r0x1014
                      00869 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp104 [k134 lr131:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1005 r0x1006 r0x100E r0x100F ] = iTemp103 [k133 lr130:131 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100A r0x100B r0x100C r0x100D ] << 0x17 {const-unsigned-char literal}
01F0   4C00           00870         RRAR    r0x1013
01F1   4C00           00871         RRAR    r0x1012
01F2   5600           00872         MOVRA   r0x1017
01F3   7600           00873         CLRR    r0x1016
01F4   4E00           00874         RRR     r0x1016
01F5   7600           00875         CLRR    r0x100D
01F6   7600           00876         CLRR    r0x100E
                      00877 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp105 [k135 lr132:133 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1007 r0x1008 r0x1009 ] = iTemp102 [k132 lr125:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1007 r0x1008 r0x1009 ] | iTemp104 [k134 lr131:132 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1005 r0x1006 r0x100E r0x100F ]
01F7   3C00           00878         MOVAI   0x00
01F8   5E00           00879         ORRA    r0x100B
01F9   3C00           00880         MOVAI   0x00
01FA   5E00           00881         ORRA    r0x100C
01FB   5800           00882         MOVAR   r0x1016
01FC   5E00           00883         ORRA    r0x1010
01FD   5800           00884         MOVAR   r0x1017
01FE   5E00           00885         ORRA    r0x1011
                      00886 ;;[ICODE] ../libsdcc/fsmul.c:104:       iTemp106 [k136 lr133:134 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ] = iTemp105 [k135 lr132:133 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1000 r0x1007 r0x1008 r0x1009 ] | iTemp52 [k72 lr61:133 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ ___fsmul_result_1_22}[r0x1001 r0x1002 r0x1003 r0x1004 ]
01FF   5800           00887         MOVAR   r0x100B
0200   5E00           00888         ORRA    r0x100A
0201   5800           00889         MOVAR   r0x100C
0202   5E00           00890         ORRA    r0x1009
0203   5800           00891         MOVAR   r0x1010
0204   5E00           00892         ORRA    r0x1008
0205   5800           00893         MOVAR   r0x1011
0206   5E00           00894         ORRA    r0x100F
                      00895 ;;[ICODE] ../libsdcc/fsmul.c:104:       *(iTemp100 [k129 lr123:134 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-unsigned-long-int near* fixed}[remat]) := iTemp106 [k136 lr133:134 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x1001 r0x1002 r0x1003 r0x1004 ]
                      00896 ;;gen.c:6373: size=3/4, offset=0, AOP_TYPE(res)=8
0207   5800           00897         MOVAR   r0x100A
0208   5600           00898         MOVRA   (___fsmul_fl1_1_22 + 0)
                      00899 ;;gen.c:6373: size=2/4, offset=1, AOP_TYPE(res)=8
0209   5800           00900         MOVAR   r0x1009
020A   5600           00901         MOVRA   (___fsmul_fl1_1_22 + 1)
                      00902 ;;gen.c:6373: size=1/4, offset=2, AOP_TYPE(res)=8
020B   5800           00903         MOVAR   r0x1008
020C   5600           00904         MOVRA   (___fsmul_fl1_1_22 + 2)
                      00905 ;;gen.c:6373: size=0/4, offset=3, AOP_TYPE(res)=8
020D   5800           00906         MOVAR   r0x100F
020E   5600           00907         MOVRA   (___fsmul_fl1_1_22 + 3)
                      00908 ;;[ICODE] ../libsdcc/fsmul.c:104:  _ifend_3($12) :
                      00909 ;;[ICODE] ../libsdcc/fsmul.c:105:       iTemp107 [k137 lr136:137 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsmul_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00910 ;;[ICODE] ../libsdcc/fsmul.c:105:       iTemp109 [k140 lr137:138 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp107 [k137 lr136:137 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
020F                  00911 _00116_DS_
                      00912 ;       .line   105; "../libsdcc/fsmul.c"       return (fl1.f);
020F   5800           00913         MOVAR   (___fsmul_fl1_1_22 + 0)
0210   5600           00914         MOVRA   r0x100B
0211   5800           00915         MOVAR   (___fsmul_fl1_1_22 + 1)
0212   5600           00916         MOVRA   r0x100A
0213   5800           00917         MOVAR   (___fsmul_fl1_1_22 + 2)
0214   5600           00918         MOVRA   r0x1009
0215   5800           00919         MOVAR   (___fsmul_fl1_1_22 + 3)
0216   5600           00920         MOVRA   r0x1008
                      00921 ;;[ICODE] ../libsdcc/fsmul.c:105:       ret iTemp109 [k140 lr137:138 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0217   5800           00922         MOVAR   r0x100B
0218   5600           00923         MOVRA   STK02
0219   5800           00924         MOVAR   r0x100A
021A   5600           00925         MOVRA   STK01
021B   5800           00926         MOVAR   r0x1009
021C   5600           00927         MOVRA   STK00
021D   5800           00928         MOVAR   r0x1008
                      00929 ;;[ICODE] ../libsdcc/fsmul.c:105:  _return($13) :
                      00930 ;;[ICODE] ../libsdcc/fsmul.c:105:       eproc ___fsmul [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
021E                  00931 _00117_DS_
021E   000C           00932         RETURN  
                      00933 ; exit point of ___fsmul
                      00934 
                      00935 
                      00936 ;       code size estimation:
                      00937 ;         543+    0 =   543 instructions ( 1086 byte)
                      00938 
                      00939         end
gpasm-2.0.0_beta2 (Aug 27 2017)fsmul.asm          2017-9-18  19:57:22          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
LVDCR                             000001AF
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00105_DS_                        00000039
_00106_DS_                        00000041
_00109_DS_                        0000019E
_00110_DS_                        000001AB
_00112_DS_                        000001D9
_00115_DS_                        000001CF
_00116_DS_                        0000020F
_00117_DS_                        0000021E
_00119_DS_                        000001BF
_00120_DS_                        000001C3
_00121_DS_                        000001E3
_00122_DS_                        000001E7
_00135_DS_                        000001B3
__32P21                           00000001
___fs2schar                       00000000
___fs2sint                        00000000
___fs2slong                       00000000
___fs2uchar                       00000000
___fs2uint                        00000000
___fs2ulong                       00000000
___fsadd                          00000000
___fsdiv                          00000000
___fseq                           00000000
___fsgt                           00000000
___fslt                           00000000
___fsmul                          00000000
___fsmul_fl1_1_22                 00000013
___fsmul_fl2_1_22                 00000017
___fsneq                          00000000
___fssub                          00000000
___schar2fs                       00000000
___sint2fs                        00000000
___slong2fs                       00000000
___uchar2fs                       00000000
___uint2fs                        00000000
___ulong2fs                       00000000
__mullong                         00000000
r0x1008                           00000003
r0x1009                           00000002
r0x100A                           00000001
r0x100B                           00000000
r0x100C                           00000007
r0x100D                           00000006
r0x100E                           00000005
r0x100F                           00000004
r0x1010                           00000008
r0x1011                           00000009
r0x1012                           0000000A
r0x1013                           0000000B
r0x1014                           0000000C
r0x1015                           0000000D
r0x1016                           0000000E
r0x1017                           0000000F
r0x1018                           00000010
r0x1019                           00000011
r0x101A                           00000012
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR0,2
ADCKS1                            ADCR0,3
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADR0                              ADRL,0
ADR1                              ADRL,1
ADR10                             ADRH,6
ADR11                             ADRH,7
ADR2                              ADRL,2
ADR3                              ADRL,3
ADR4                              ADRH,0
ADR5                              ADRH,1
ADR6                              ADRH,2
ADR7                              ADRH,3
ADR8                              ADRH,4
ADR9                              ADRH,5
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
FSR                               FSR0
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF                              INDF0
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTECON                           INTE
INTFLAG                           INTF
KBCR0                             KBCR,0
KBCR1                             KBCR,1
KBCR2                             KBCR,2
KBCR3                             KBCR,3
KBCR4                             KBCR,4
KBCR5                             KBCR,5
KBCR6                             KBCR,6
KBIE                              INTE,4
KBIF                              INTF,4
LFEN                              OSCM,1
LVDEN                             PLVDCR,7
LVDF                              PLVDCR,0
LVDS0                             PLVDCR,4
LVDS1                             PLVDCR,5
LVDS2                             PLVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
OSCCAL0                           OSCCAL,0
OSCCAL1                           OSCCAL,1
OSCCAL2                           OSCCAL,2
OSCCAL3                           OSCCAL,3
OSCCAL4                           OSCCAL,4
OSCCAL5                           OSCCAL,5
OSCCAL6                           OSCCAL,6
OSCCAL7                           OSCCAL,7
P00ANS                            ANSEL,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01ANS                            ANSEL,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02ANS                            ANSEL,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03ANS                            ANSEL,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04ANS                            ANSEL,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P0HCON                            PUP0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12ANS                            ANSEL,5
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,6
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P1HCON                            PUP1
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VRS0                              ADCR1,0
VRS1                              ADCR1,1
VRS2                              ADCR1,2
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

