Info: Generated by version: 18.1.2 build 277
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/connie/opencl/CNN/cnn_noBlock_singleThread/device/cnn/build/kernel_system.qsys --synthesis=VERILOG --output-directory=/homes/connie/opencl/CNN/cnn_noBlock_singleThread/device/cnn/build/kernel_system --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading build/kernel_system.qsys
Progress: Reading input file
Progress: Adding acl_internal_snoop [altera_generic_component 1.0]
Progress: Parameterizing module acl_internal_snoop
Progress: Adding clk_1x [altera_generic_component 1.0]
Progress: Parameterizing module clk_1x
Progress: Adding clk_2x [altera_generic_component 1.0]
Progress: Parameterizing module clk_2x
Progress: Adding clk_snoop [altera_generic_component 1.0]
Progress: Parameterizing module clk_snoop
Progress: Adding cnn_sys [altera_generic_component 1.0]
Progress: Parameterizing module cnn_sys
Progress: Adding kernel_cra [altera_generic_component 1.0]
Progress: Parameterizing module kernel_cra
Progress: Adding kernel_irq [altera_generic_component 1.0]
Progress: Parameterizing module kernel_irq
Progress: Adding reset [altera_generic_component 1.0]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: kernel_system.acl_internal_snoop: Warnings found in IP parameterization.
Warning: kernel_system.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
Info: kernel_system: "Transforming system: kernel_system"
Info: Interconnect is inserted between master kernel_cra.m0 and slave cnn_sys.cra_ring_root_avs because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master kernel_cra.m0 and slave cnn_sys.cra_ring_root_avs because the master has address signal 30 bit wide, but the slave is 6 bit wide.
Info: Interconnect is inserted between master kernel_cra.m0 and slave cnn_sys.cra_ring_root_avs because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: kernel_system: "Naming system components in system: kernel_system"
Info: kernel_system: "Processing generation queue"
Info: kernel_system: "Generating: kernel_system"
Info: kernel_system: "Generating: kernel_system_acl_internal_snoop"
Info: kernel_system: "Generating: kernel_system_clk_1x"
Info: kernel_system: "Generating: kernel_system_clk_2x"
Info: kernel_system: "Generating: kernel_system_clk_snoop"
Info: kernel_system: "Generating: kernel_system_cnn_sys"
Info: kernel_system: "Generating: kernel_system_kernel_cra"
Info: kernel_system: "Generating: kernel_system_kernel_irq"
Info: kernel_system: "Generating: kernel_system_reset"
Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_181_sq2k2va"
Info: kernel_system: "Generating: kernel_system_altera_irq_mapper_181_cmkeqny"
Info: kernel_system: "Generating: altera_reset_controller"
Info: kernel_system: "Generating: kernel_system_altera_merlin_master_translator_181_mhudjri"
Info: kernel_system: "Generating: kernel_system_altera_merlin_slave_translator_181_5aswt6a"
Info: kernel_system: Done "kernel_system" with 14 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
