// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Invert_Invert,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.098000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6489,HLS_SYN_LUT=10962,HLS_VERSION=2020_2}" *)

module Invert (
        ap_clk,
        ap_rst_n,
        Data_In_TDATA,
        Data_In_TVALID,
        Data_In_TREADY,
        Data_In_TKEEP,
        Data_In_TSTRB,
        Data_In_TUSER,
        Data_In_TLAST,
        Data_In_TID,
        Data_In_TDEST,
        Data_Out_TDATA,
        Data_Out_TVALID,
        Data_Out_TREADY,
        Data_Out_TKEEP,
        Data_Out_TSTRB,
        Data_Out_TUSER,
        Data_Out_TLAST,
        Data_Out_TID,
        Data_Out_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state31 = 5'd4;
parameter    ap_ST_fsm_state32 = 5'd8;
parameter    ap_ST_fsm_state33 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] Data_In_TDATA;
input   Data_In_TVALID;
output   Data_In_TREADY;
input  [3:0] Data_In_TKEEP;
input  [3:0] Data_In_TSTRB;
input  [1:0] Data_In_TUSER;
input  [0:0] Data_In_TLAST;
input  [4:0] Data_In_TID;
input  [5:0] Data_In_TDEST;
output  [31:0] Data_Out_TDATA;
output   Data_Out_TVALID;
input   Data_Out_TREADY;
output  [3:0] Data_Out_TKEEP;
output  [3:0] Data_Out_TSTRB;
output  [1:0] Data_Out_TUSER;
output  [0:0] Data_Out_TLAST;
output  [4:0] Data_Out_TID;
output  [5:0] Data_Out_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    Data_In_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    Data_Out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter27;
reg   [0:0] icmp_ln81_reg_1526;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter26_reg;
reg   [0:0] icmp_ln85_reg_1530;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter26_reg;
reg   [0:0] icmp_ln89_reg_1534;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter26_reg;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter27_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter27_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter27_reg;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
reg   [0:0] icmp_ln99_reg_1648;
wire   [63:0] grp_fu_291_p1;
reg   [63:0] reg_386;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
reg    ap_predicate_op452_write_state29;
reg    ap_block_state29_pp0_stage0_iter27;
reg    ap_block_state29_io;
reg    ap_predicate_op466_write_state30;
reg    ap_block_state30_pp0_stage0_iter28;
reg    ap_block_state30_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln46_reg_1499;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter3_reg;
reg   [0:0] icmp_ln56_reg_1503;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter3_reg;
reg   [0:0] icmp_ln66_reg_1507;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter3_reg;
wire   [63:0] grp_fu_294_p1;
reg   [63:0] reg_391;
wire   [63:0] grp_fu_297_p1;
reg   [63:0] reg_396;
wire   [63:0] grp_fu_261_p2;
reg   [63:0] reg_401;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter9_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter9_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter9_reg;
wire   [63:0] grp_fu_266_p2;
reg   [63:0] reg_406;
wire   [63:0] grp_fu_271_p2;
reg   [63:0] reg_411;
reg   [63:0] reg_411_pp0_iter11_reg;
reg   [63:0] reg_411_pp0_iter12_reg;
reg   [63:0] reg_411_pp0_iter13_reg;
reg   [63:0] reg_411_pp0_iter14_reg;
reg   [63:0] reg_411_pp0_iter15_reg;
wire   [63:0] grp_fu_235_p2;
reg   [63:0] reg_416;
reg    ap_enable_reg_pp0_iter15;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter14_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter14_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter14_reg;
wire   [63:0] grp_fu_243_p2;
reg   [63:0] reg_421;
reg    ap_enable_reg_pp0_iter20;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter19_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter19_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter19_reg;
wire   [63:0] grp_fu_251_p2;
reg   [63:0] reg_426;
reg    ap_enable_reg_pp0_iter25;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter24_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter24_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter24_reg;
wire   [0:0] tmp_last_V_fu_482_p1;
wire   [0:0] icmp_ln46_fu_493_p2;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter4_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter5_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter6_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter7_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter8_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter10_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter11_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter12_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter13_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter15_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter16_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter17_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter18_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter20_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter21_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter22_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter23_reg;
reg   [0:0] icmp_ln46_reg_1499_pp0_iter25_reg;
wire   [0:0] icmp_ln56_fu_499_p2;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter4_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter5_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter6_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter7_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter8_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter10_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter11_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter12_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter13_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter15_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter16_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter17_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter18_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter20_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter21_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter22_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter23_reg;
reg   [0:0] icmp_ln56_reg_1503_pp0_iter25_reg;
wire   [0:0] icmp_ln66_fu_505_p2;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter4_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter5_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter6_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter7_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter8_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter10_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter11_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter12_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter13_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter15_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter16_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter17_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter18_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter20_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter21_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter22_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter23_reg;
reg   [0:0] icmp_ln66_reg_1507_pp0_iter25_reg;
reg   [7:0] R_load_2_reg_1511;
reg   [7:0] G_load_2_reg_1516;
reg   [7:0] B_load_2_reg_1521;
wire   [0:0] grp_fu_358_p2;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter4_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter5_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter6_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter7_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter8_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter9_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter10_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter11_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter12_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter13_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter14_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter15_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter16_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter17_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter18_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter19_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter20_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter21_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter22_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter23_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter24_reg;
reg   [0:0] icmp_ln81_reg_1526_pp0_iter25_reg;
wire   [0:0] icmp_ln85_fu_610_p2;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter5_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter6_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter7_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter8_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter9_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter10_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter11_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter12_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter13_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter14_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter15_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter16_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter17_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter18_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter19_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter20_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter21_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter22_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter23_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter24_reg;
reg   [0:0] icmp_ln85_reg_1530_pp0_iter25_reg;
wire   [0:0] icmp_ln89_fu_616_p2;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter2_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter3_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter4_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter5_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter6_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter7_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter8_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter9_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter10_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter11_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter12_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter13_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter14_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter15_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter16_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter17_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter18_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter19_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter20_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter21_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter22_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter23_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter24_reg;
reg   [0:0] icmp_ln89_reg_1534_pp0_iter25_reg;
wire   [31:0] zext_ln71_fu_644_p1;
wire   [31:0] zext_ln71_1_fu_648_p1;
wire   [31:0] zext_ln71_2_fu_652_p1;
wire   [31:0] zext_ln64_fu_671_p1;
wire   [31:0] zext_ln64_1_fu_676_p1;
wire   [31:0] zext_ln64_2_fu_681_p1;
wire   [31:0] zext_ln54_fu_686_p1;
wire   [31:0] zext_ln54_1_fu_691_p1;
wire   [31:0] zext_ln54_2_fu_696_p1;
wire   [63:0] grp_fu_300_p1;
reg   [63:0] conv9_reg_1598;
wire   [63:0] grp_fu_303_p1;
reg   [63:0] conv10_reg_1603;
wire   [63:0] grp_fu_306_p1;
reg   [63:0] conv11_reg_1608;
wire   [63:0] grp_fu_276_p2;
reg   [63:0] mul9_reg_1613;
wire   [63:0] grp_fu_281_p2;
reg   [63:0] mul10_reg_1618;
wire   [63:0] grp_fu_286_p2;
reg   [63:0] mul11_reg_1623;
reg   [63:0] mul11_reg_1623_pp0_iter11_reg;
reg   [63:0] mul11_reg_1623_pp0_iter12_reg;
reg   [63:0] mul11_reg_1623_pp0_iter13_reg;
reg   [63:0] mul11_reg_1623_pp0_iter14_reg;
reg   [63:0] mul11_reg_1623_pp0_iter15_reg;
wire   [63:0] grp_fu_239_p2;
reg   [63:0] add6_reg_1628;
wire   [63:0] grp_fu_247_p2;
reg   [63:0] add7_reg_1633;
wire   [63:0] grp_fu_256_p2;
reg   [63:0] dc_3_reg_1638;
wire    ap_CS_fsm_state31;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter26;
reg   [7:0] R_fu_146;
reg   [7:0] ap_sig_allocacmp_R_load_2;
wire   [7:0] R_5_fu_486_p1;
reg   [7:0] G_fu_150;
reg   [7:0] ap_sig_allocacmp_G_load_2;
reg   [7:0] B_fu_154;
reg   [7:0] ap_sig_allocacmp_B_load_2;
reg   [31:0] Count_fu_158;
wire   [31:0] Count_2_fu_568_p2;
wire   [31:0] Count_1_fu_599_p2;
reg   [7:0] Old_R_fu_162;
reg   [7:0] Old_G_fu_166;
reg   [31:0] Current_Write_fu_170;
wire   [31:0] Current_Write_3_fu_1308_p3;
reg   [31:0] ap_sig_allocacmp_Current_Write_load_2;
reg   [31:0] ap_sig_allocacmp_tmpout_data_V;
wire   [31:0] Current_Write_4_fu_1335_p2;
wire   [31:0] Current_Write_2_fu_1378_p3;
wire   [31:0] zext_ln82_fu_1391_p1;
reg   [31:0] Write_Count_fu_174;
wire   [31:0] Write_Count_2_fu_622_p2;
wire   [31:0] Write_Count_1_fu_633_p2;
reg   [7:0] Inversed_Value_fu_178;
wire   [7:0] result_V_14_fu_833_p3;
wire   [7:0] result_V_13_fu_1122_p3;
wire   [7:0] result_V_12_fu_1267_p3;
reg   [7:0] Inversed_Value_Old_fu_182;
wire   [7:0] result_V_fu_977_p3;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_291_p0;
reg   [31:0] grp_fu_294_p0;
reg   [31:0] grp_fu_297_p0;
wire   [31:0] grp_fu_300_p0;
wire   [31:0] grp_fu_303_p0;
wire   [31:0] grp_fu_306_p0;
wire   [63:0] data_V_2_fu_701_p1;
wire   [51:0] tmp_29_fu_723_p1;
wire   [53:0] mantissa_2_fu_727_p4;
wire   [10:0] tmp_28_fu_713_p4;
wire   [11:0] zext_ln510_2_fu_741_p1;
wire   [11:0] add_ln510_2_fu_745_p2;
wire   [10:0] sub_ln1311_2_fu_759_p2;
wire   [0:0] isNeg_2_fu_751_p3;
wire  signed [11:0] sext_ln1311_2_fu_765_p1;
wire   [11:0] ush_2_fu_769_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i35_cast_cast_cast_fu_777_p1;
wire   [136:0] zext_ln15_2_fu_737_p1;
wire   [136:0] sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_781_p1;
wire   [136:0] r_V_4_fu_785_p2;
wire   [0:0] tmp_17_fu_797_p3;
wire   [136:0] r_V_5_fu_791_p2;
wire   [7:0] zext_ln662_2_fu_805_p1;
wire   [7:0] tmp_5_fu_809_p4;
wire   [7:0] val_2_fu_819_p3;
wire   [0:0] p_Result_2_fu_705_p3;
wire   [7:0] result_V_9_fu_827_p2;
wire   [63:0] data_V_3_fu_846_p1;
wire   [51:0] tmp_31_fu_867_p1;
wire   [53:0] mantissa_3_fu_871_p4;
wire   [10:0] tmp_30_fu_857_p4;
wire   [11:0] zext_ln510_3_fu_885_p1;
wire   [11:0] add_ln510_3_fu_889_p2;
wire   [10:0] sub_ln1311_3_fu_903_p2;
wire   [0:0] isNeg_3_fu_895_p3;
wire  signed [11:0] sext_ln1311_3_fu_909_p1;
wire   [11:0] ush_3_fu_913_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i56_cast_cast_cast_fu_921_p1;
wire   [136:0] zext_ln15_3_fu_881_p1;
wire   [136:0] sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_925_p1;
wire   [136:0] r_V_6_fu_929_p2;
wire   [0:0] tmp_23_fu_941_p3;
wire   [136:0] r_V_7_fu_935_p2;
wire   [7:0] zext_ln662_3_fu_949_p1;
wire   [7:0] tmp_8_fu_953_p4;
wire   [7:0] val_3_fu_963_p3;
wire   [0:0] p_Result_3_fu_849_p3;
wire   [7:0] result_V_10_fu_971_p2;
wire   [63:0] data_V_1_fu_990_p1;
wire   [51:0] tmp_27_fu_1012_p1;
wire   [53:0] mantissa_1_fu_1016_p4;
wire   [10:0] tmp_26_fu_1002_p4;
wire   [11:0] zext_ln510_1_fu_1030_p1;
wire   [11:0] add_ln510_1_fu_1034_p2;
wire   [10:0] sub_ln1311_1_fu_1048_p2;
wire   [0:0] isNeg_1_fu_1040_p3;
wire  signed [11:0] sext_ln1311_1_fu_1054_p1;
wire   [11:0] ush_1_fu_1058_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i14_cast_cast_cast_fu_1066_p1;
wire   [136:0] zext_ln15_1_fu_1026_p1;
wire   [136:0] sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_1070_p1;
wire   [136:0] r_V_2_fu_1074_p2;
wire   [0:0] tmp_12_fu_1086_p3;
wire   [136:0] r_V_3_fu_1080_p2;
wire   [7:0] zext_ln662_1_fu_1094_p1;
wire   [7:0] tmp_3_fu_1098_p4;
wire   [7:0] val_1_fu_1108_p3;
wire   [0:0] p_Result_1_fu_994_p3;
wire   [7:0] result_V_5_fu_1116_p2;
wire   [63:0] data_V_fu_1135_p1;
wire   [51:0] tmp_25_fu_1157_p1;
wire   [53:0] mantissa_fu_1161_p4;
wire   [10:0] tmp_24_fu_1147_p4;
wire   [11:0] zext_ln510_fu_1175_p1;
wire   [11:0] add_ln510_fu_1179_p2;
wire   [10:0] sub_ln1311_fu_1193_p2;
wire   [0:0] isNeg_fu_1185_p3;
wire  signed [11:0] sext_ln1311_fu_1199_p1;
wire   [11:0] ush_fu_1203_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i_cast_cast_cast_fu_1211_p1;
wire   [136:0] zext_ln15_fu_1171_p1;
wire   [136:0] sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1215_p1;
wire   [136:0] r_V_fu_1219_p2;
wire   [0:0] tmp_7_fu_1231_p3;
wire   [136:0] r_V_1_fu_1225_p2;
wire   [7:0] zext_ln662_fu_1239_p1;
wire   [7:0] tmp_s_fu_1243_p4;
wire   [7:0] val_fu_1253_p3;
wire   [0:0] p_Result_s_fu_1139_p3;
wire   [7:0] result_V_2_fu_1261_p2;
wire   [23:0] trunc_ln90_fu_1288_p1;
wire   [23:0] shl_ln1_fu_1280_p3;
wire   [7:0] tmp_1_fu_1298_p4;
wire   [23:0] or_ln90_fu_1292_p2;
wire   [31:0] shl_ln2_fu_1327_p3;
wire   [15:0] trunc_ln86_fu_1358_p1;
wire   [15:0] shl_ln_fu_1350_p3;
wire   [15:0] tmp_fu_1368_p4;
wire   [15:0] or_ln86_fu_1362_p2;
reg    grp_fu_235_ce;
reg    grp_fu_239_ce;
reg    grp_fu_243_ce;
reg    grp_fu_247_ce;
reg    grp_fu_251_ce;
reg    grp_fu_256_ce;
reg    grp_fu_261_ce;
reg    grp_fu_266_ce;
reg    grp_fu_271_ce;
reg    grp_fu_276_ce;
reg    grp_fu_281_ce;
reg    grp_fu_286_ce;
reg    grp_fu_291_ce;
reg    grp_fu_294_ce;
reg    grp_fu_297_ce;
reg    grp_fu_300_ce;
reg    grp_fu_303_ce;
reg    grp_fu_306_ce;
wire    regslice_both_Data_Out_V_data_V_U_apdone_blk;
reg    ap_block_state33;
reg    ap_block_state33_io;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_Data_In_V_data_V_U_apdone_blk;
wire   [31:0] Data_In_TDATA_int_regslice;
wire    Data_In_TVALID_int_regslice;
reg    Data_In_TREADY_int_regslice;
wire    regslice_both_Data_In_V_data_V_U_ack_in;
wire    regslice_both_Data_In_V_keep_V_U_apdone_blk;
wire   [3:0] Data_In_TKEEP_int_regslice;
wire    regslice_both_Data_In_V_keep_V_U_vld_out;
wire    regslice_both_Data_In_V_keep_V_U_ack_in;
wire    regslice_both_Data_In_V_strb_V_U_apdone_blk;
wire   [3:0] Data_In_TSTRB_int_regslice;
wire    regslice_both_Data_In_V_strb_V_U_vld_out;
wire    regslice_both_Data_In_V_strb_V_U_ack_in;
wire    regslice_both_Data_In_V_user_V_U_apdone_blk;
wire   [1:0] Data_In_TUSER_int_regslice;
wire    regslice_both_Data_In_V_user_V_U_vld_out;
wire    regslice_both_Data_In_V_user_V_U_ack_in;
wire    regslice_both_Data_In_V_last_V_U_apdone_blk;
wire   [0:0] Data_In_TLAST_int_regslice;
wire    regslice_both_Data_In_V_last_V_U_vld_out;
wire    regslice_both_Data_In_V_last_V_U_ack_in;
wire    regslice_both_Data_In_V_id_V_U_apdone_blk;
wire   [4:0] Data_In_TID_int_regslice;
wire    regslice_both_Data_In_V_id_V_U_vld_out;
wire    regslice_both_Data_In_V_id_V_U_ack_in;
wire    regslice_both_Data_In_V_dest_V_U_apdone_blk;
wire   [5:0] Data_In_TDEST_int_regslice;
wire    regslice_both_Data_In_V_dest_V_U_vld_out;
wire    regslice_both_Data_In_V_dest_V_U_ack_in;
reg   [31:0] Data_Out_TDATA_int_regslice;
reg    Data_Out_TVALID_int_regslice;
wire    Data_Out_TREADY_int_regslice;
wire    regslice_both_Data_Out_V_data_V_U_vld_out;
wire    regslice_both_Data_Out_V_keep_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_keep_V_U_vld_out;
wire    regslice_both_Data_Out_V_strb_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_strb_V_U_vld_out;
wire    regslice_both_Data_Out_V_user_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_user_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_user_V_U_vld_out;
wire    regslice_both_Data_Out_V_last_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_last_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_last_V_U_vld_out;
wire    regslice_both_Data_Out_V_id_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_id_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_id_V_U_vld_out;
wire    regslice_both_Data_Out_V_dest_V_U_apdone_blk;
wire    regslice_both_Data_Out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_Data_Out_V_dest_V_U_vld_out;
reg    ap_condition_76;
reg    ap_condition_560;
reg    ap_condition_811;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
end

Invert_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Invert_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_401),
    .din1(reg_406),
    .ce(grp_fu_235_ce),
    .dout(grp_fu_235_p2)
);

Invert_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mul9_reg_1613),
    .din1(mul10_reg_1618),
    .ce(grp_fu_239_ce),
    .dout(grp_fu_239_p2)
);

Invert_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_416),
    .din1(reg_411_pp0_iter15_reg),
    .ce(grp_fu_243_ce),
    .dout(grp_fu_243_p2)
);

Invert_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add6_reg_1628),
    .din1(mul11_reg_1623_pp0_iter15_reg),
    .ce(grp_fu_247_ce),
    .dout(grp_fu_247_p2)
);

Invert_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(64'd4643176031446892544),
    .din1(reg_421),
    .ce(grp_fu_251_ce),
    .dout(grp_fu_251_p2)
);

Invert_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(64'd4643176031446892544),
    .din1(add7_reg_1633),
    .ce(grp_fu_256_ce),
    .dout(grp_fu_256_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_386),
    .din1(64'd4599057925072241033),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_391),
    .din1(64'd4603462445507809378),
    .ce(grp_fu_266_ce),
    .dout(grp_fu_266_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_396),
    .din1(64'd4592878986383488713),
    .ce(grp_fu_271_ce),
    .dout(grp_fu_271_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv9_reg_1598),
    .din1(64'd4599057925072241033),
    .ce(grp_fu_276_ce),
    .dout(grp_fu_276_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv10_reg_1603),
    .din1(64'd4603462445507809378),
    .ce(grp_fu_281_ce),
    .dout(grp_fu_281_p2)
);

Invert_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv11_reg_1608),
    .din1(64'd4592878986383488713),
    .ce(grp_fu_286_ce),
    .dout(grp_fu_286_p2)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_291_p0),
    .ce(grp_fu_291_ce),
    .dout(grp_fu_291_p1)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_294_p0),
    .ce(grp_fu_294_ce),
    .dout(grp_fu_294_p1)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_297_p0),
    .ce(grp_fu_297_ce),
    .dout(grp_fu_297_p1)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_300_p0),
    .ce(grp_fu_300_ce),
    .dout(grp_fu_300_p1)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_303_p0),
    .ce(grp_fu_303_ce),
    .dout(grp_fu_303_p1)
);

Invert_sitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_4_no_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_306_p0),
    .ce(grp_fu_306_ce),
    .dout(grp_fu_306_p1)
);

Invert_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Data_In_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TDATA),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_data_V_U_ack_in),
    .data_out(Data_In_TDATA_int_regslice),
    .vld_out(Data_In_TVALID_int_regslice),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_data_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 4 ))
regslice_both_Data_In_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TKEEP),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_keep_V_U_ack_in),
    .data_out(Data_In_TKEEP_int_regslice),
    .vld_out(regslice_both_Data_In_V_keep_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_keep_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 4 ))
regslice_both_Data_In_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TSTRB),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_strb_V_U_ack_in),
    .data_out(Data_In_TSTRB_int_regslice),
    .vld_out(regslice_both_Data_In_V_strb_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_strb_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 2 ))
regslice_both_Data_In_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TUSER),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_user_V_U_ack_in),
    .data_out(Data_In_TUSER_int_regslice),
    .vld_out(regslice_both_Data_In_V_user_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_user_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 1 ))
regslice_both_Data_In_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TLAST),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_last_V_U_ack_in),
    .data_out(Data_In_TLAST_int_regslice),
    .vld_out(regslice_both_Data_In_V_last_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_last_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 5 ))
regslice_both_Data_In_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TID),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_id_V_U_ack_in),
    .data_out(Data_In_TID_int_regslice),
    .vld_out(regslice_both_Data_In_V_id_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_id_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 6 ))
regslice_both_Data_In_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_In_TDEST),
    .vld_in(Data_In_TVALID),
    .ack_in(regslice_both_Data_In_V_dest_V_U_ack_in),
    .data_out(Data_In_TDEST_int_regslice),
    .vld_out(regslice_both_Data_In_V_dest_V_U_vld_out),
    .ack_out(Data_In_TREADY_int_regslice),
    .apdone_blk(regslice_both_Data_In_V_dest_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Data_Out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Data_Out_TDATA_int_regslice),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(Data_Out_TREADY_int_regslice),
    .data_out(Data_Out_TDATA),
    .vld_out(regslice_both_Data_Out_V_data_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_data_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 4 ))
regslice_both_Data_Out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_keep_V_U_ack_in_dummy),
    .data_out(Data_Out_TKEEP),
    .vld_out(regslice_both_Data_Out_V_keep_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_keep_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 4 ))
regslice_both_Data_Out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_strb_V_U_ack_in_dummy),
    .data_out(Data_Out_TSTRB),
    .vld_out(regslice_both_Data_Out_V_strb_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_strb_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 2 ))
regslice_both_Data_Out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(2'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_user_V_U_ack_in_dummy),
    .data_out(Data_Out_TUSER),
    .vld_out(regslice_both_Data_Out_V_user_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_user_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 1 ))
regslice_both_Data_Out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(1'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_last_V_U_ack_in_dummy),
    .data_out(Data_Out_TLAST),
    .vld_out(regslice_both_Data_Out_V_last_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_last_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 5 ))
regslice_both_Data_Out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(5'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_id_V_U_ack_in_dummy),
    .data_out(Data_Out_TID),
    .vld_out(regslice_both_Data_Out_V_id_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_id_V_U_apdone_blk)
);

Invert_regslice_both #(
    .DataWidth( 6 ))
regslice_both_Data_Out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(6'd0),
    .vld_in(Data_Out_TVALID_int_regslice),
    .ack_in(regslice_both_Data_Out_V_dest_V_U_ack_in_dummy),
    .data_out(Data_Out_TDEST),
    .vld_out(regslice_both_Data_Out_V_dest_V_U_vld_out),
    .ack_out(Data_Out_TREADY),
    .apdone_blk(regslice_both_Data_Out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        B_fu_154 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fu_154 <= {{Data_In_TDATA_int_regslice[23:16]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fu_154 <= {{Data_In_TDATA_int_regslice[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fu_154 <= {{Data_In_TDATA_int_regslice[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fu_154 <= R_5_fu_486_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Count_fu_158 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Count_fu_158 <= Count_1_fu_599_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Count_fu_158 <= Count_2_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Current_Write_fu_170 <= 32'd0;
    end else if (((icmp_ln81_reg_1526_pp0_iter26_reg == 1'd1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Current_Write_fu_170 <= zext_ln82_fu_1391_p1;
    end else if (((icmp_ln85_reg_1530_pp0_iter26_reg == 1'd1) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Current_Write_fu_170 <= Current_Write_2_fu_1378_p3;
    end else if (((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Current_Write_fu_170 <= Current_Write_4_fu_1335_p2;
    end else if (((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Current_Write_fu_170 <= Current_Write_3_fu_1308_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        G_fu_150 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        G_fu_150 <= {{Data_In_TDATA_int_regslice[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        G_fu_150 <= R_5_fu_486_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        G_fu_150 <= {{Data_In_TDATA_int_regslice[23:16]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        G_fu_150 <= Old_G_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Inversed_Value_Old_fu_182 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter25_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter25_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter25_reg == 1'd0))) begin
        Inversed_Value_Old_fu_182 <= result_V_fu_977_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Inversed_Value_fu_178 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter25_reg == 1'd1))) begin
        Inversed_Value_fu_178 <= result_V_12_fu_1267_p3;
    end else if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter25_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter25_reg == 1'd0))) begin
        Inversed_Value_fu_178 <= result_V_13_fu_1122_p3;
    end else if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter25_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter25_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter25_reg == 1'd0))) begin
        Inversed_Value_fu_178 <= result_V_14_fu_833_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Old_G_fu_166 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Old_G_fu_166 <= {{Data_In_TDATA_int_regslice[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Old_R_fu_162 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Old_R_fu_162 <= {{Data_In_TDATA_int_regslice[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Old_R_fu_162 <= {{Data_In_TDATA_int_regslice[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        R_fu_146 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        R_fu_146 <= R_5_fu_486_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        R_fu_146 <= {{Data_In_TDATA_int_regslice[15:8]}};
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln56_fu_499_p2 == 1'd1) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        R_fu_146 <= Old_R_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_358_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Write_Count_fu_174 <= Write_Count_1_fu_633_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln85_fu_610_p2 == 1'd1) & (grp_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Write_Count_fu_174 <= Write_Count_2_fu_622_p2;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln89_fu_616_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln85_fu_610_p2 == 1'd0) & (grp_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Write_Count_fu_174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_load_2_reg_1521 <= ap_sig_allocacmp_B_load_2;
        G_load_2_reg_1516 <= ap_sig_allocacmp_G_load_2;
        R_load_2_reg_1511 <= ap_sig_allocacmp_R_load_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter14_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter14_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter14_reg == 1'd0))) begin
        add6_reg_1628 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter19_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter19_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter19_reg == 1'd0))) begin
        add7_reg_1633 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter3_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter3_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter3_reg == 1'd0))) begin
        conv10_reg_1603 <= grp_fu_303_p1;
        conv11_reg_1608 <= grp_fu_306_p1;
        conv9_reg_1598 <= grp_fu_300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter24_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter24_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter24_reg == 1'd0))) begin
        dc_3_reg_1638 <= grp_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln46_reg_1499 <= icmp_ln46_fu_493_p2;
        icmp_ln46_reg_1499_pp0_iter1_reg <= icmp_ln46_reg_1499;
        icmp_ln56_reg_1503_pp0_iter1_reg <= icmp_ln56_reg_1503;
        icmp_ln66_reg_1507_pp0_iter1_reg <= icmp_ln66_reg_1507;
        icmp_ln81_reg_1526_pp0_iter1_reg <= icmp_ln81_reg_1526;
        icmp_ln85_reg_1530_pp0_iter1_reg <= icmp_ln85_reg_1530;
        icmp_ln89_reg_1534_pp0_iter1_reg <= icmp_ln89_reg_1534;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln46_reg_1499_pp0_iter10_reg <= icmp_ln46_reg_1499_pp0_iter9_reg;
        icmp_ln46_reg_1499_pp0_iter11_reg <= icmp_ln46_reg_1499_pp0_iter10_reg;
        icmp_ln46_reg_1499_pp0_iter12_reg <= icmp_ln46_reg_1499_pp0_iter11_reg;
        icmp_ln46_reg_1499_pp0_iter13_reg <= icmp_ln46_reg_1499_pp0_iter12_reg;
        icmp_ln46_reg_1499_pp0_iter14_reg <= icmp_ln46_reg_1499_pp0_iter13_reg;
        icmp_ln46_reg_1499_pp0_iter15_reg <= icmp_ln46_reg_1499_pp0_iter14_reg;
        icmp_ln46_reg_1499_pp0_iter16_reg <= icmp_ln46_reg_1499_pp0_iter15_reg;
        icmp_ln46_reg_1499_pp0_iter17_reg <= icmp_ln46_reg_1499_pp0_iter16_reg;
        icmp_ln46_reg_1499_pp0_iter18_reg <= icmp_ln46_reg_1499_pp0_iter17_reg;
        icmp_ln46_reg_1499_pp0_iter19_reg <= icmp_ln46_reg_1499_pp0_iter18_reg;
        icmp_ln46_reg_1499_pp0_iter20_reg <= icmp_ln46_reg_1499_pp0_iter19_reg;
        icmp_ln46_reg_1499_pp0_iter21_reg <= icmp_ln46_reg_1499_pp0_iter20_reg;
        icmp_ln46_reg_1499_pp0_iter22_reg <= icmp_ln46_reg_1499_pp0_iter21_reg;
        icmp_ln46_reg_1499_pp0_iter23_reg <= icmp_ln46_reg_1499_pp0_iter22_reg;
        icmp_ln46_reg_1499_pp0_iter24_reg <= icmp_ln46_reg_1499_pp0_iter23_reg;
        icmp_ln46_reg_1499_pp0_iter25_reg <= icmp_ln46_reg_1499_pp0_iter24_reg;
        icmp_ln46_reg_1499_pp0_iter2_reg <= icmp_ln46_reg_1499_pp0_iter1_reg;
        icmp_ln46_reg_1499_pp0_iter3_reg <= icmp_ln46_reg_1499_pp0_iter2_reg;
        icmp_ln46_reg_1499_pp0_iter4_reg <= icmp_ln46_reg_1499_pp0_iter3_reg;
        icmp_ln46_reg_1499_pp0_iter5_reg <= icmp_ln46_reg_1499_pp0_iter4_reg;
        icmp_ln46_reg_1499_pp0_iter6_reg <= icmp_ln46_reg_1499_pp0_iter5_reg;
        icmp_ln46_reg_1499_pp0_iter7_reg <= icmp_ln46_reg_1499_pp0_iter6_reg;
        icmp_ln46_reg_1499_pp0_iter8_reg <= icmp_ln46_reg_1499_pp0_iter7_reg;
        icmp_ln46_reg_1499_pp0_iter9_reg <= icmp_ln46_reg_1499_pp0_iter8_reg;
        icmp_ln56_reg_1503_pp0_iter10_reg <= icmp_ln56_reg_1503_pp0_iter9_reg;
        icmp_ln56_reg_1503_pp0_iter11_reg <= icmp_ln56_reg_1503_pp0_iter10_reg;
        icmp_ln56_reg_1503_pp0_iter12_reg <= icmp_ln56_reg_1503_pp0_iter11_reg;
        icmp_ln56_reg_1503_pp0_iter13_reg <= icmp_ln56_reg_1503_pp0_iter12_reg;
        icmp_ln56_reg_1503_pp0_iter14_reg <= icmp_ln56_reg_1503_pp0_iter13_reg;
        icmp_ln56_reg_1503_pp0_iter15_reg <= icmp_ln56_reg_1503_pp0_iter14_reg;
        icmp_ln56_reg_1503_pp0_iter16_reg <= icmp_ln56_reg_1503_pp0_iter15_reg;
        icmp_ln56_reg_1503_pp0_iter17_reg <= icmp_ln56_reg_1503_pp0_iter16_reg;
        icmp_ln56_reg_1503_pp0_iter18_reg <= icmp_ln56_reg_1503_pp0_iter17_reg;
        icmp_ln56_reg_1503_pp0_iter19_reg <= icmp_ln56_reg_1503_pp0_iter18_reg;
        icmp_ln56_reg_1503_pp0_iter20_reg <= icmp_ln56_reg_1503_pp0_iter19_reg;
        icmp_ln56_reg_1503_pp0_iter21_reg <= icmp_ln56_reg_1503_pp0_iter20_reg;
        icmp_ln56_reg_1503_pp0_iter22_reg <= icmp_ln56_reg_1503_pp0_iter21_reg;
        icmp_ln56_reg_1503_pp0_iter23_reg <= icmp_ln56_reg_1503_pp0_iter22_reg;
        icmp_ln56_reg_1503_pp0_iter24_reg <= icmp_ln56_reg_1503_pp0_iter23_reg;
        icmp_ln56_reg_1503_pp0_iter25_reg <= icmp_ln56_reg_1503_pp0_iter24_reg;
        icmp_ln56_reg_1503_pp0_iter2_reg <= icmp_ln56_reg_1503_pp0_iter1_reg;
        icmp_ln56_reg_1503_pp0_iter3_reg <= icmp_ln56_reg_1503_pp0_iter2_reg;
        icmp_ln56_reg_1503_pp0_iter4_reg <= icmp_ln56_reg_1503_pp0_iter3_reg;
        icmp_ln56_reg_1503_pp0_iter5_reg <= icmp_ln56_reg_1503_pp0_iter4_reg;
        icmp_ln56_reg_1503_pp0_iter6_reg <= icmp_ln56_reg_1503_pp0_iter5_reg;
        icmp_ln56_reg_1503_pp0_iter7_reg <= icmp_ln56_reg_1503_pp0_iter6_reg;
        icmp_ln56_reg_1503_pp0_iter8_reg <= icmp_ln56_reg_1503_pp0_iter7_reg;
        icmp_ln56_reg_1503_pp0_iter9_reg <= icmp_ln56_reg_1503_pp0_iter8_reg;
        icmp_ln66_reg_1507_pp0_iter10_reg <= icmp_ln66_reg_1507_pp0_iter9_reg;
        icmp_ln66_reg_1507_pp0_iter11_reg <= icmp_ln66_reg_1507_pp0_iter10_reg;
        icmp_ln66_reg_1507_pp0_iter12_reg <= icmp_ln66_reg_1507_pp0_iter11_reg;
        icmp_ln66_reg_1507_pp0_iter13_reg <= icmp_ln66_reg_1507_pp0_iter12_reg;
        icmp_ln66_reg_1507_pp0_iter14_reg <= icmp_ln66_reg_1507_pp0_iter13_reg;
        icmp_ln66_reg_1507_pp0_iter15_reg <= icmp_ln66_reg_1507_pp0_iter14_reg;
        icmp_ln66_reg_1507_pp0_iter16_reg <= icmp_ln66_reg_1507_pp0_iter15_reg;
        icmp_ln66_reg_1507_pp0_iter17_reg <= icmp_ln66_reg_1507_pp0_iter16_reg;
        icmp_ln66_reg_1507_pp0_iter18_reg <= icmp_ln66_reg_1507_pp0_iter17_reg;
        icmp_ln66_reg_1507_pp0_iter19_reg <= icmp_ln66_reg_1507_pp0_iter18_reg;
        icmp_ln66_reg_1507_pp0_iter20_reg <= icmp_ln66_reg_1507_pp0_iter19_reg;
        icmp_ln66_reg_1507_pp0_iter21_reg <= icmp_ln66_reg_1507_pp0_iter20_reg;
        icmp_ln66_reg_1507_pp0_iter22_reg <= icmp_ln66_reg_1507_pp0_iter21_reg;
        icmp_ln66_reg_1507_pp0_iter23_reg <= icmp_ln66_reg_1507_pp0_iter22_reg;
        icmp_ln66_reg_1507_pp0_iter24_reg <= icmp_ln66_reg_1507_pp0_iter23_reg;
        icmp_ln66_reg_1507_pp0_iter25_reg <= icmp_ln66_reg_1507_pp0_iter24_reg;
        icmp_ln66_reg_1507_pp0_iter2_reg <= icmp_ln66_reg_1507_pp0_iter1_reg;
        icmp_ln66_reg_1507_pp0_iter3_reg <= icmp_ln66_reg_1507_pp0_iter2_reg;
        icmp_ln66_reg_1507_pp0_iter4_reg <= icmp_ln66_reg_1507_pp0_iter3_reg;
        icmp_ln66_reg_1507_pp0_iter5_reg <= icmp_ln66_reg_1507_pp0_iter4_reg;
        icmp_ln66_reg_1507_pp0_iter6_reg <= icmp_ln66_reg_1507_pp0_iter5_reg;
        icmp_ln66_reg_1507_pp0_iter7_reg <= icmp_ln66_reg_1507_pp0_iter6_reg;
        icmp_ln66_reg_1507_pp0_iter8_reg <= icmp_ln66_reg_1507_pp0_iter7_reg;
        icmp_ln66_reg_1507_pp0_iter9_reg <= icmp_ln66_reg_1507_pp0_iter8_reg;
        icmp_ln81_reg_1526_pp0_iter10_reg <= icmp_ln81_reg_1526_pp0_iter9_reg;
        icmp_ln81_reg_1526_pp0_iter11_reg <= icmp_ln81_reg_1526_pp0_iter10_reg;
        icmp_ln81_reg_1526_pp0_iter12_reg <= icmp_ln81_reg_1526_pp0_iter11_reg;
        icmp_ln81_reg_1526_pp0_iter13_reg <= icmp_ln81_reg_1526_pp0_iter12_reg;
        icmp_ln81_reg_1526_pp0_iter14_reg <= icmp_ln81_reg_1526_pp0_iter13_reg;
        icmp_ln81_reg_1526_pp0_iter15_reg <= icmp_ln81_reg_1526_pp0_iter14_reg;
        icmp_ln81_reg_1526_pp0_iter16_reg <= icmp_ln81_reg_1526_pp0_iter15_reg;
        icmp_ln81_reg_1526_pp0_iter17_reg <= icmp_ln81_reg_1526_pp0_iter16_reg;
        icmp_ln81_reg_1526_pp0_iter18_reg <= icmp_ln81_reg_1526_pp0_iter17_reg;
        icmp_ln81_reg_1526_pp0_iter19_reg <= icmp_ln81_reg_1526_pp0_iter18_reg;
        icmp_ln81_reg_1526_pp0_iter20_reg <= icmp_ln81_reg_1526_pp0_iter19_reg;
        icmp_ln81_reg_1526_pp0_iter21_reg <= icmp_ln81_reg_1526_pp0_iter20_reg;
        icmp_ln81_reg_1526_pp0_iter22_reg <= icmp_ln81_reg_1526_pp0_iter21_reg;
        icmp_ln81_reg_1526_pp0_iter23_reg <= icmp_ln81_reg_1526_pp0_iter22_reg;
        icmp_ln81_reg_1526_pp0_iter24_reg <= icmp_ln81_reg_1526_pp0_iter23_reg;
        icmp_ln81_reg_1526_pp0_iter25_reg <= icmp_ln81_reg_1526_pp0_iter24_reg;
        icmp_ln81_reg_1526_pp0_iter26_reg <= icmp_ln81_reg_1526_pp0_iter25_reg;
        icmp_ln81_reg_1526_pp0_iter27_reg <= icmp_ln81_reg_1526_pp0_iter26_reg;
        icmp_ln81_reg_1526_pp0_iter2_reg <= icmp_ln81_reg_1526_pp0_iter1_reg;
        icmp_ln81_reg_1526_pp0_iter3_reg <= icmp_ln81_reg_1526_pp0_iter2_reg;
        icmp_ln81_reg_1526_pp0_iter4_reg <= icmp_ln81_reg_1526_pp0_iter3_reg;
        icmp_ln81_reg_1526_pp0_iter5_reg <= icmp_ln81_reg_1526_pp0_iter4_reg;
        icmp_ln81_reg_1526_pp0_iter6_reg <= icmp_ln81_reg_1526_pp0_iter5_reg;
        icmp_ln81_reg_1526_pp0_iter7_reg <= icmp_ln81_reg_1526_pp0_iter6_reg;
        icmp_ln81_reg_1526_pp0_iter8_reg <= icmp_ln81_reg_1526_pp0_iter7_reg;
        icmp_ln81_reg_1526_pp0_iter9_reg <= icmp_ln81_reg_1526_pp0_iter8_reg;
        icmp_ln85_reg_1530_pp0_iter10_reg <= icmp_ln85_reg_1530_pp0_iter9_reg;
        icmp_ln85_reg_1530_pp0_iter11_reg <= icmp_ln85_reg_1530_pp0_iter10_reg;
        icmp_ln85_reg_1530_pp0_iter12_reg <= icmp_ln85_reg_1530_pp0_iter11_reg;
        icmp_ln85_reg_1530_pp0_iter13_reg <= icmp_ln85_reg_1530_pp0_iter12_reg;
        icmp_ln85_reg_1530_pp0_iter14_reg <= icmp_ln85_reg_1530_pp0_iter13_reg;
        icmp_ln85_reg_1530_pp0_iter15_reg <= icmp_ln85_reg_1530_pp0_iter14_reg;
        icmp_ln85_reg_1530_pp0_iter16_reg <= icmp_ln85_reg_1530_pp0_iter15_reg;
        icmp_ln85_reg_1530_pp0_iter17_reg <= icmp_ln85_reg_1530_pp0_iter16_reg;
        icmp_ln85_reg_1530_pp0_iter18_reg <= icmp_ln85_reg_1530_pp0_iter17_reg;
        icmp_ln85_reg_1530_pp0_iter19_reg <= icmp_ln85_reg_1530_pp0_iter18_reg;
        icmp_ln85_reg_1530_pp0_iter20_reg <= icmp_ln85_reg_1530_pp0_iter19_reg;
        icmp_ln85_reg_1530_pp0_iter21_reg <= icmp_ln85_reg_1530_pp0_iter20_reg;
        icmp_ln85_reg_1530_pp0_iter22_reg <= icmp_ln85_reg_1530_pp0_iter21_reg;
        icmp_ln85_reg_1530_pp0_iter23_reg <= icmp_ln85_reg_1530_pp0_iter22_reg;
        icmp_ln85_reg_1530_pp0_iter24_reg <= icmp_ln85_reg_1530_pp0_iter23_reg;
        icmp_ln85_reg_1530_pp0_iter25_reg <= icmp_ln85_reg_1530_pp0_iter24_reg;
        icmp_ln85_reg_1530_pp0_iter26_reg <= icmp_ln85_reg_1530_pp0_iter25_reg;
        icmp_ln85_reg_1530_pp0_iter27_reg <= icmp_ln85_reg_1530_pp0_iter26_reg;
        icmp_ln85_reg_1530_pp0_iter2_reg <= icmp_ln85_reg_1530_pp0_iter1_reg;
        icmp_ln85_reg_1530_pp0_iter3_reg <= icmp_ln85_reg_1530_pp0_iter2_reg;
        icmp_ln85_reg_1530_pp0_iter4_reg <= icmp_ln85_reg_1530_pp0_iter3_reg;
        icmp_ln85_reg_1530_pp0_iter5_reg <= icmp_ln85_reg_1530_pp0_iter4_reg;
        icmp_ln85_reg_1530_pp0_iter6_reg <= icmp_ln85_reg_1530_pp0_iter5_reg;
        icmp_ln85_reg_1530_pp0_iter7_reg <= icmp_ln85_reg_1530_pp0_iter6_reg;
        icmp_ln85_reg_1530_pp0_iter8_reg <= icmp_ln85_reg_1530_pp0_iter7_reg;
        icmp_ln85_reg_1530_pp0_iter9_reg <= icmp_ln85_reg_1530_pp0_iter8_reg;
        icmp_ln89_reg_1534_pp0_iter10_reg <= icmp_ln89_reg_1534_pp0_iter9_reg;
        icmp_ln89_reg_1534_pp0_iter11_reg <= icmp_ln89_reg_1534_pp0_iter10_reg;
        icmp_ln89_reg_1534_pp0_iter12_reg <= icmp_ln89_reg_1534_pp0_iter11_reg;
        icmp_ln89_reg_1534_pp0_iter13_reg <= icmp_ln89_reg_1534_pp0_iter12_reg;
        icmp_ln89_reg_1534_pp0_iter14_reg <= icmp_ln89_reg_1534_pp0_iter13_reg;
        icmp_ln89_reg_1534_pp0_iter15_reg <= icmp_ln89_reg_1534_pp0_iter14_reg;
        icmp_ln89_reg_1534_pp0_iter16_reg <= icmp_ln89_reg_1534_pp0_iter15_reg;
        icmp_ln89_reg_1534_pp0_iter17_reg <= icmp_ln89_reg_1534_pp0_iter16_reg;
        icmp_ln89_reg_1534_pp0_iter18_reg <= icmp_ln89_reg_1534_pp0_iter17_reg;
        icmp_ln89_reg_1534_pp0_iter19_reg <= icmp_ln89_reg_1534_pp0_iter18_reg;
        icmp_ln89_reg_1534_pp0_iter20_reg <= icmp_ln89_reg_1534_pp0_iter19_reg;
        icmp_ln89_reg_1534_pp0_iter21_reg <= icmp_ln89_reg_1534_pp0_iter20_reg;
        icmp_ln89_reg_1534_pp0_iter22_reg <= icmp_ln89_reg_1534_pp0_iter21_reg;
        icmp_ln89_reg_1534_pp0_iter23_reg <= icmp_ln89_reg_1534_pp0_iter22_reg;
        icmp_ln89_reg_1534_pp0_iter24_reg <= icmp_ln89_reg_1534_pp0_iter23_reg;
        icmp_ln89_reg_1534_pp0_iter25_reg <= icmp_ln89_reg_1534_pp0_iter24_reg;
        icmp_ln89_reg_1534_pp0_iter26_reg <= icmp_ln89_reg_1534_pp0_iter25_reg;
        icmp_ln89_reg_1534_pp0_iter27_reg <= icmp_ln89_reg_1534_pp0_iter26_reg;
        icmp_ln89_reg_1534_pp0_iter2_reg <= icmp_ln89_reg_1534_pp0_iter1_reg;
        icmp_ln89_reg_1534_pp0_iter3_reg <= icmp_ln89_reg_1534_pp0_iter2_reg;
        icmp_ln89_reg_1534_pp0_iter4_reg <= icmp_ln89_reg_1534_pp0_iter3_reg;
        icmp_ln89_reg_1534_pp0_iter5_reg <= icmp_ln89_reg_1534_pp0_iter4_reg;
        icmp_ln89_reg_1534_pp0_iter6_reg <= icmp_ln89_reg_1534_pp0_iter5_reg;
        icmp_ln89_reg_1534_pp0_iter7_reg <= icmp_ln89_reg_1534_pp0_iter6_reg;
        icmp_ln89_reg_1534_pp0_iter8_reg <= icmp_ln89_reg_1534_pp0_iter7_reg;
        icmp_ln89_reg_1534_pp0_iter9_reg <= icmp_ln89_reg_1534_pp0_iter8_reg;
        mul11_reg_1623_pp0_iter11_reg <= mul11_reg_1623;
        mul11_reg_1623_pp0_iter12_reg <= mul11_reg_1623_pp0_iter11_reg;
        mul11_reg_1623_pp0_iter13_reg <= mul11_reg_1623_pp0_iter12_reg;
        mul11_reg_1623_pp0_iter14_reg <= mul11_reg_1623_pp0_iter13_reg;
        mul11_reg_1623_pp0_iter15_reg <= mul11_reg_1623_pp0_iter14_reg;
        reg_411_pp0_iter11_reg <= reg_411;
        reg_411_pp0_iter12_reg <= reg_411_pp0_iter11_reg;
        reg_411_pp0_iter13_reg <= reg_411_pp0_iter12_reg;
        reg_411_pp0_iter14_reg <= reg_411_pp0_iter13_reg;
        reg_411_pp0_iter15_reg <= reg_411_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln56_reg_1503 <= icmp_ln56_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln66_reg_1507 <= icmp_ln66_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln81_reg_1526 <= grp_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln85_reg_1530 <= icmp_ln85_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln85_fu_610_p2 == 1'd0) & (grp_fu_358_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln89_reg_1534 <= icmp_ln89_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        icmp_ln99_reg_1648 <= grp_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter9_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter9_reg == 1'd0))) begin
        mul10_reg_1618 <= grp_fu_281_p2;
        mul11_reg_1623 <= grp_fu_286_p2;
        mul9_reg_1613 <= grp_fu_276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter3_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter3_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter3_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_386 <= grp_fu_291_p1;
        reg_391 <= grp_fu_294_p1;
        reg_396 <= grp_fu_297_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter9_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter9_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        reg_401 <= grp_fu_261_p2;
        reg_406 <= grp_fu_266_p2;
        reg_411 <= grp_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter14_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter14_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter14_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1)))) begin
        reg_416 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter19_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter19_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter19_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1)))) begin
        reg_421 <= grp_fu_243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_1499_pp0_iter24_reg == 1'd1) & (ap_enable_reg_pp0_iter25 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln56_reg_1503_pp0_iter24_reg == 1'd1) & (icmp_ln46_reg_1499_pp0_iter24_reg == 1'd0) & (ap_enable_reg_pp0_iter25 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln66_reg_1507_pp0_iter24_reg == 1'd1) & (icmp_ln56_reg_1503_pp0_iter24_reg == 1'd0) & (icmp_ln46_reg_1499_pp0_iter24_reg == 1'd0) & (ap_enable_reg_pp0_iter25 == 1'b1)))) begin
        reg_426 <= grp_fu_251_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Data_In_TDATA_blk_n = Data_In_TVALID_int_regslice;
    end else begin
        Data_In_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Data_In_TREADY_int_regslice = 1'b1;
    end else begin
        Data_In_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((icmp_ln89_reg_1534_pp0_iter27_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter27_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter27_reg == 1'd0) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state33) & (icmp_ln99_reg_1648 == 1'd0)))) begin
        Data_Out_TDATA_blk_n = Data_Out_TREADY_int_regslice;
    end else begin
        Data_Out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (1'b1 == Data_Out_TREADY_int_regslice))) begin
        Data_Out_TDATA_int_regslice = Current_Write_fu_170;
    end else if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op452_write_state29 == 1'b1))) begin
        Data_Out_TDATA_int_regslice = ap_sig_allocacmp_tmpout_data_V;
    end else begin
        Data_Out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state32) & (1'b1 == Data_Out_TREADY_int_regslice)) | ((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op452_write_state29 == 1'b1)))) begin
        Data_Out_TVALID_int_regslice = 1'b1;
    end else begin
        Data_Out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_last_V_fu_482_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state33_io) | (regslice_both_Data_Out_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == Data_Out_TREADY_int_regslice) & (icmp_ln99_reg_1648 == 1'd0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state33_io) | (regslice_both_Data_Out_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == Data_Out_TREADY_int_regslice) & (icmp_ln99_reg_1648 == 1'd0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_B_load_2 = R_5_fu_486_p1;
    end else begin
        ap_sig_allocacmp_B_load_2 = B_fu_154;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_Current_Write_load_2 = Current_Write_3_fu_1308_p3;
    end else begin
        ap_sig_allocacmp_Current_Write_load_2 = Current_Write_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_G_load_2 = Old_G_fu_166;
    end else begin
        ap_sig_allocacmp_G_load_2 = G_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln66_fu_505_p2 == 1'd1) & (icmp_ln56_fu_499_p2 == 1'd0) & (icmp_ln46_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_R_load_2 = Old_R_fu_162;
    end else begin
        ap_sig_allocacmp_R_load_2 = R_fu_146;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_76)) begin
        ap_sig_allocacmp_tmpout_data_V = Current_Write_4_fu_1335_p2;
    end else begin
        ap_sig_allocacmp_tmpout_data_V = Current_Write_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_235_ce = 1'b1;
    end else begin
        grp_fu_235_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_239_ce = 1'b1;
    end else begin
        grp_fu_239_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_243_ce = 1'b1;
    end else begin
        grp_fu_243_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_247_ce = 1'b1;
    end else begin
        grp_fu_247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_251_ce = 1'b1;
    end else begin
        grp_fu_251_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_256_ce = 1'b1;
    end else begin
        grp_fu_256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_261_ce = 1'b1;
    end else begin
        grp_fu_261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_266_ce = 1'b1;
    end else begin
        grp_fu_266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_271_ce = 1'b1;
    end else begin
        grp_fu_271_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_276_ce = 1'b1;
    end else begin
        grp_fu_276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_281_ce = 1'b1;
    end else begin
        grp_fu_281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_286_ce = 1'b1;
    end else begin
        grp_fu_286_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_291_ce = 1'b1;
    end else begin
        grp_fu_291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((icmp_ln46_reg_1499 == 1'd1)) begin
            grp_fu_291_p0 = zext_ln54_fu_686_p1;
        end else if (((icmp_ln56_reg_1503 == 1'd1) & (icmp_ln46_reg_1499 == 1'd0))) begin
            grp_fu_291_p0 = zext_ln64_fu_671_p1;
        end else if ((1'b1 == ap_condition_560)) begin
            grp_fu_291_p0 = zext_ln71_fu_644_p1;
        end else begin
            grp_fu_291_p0 = 'bx;
        end
    end else begin
        grp_fu_291_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_294_ce = 1'b1;
    end else begin
        grp_fu_294_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((icmp_ln46_reg_1499 == 1'd1)) begin
            grp_fu_294_p0 = zext_ln54_1_fu_691_p1;
        end else if (((icmp_ln56_reg_1503 == 1'd1) & (icmp_ln46_reg_1499 == 1'd0))) begin
            grp_fu_294_p0 = zext_ln64_1_fu_676_p1;
        end else if ((1'b1 == ap_condition_560)) begin
            grp_fu_294_p0 = zext_ln71_1_fu_648_p1;
        end else begin
            grp_fu_294_p0 = 'bx;
        end
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_297_ce = 1'b1;
    end else begin
        grp_fu_297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((icmp_ln46_reg_1499 == 1'd1)) begin
            grp_fu_297_p0 = zext_ln54_2_fu_696_p1;
        end else if (((icmp_ln56_reg_1503 == 1'd1) & (icmp_ln46_reg_1499 == 1'd0))) begin
            grp_fu_297_p0 = zext_ln64_2_fu_681_p1;
        end else if ((1'b1 == ap_condition_560)) begin
            grp_fu_297_p0 = zext_ln71_2_fu_652_p1;
        end else begin
            grp_fu_297_p0 = 'bx;
        end
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_300_ce = 1'b1;
    end else begin
        grp_fu_300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_303_ce = 1'b1;
    end else begin
        grp_fu_303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_306_ce = 1'b1;
    end else begin
        grp_fu_306_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((grp_fu_358_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (1'b1 == Data_Out_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((1'b1 == ap_block_state33_io) | (regslice_both_Data_Out_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == Data_Out_TREADY_int_regslice) & (icmp_ln99_reg_1648 == 1'd0))) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Count_1_fu_599_p2 = (Count_fu_158 + 32'd1);

assign Count_2_fu_568_p2 = (Count_fu_158 + 32'd1);

assign Current_Write_2_fu_1378_p3 = {{tmp_fu_1368_p4}, {or_ln86_fu_1362_p2}};

assign Current_Write_3_fu_1308_p3 = {{tmp_1_fu_1298_p4}, {or_ln90_fu_1292_p2}};

assign Current_Write_4_fu_1335_p2 = (shl_ln2_fu_1327_p3 | ap_sig_allocacmp_Current_Write_load_2);

assign Data_In_TREADY = regslice_both_Data_In_V_data_V_U_ack_in;

assign Data_Out_TVALID = regslice_both_Data_Out_V_data_V_U_vld_out;

assign R_5_fu_486_p1 = Data_In_TDATA_int_regslice[7:0];

assign Write_Count_1_fu_633_p2 = (Write_Count_fu_174 + 32'd1);

assign Write_Count_2_fu_622_p2 = (Write_Count_fu_174 + 32'd1);

assign add_ln510_1_fu_1034_p2 = ($signed(zext_ln510_1_fu_1030_p1) + $signed(12'd3073));

assign add_ln510_2_fu_745_p2 = ($signed(zext_ln510_2_fu_741_p1) + $signed(12'd3073));

assign add_ln510_3_fu_889_p2 = ($signed(zext_ln510_3_fu_885_p1) + $signed(12'd3073));

assign add_ln510_fu_1179_p2 = ($signed(zext_ln510_fu_1175_p1) + $signed(12'd3073));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op466_write_state30 == 1'b1)) | ((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op452_write_state29 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == Data_In_TVALID_int_regslice)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter28 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op466_write_state30 == 1'b1)))) | ((ap_enable_reg_pp0_iter27 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op452_write_state29 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == Data_In_TVALID_int_regslice)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter28 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op466_write_state30 == 1'b1)))) | ((ap_enable_reg_pp0_iter27 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op452_write_state29 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == Data_In_TVALID_int_regslice)));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_io = ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op452_write_state29 == 1'b1));
end

always @ (*) begin
    ap_block_state29_pp0_stage0_iter27 = ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op452_write_state29 == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (1'b0 == Data_In_TVALID_int_regslice);
end

always @ (*) begin
    ap_block_state30_io = ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op466_write_state30 == 1'b1));
end

always @ (*) begin
    ap_block_state30_pp0_stage0_iter28 = ((1'b0 == Data_Out_TREADY_int_regslice) & (ap_predicate_op466_write_state30 == 1'b1));
end

always @ (*) begin
    ap_block_state33 = ((regslice_both_Data_Out_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == Data_Out_TREADY_int_regslice) & (icmp_ln99_reg_1648 == 1'd0)));
end

always @ (*) begin
    ap_block_state33_io = ((1'b0 == Data_Out_TREADY_int_regslice) & (icmp_ln99_reg_1648 == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_560 = ((icmp_ln66_reg_1507 == 1'd1) & (icmp_ln56_reg_1503 == 1'd0) & (icmp_ln46_reg_1499 == 1'd0));
end

always @ (*) begin
    ap_condition_76 = ((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_811 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op452_write_state29 = ((icmp_ln89_reg_1534_pp0_iter26_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter26_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter26_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op466_write_state30 = ((icmp_ln89_reg_1534_pp0_iter27_reg == 1'd1) & (icmp_ln85_reg_1530_pp0_iter27_reg == 1'd0) & (icmp_ln81_reg_1526_pp0_iter27_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign data_V_1_fu_990_p1 = reg_426;

assign data_V_2_fu_701_p1 = reg_426;

assign data_V_3_fu_846_p1 = dc_3_reg_1638;

assign data_V_fu_1135_p1 = reg_426;

assign grp_fu_300_p0 = R_fu_146;

assign grp_fu_303_p0 = G_fu_150;

assign grp_fu_306_p0 = B_fu_154;

assign grp_fu_358_p2 = ((Write_Count_fu_174 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_493_p2 = ((Count_fu_158 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_499_p2 = ((Count_fu_158 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_505_p2 = ((Count_fu_158 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_610_p2 = ((Write_Count_fu_174 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_616_p2 = ((Write_Count_fu_174 == 32'd2) ? 1'b1 : 1'b0);

assign isNeg_1_fu_1040_p3 = add_ln510_1_fu_1034_p2[32'd11];

assign isNeg_2_fu_751_p3 = add_ln510_2_fu_745_p2[32'd11];

assign isNeg_3_fu_895_p3 = add_ln510_3_fu_889_p2[32'd11];

assign isNeg_fu_1185_p3 = add_ln510_fu_1179_p2[32'd11];

assign mantissa_1_fu_1016_p4 = {{{{1'd1}, {tmp_27_fu_1012_p1}}}, {1'd0}};

assign mantissa_2_fu_727_p4 = {{{{1'd1}, {tmp_29_fu_723_p1}}}, {1'd0}};

assign mantissa_3_fu_871_p4 = {{{{1'd1}, {tmp_31_fu_867_p1}}}, {1'd0}};

assign mantissa_fu_1161_p4 = {{{{1'd1}, {tmp_25_fu_1157_p1}}}, {1'd0}};

assign or_ln86_fu_1362_p2 = (trunc_ln86_fu_1358_p1 | shl_ln_fu_1350_p3);

assign or_ln90_fu_1292_p2 = (trunc_ln90_fu_1288_p1 | shl_ln1_fu_1280_p3);

assign p_Result_1_fu_994_p3 = data_V_1_fu_990_p1[32'd63];

assign p_Result_2_fu_705_p3 = data_V_2_fu_701_p1[32'd63];

assign p_Result_3_fu_849_p3 = data_V_3_fu_846_p1[32'd63];

assign p_Result_s_fu_1139_p3 = data_V_fu_1135_p1[32'd63];

assign r_V_1_fu_1225_p2 = zext_ln15_fu_1171_p1 << sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1215_p1;

assign r_V_2_fu_1074_p2 = zext_ln15_1_fu_1026_p1 >> sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_1070_p1;

assign r_V_3_fu_1080_p2 = zext_ln15_1_fu_1026_p1 << sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_1070_p1;

assign r_V_4_fu_785_p2 = zext_ln15_2_fu_737_p1 >> sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_781_p1;

assign r_V_5_fu_791_p2 = zext_ln15_2_fu_737_p1 << sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_781_p1;

assign r_V_6_fu_929_p2 = zext_ln15_3_fu_881_p1 >> sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_925_p1;

assign r_V_7_fu_935_p2 = zext_ln15_3_fu_881_p1 << sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_925_p1;

assign r_V_fu_1219_p2 = zext_ln15_fu_1171_p1 >> sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1215_p1;

assign result_V_10_fu_971_p2 = (8'd0 - val_3_fu_963_p3);

assign result_V_12_fu_1267_p3 = ((p_Result_s_fu_1139_p3[0:0] == 1'b1) ? result_V_2_fu_1261_p2 : val_fu_1253_p3);

assign result_V_13_fu_1122_p3 = ((p_Result_1_fu_994_p3[0:0] == 1'b1) ? result_V_5_fu_1116_p2 : val_1_fu_1108_p3);

assign result_V_14_fu_833_p3 = ((p_Result_2_fu_705_p3[0:0] == 1'b1) ? result_V_9_fu_827_p2 : val_2_fu_819_p3);

assign result_V_2_fu_1261_p2 = (8'd0 - val_fu_1253_p3);

assign result_V_5_fu_1116_p2 = (8'd0 - val_1_fu_1108_p3);

assign result_V_9_fu_827_p2 = (8'd0 - val_2_fu_819_p3);

assign result_V_fu_977_p3 = ((p_Result_3_fu_849_p3[0:0] == 1'b1) ? result_V_10_fu_971_p2 : val_3_fu_963_p3);

assign sext_ln1311_1_fu_1054_p1 = $signed(sub_ln1311_1_fu_1048_p2);

assign sext_ln1311_2_fu_765_p1 = $signed(sub_ln1311_2_fu_759_p2);

assign sext_ln1311_3_fu_909_p1 = $signed(sub_ln1311_3_fu_903_p2);

assign sext_ln1311_fu_1199_p1 = $signed(sub_ln1311_fu_1193_p2);

assign sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_1070_p1 = $unsigned(sh_prom_i_i_i_i_i14_cast_cast_cast_fu_1066_p1);

assign sh_prom_i_i_i_i_i14_cast_cast_cast_fu_1066_p1 = $signed(ush_1_fu_1058_p3);

assign sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_781_p1 = $unsigned(sh_prom_i_i_i_i_i35_cast_cast_cast_fu_777_p1);

assign sh_prom_i_i_i_i_i35_cast_cast_cast_fu_777_p1 = $signed(ush_2_fu_769_p3);

assign sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_925_p1 = $unsigned(sh_prom_i_i_i_i_i56_cast_cast_cast_fu_921_p1);

assign sh_prom_i_i_i_i_i56_cast_cast_cast_fu_921_p1 = $signed(ush_3_fu_913_p3);

assign sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1215_p1 = $unsigned(sh_prom_i_i_i_i_i_cast_cast_cast_fu_1211_p1);

assign sh_prom_i_i_i_i_i_cast_cast_cast_fu_1211_p1 = $signed(ush_fu_1203_p3);

assign shl_ln1_fu_1280_p3 = {{Inversed_Value_fu_178}, {16'd0}};

assign shl_ln2_fu_1327_p3 = {{Inversed_Value_Old_fu_182}, {24'd0}};

assign shl_ln_fu_1350_p3 = {{Inversed_Value_fu_178}, {8'd0}};

assign sub_ln1311_1_fu_1048_p2 = (11'd1023 - tmp_26_fu_1002_p4);

assign sub_ln1311_2_fu_759_p2 = (11'd1023 - tmp_28_fu_713_p4);

assign sub_ln1311_3_fu_903_p2 = (11'd1023 - tmp_30_fu_857_p4);

assign sub_ln1311_fu_1193_p2 = (11'd1023 - tmp_24_fu_1147_p4);

assign tmp_12_fu_1086_p3 = r_V_2_fu_1074_p2[32'd53];

assign tmp_17_fu_797_p3 = r_V_4_fu_785_p2[32'd53];

assign tmp_1_fu_1298_p4 = {{Current_Write_fu_170[31:24]}};

assign tmp_23_fu_941_p3 = r_V_6_fu_929_p2[32'd53];

assign tmp_24_fu_1147_p4 = {{data_V_fu_1135_p1[62:52]}};

assign tmp_25_fu_1157_p1 = data_V_fu_1135_p1[51:0];

assign tmp_26_fu_1002_p4 = {{data_V_1_fu_990_p1[62:52]}};

assign tmp_27_fu_1012_p1 = data_V_1_fu_990_p1[51:0];

assign tmp_28_fu_713_p4 = {{data_V_2_fu_701_p1[62:52]}};

assign tmp_29_fu_723_p1 = data_V_2_fu_701_p1[51:0];

assign tmp_30_fu_857_p4 = {{data_V_3_fu_846_p1[62:52]}};

assign tmp_31_fu_867_p1 = data_V_3_fu_846_p1[51:0];

assign tmp_3_fu_1098_p4 = {{r_V_3_fu_1080_p2[60:53]}};

assign tmp_5_fu_809_p4 = {{r_V_5_fu_791_p2[60:53]}};

assign tmp_7_fu_1231_p3 = r_V_fu_1219_p2[32'd53];

assign tmp_8_fu_953_p4 = {{r_V_7_fu_935_p2[60:53]}};

assign tmp_fu_1368_p4 = {{Current_Write_fu_170[31:16]}};

assign tmp_last_V_fu_482_p1 = Data_In_TLAST_int_regslice;

assign tmp_s_fu_1243_p4 = {{r_V_1_fu_1225_p2[60:53]}};

assign trunc_ln86_fu_1358_p1 = Current_Write_fu_170[15:0];

assign trunc_ln90_fu_1288_p1 = Current_Write_fu_170[23:0];

assign ush_1_fu_1058_p3 = ((isNeg_1_fu_1040_p3[0:0] == 1'b1) ? sext_ln1311_1_fu_1054_p1 : add_ln510_1_fu_1034_p2);

assign ush_2_fu_769_p3 = ((isNeg_2_fu_751_p3[0:0] == 1'b1) ? sext_ln1311_2_fu_765_p1 : add_ln510_2_fu_745_p2);

assign ush_3_fu_913_p3 = ((isNeg_3_fu_895_p3[0:0] == 1'b1) ? sext_ln1311_3_fu_909_p1 : add_ln510_3_fu_889_p2);

assign ush_fu_1203_p3 = ((isNeg_fu_1185_p3[0:0] == 1'b1) ? sext_ln1311_fu_1199_p1 : add_ln510_fu_1179_p2);

assign val_1_fu_1108_p3 = ((isNeg_1_fu_1040_p3[0:0] == 1'b1) ? zext_ln662_1_fu_1094_p1 : tmp_3_fu_1098_p4);

assign val_2_fu_819_p3 = ((isNeg_2_fu_751_p3[0:0] == 1'b1) ? zext_ln662_2_fu_805_p1 : tmp_5_fu_809_p4);

assign val_3_fu_963_p3 = ((isNeg_3_fu_895_p3[0:0] == 1'b1) ? zext_ln662_3_fu_949_p1 : tmp_8_fu_953_p4);

assign val_fu_1253_p3 = ((isNeg_fu_1185_p3[0:0] == 1'b1) ? zext_ln662_fu_1239_p1 : tmp_s_fu_1243_p4);

assign zext_ln15_1_fu_1026_p1 = mantissa_1_fu_1016_p4;

assign zext_ln15_2_fu_737_p1 = mantissa_2_fu_727_p4;

assign zext_ln15_3_fu_881_p1 = mantissa_3_fu_871_p4;

assign zext_ln15_fu_1171_p1 = mantissa_fu_1161_p4;

assign zext_ln510_1_fu_1030_p1 = tmp_26_fu_1002_p4;

assign zext_ln510_2_fu_741_p1 = tmp_28_fu_713_p4;

assign zext_ln510_3_fu_885_p1 = tmp_30_fu_857_p4;

assign zext_ln510_fu_1175_p1 = tmp_24_fu_1147_p4;

assign zext_ln54_1_fu_691_p1 = G_fu_150;

assign zext_ln54_2_fu_696_p1 = B_fu_154;

assign zext_ln54_fu_686_p1 = R_fu_146;

assign zext_ln64_1_fu_676_p1 = G_fu_150;

assign zext_ln64_2_fu_681_p1 = B_fu_154;

assign zext_ln64_fu_671_p1 = R_fu_146;

assign zext_ln662_1_fu_1094_p1 = tmp_12_fu_1086_p3;

assign zext_ln662_2_fu_805_p1 = tmp_17_fu_797_p3;

assign zext_ln662_3_fu_949_p1 = tmp_23_fu_941_p3;

assign zext_ln662_fu_1239_p1 = tmp_7_fu_1231_p3;

assign zext_ln71_1_fu_648_p1 = G_load_2_reg_1516;

assign zext_ln71_2_fu_652_p1 = B_load_2_reg_1521;

assign zext_ln71_fu_644_p1 = R_load_2_reg_1511;

assign zext_ln82_fu_1391_p1 = Inversed_Value_fu_178;

endmodule //Invert
