INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jrvidal/Desktop/ECE-441-project-master/ECE-441-VHDL-project/ECE-441-VHDL-project.srcs/sim_1/imports/Desktop/testbench_cordic_alu.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_alu_tb
