0.6
2018.1
Apr  4 2018
18:43:17
/home/eric/Work/jy/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1540727645,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,1540574644,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/closemips_testbench.v,1540731850,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_denpendency.v,,,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h,1540568320,verilog,,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1540568320,verilog,,,,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,1540568320,verilog,,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,1540568320,verilog,,,,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h,1540568320,verilog,,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h,1540568320,verilog,,,,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_EX-MEM_MEM-WB.v,,sram_model,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv,1540568320,systemVerilog,,,,tb,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_EX-MEM_MEM-WB.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_IF_ID.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,test_EX_MEM_WB,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_IF_ID.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_PC.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,test_IF_ID,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_PC.v,1540614357,verilog,,,,test_PC,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_basic_pipeline.v,1540631350,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/closemips_testbench.v,,test_basic_pipeline,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_denpendency.v,1540631350,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/testbench.v,,test_data_denpendency,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_shift_and_move.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_basic_pipeline.v,,,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_id_ex.v,1540631350,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_register.v,,test_id_ex,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_register.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/test_data_shift_and_move.v,,test_register,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,,pll_example,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,IF_ID,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM_WB,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,,,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,1540737779,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,PC,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,1540827131,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,RegisterFile,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,1540731231,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,closemips,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/def.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,,,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,1540829375,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,,,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,1540828688,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,hilo,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,1540824000,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,1540727645,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id_ex,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v,1540736822,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,inst_rom,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v,1540730331,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,closemips_testbench,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,1540614357,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,,thinpad_top,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,,vga,,xil_defaultlib,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example;/home/eric/App/ViVado/Vivado/2018.1/data/xilinx_vip/include,,,,,
