{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671202514223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671202514223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:55:14 2022 " "Processing started: Fri Dec 16 21:55:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671202514223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202514223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202514223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671202514365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671202514365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671202519131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9Part1 " "Found entity 1: Lab9Part1" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671202519132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671202519132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671202519133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671202519134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Part1 " "Elaborating entity \"Lab9Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671202519151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "Lab9Part1.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 176 456 648 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671202519152 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(79) " "Verilog HDL Always Construct warning at proc.v(79): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(82) " "Verilog HDL Always Construct warning at proc.v(82): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(83) " "Verilog HDL Always Construct warning at proc.v(83): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(84) " "Verilog HDL Always Construct warning at proc.v(84): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(85) " "Verilog HDL Always Construct warning at proc.v(85): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(86) " "Verilog HDL Always Construct warning at proc.v(86): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(87) " "Verilog HDL Always Construct warning at proc.v(87): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(88) " "Verilog HDL Always Construct warning at proc.v(88): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(89) " "Verilog HDL Always Construct warning at proc.v(89): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(93) " "Verilog HDL Always Construct warning at proc.v(93): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(94) " "Verilog HDL Always Construct warning at proc.v(94): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(95) " "Verilog HDL Always Construct warning at proc.v(95): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(96) " "Verilog HDL Always Construct warning at proc.v(96): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(97) " "Verilog HDL Always Construct warning at proc.v(97): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(98) " "Verilog HDL Always Construct warning at proc.v(98): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(99) " "Verilog HDL Always Construct warning at proc.v(99): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519153 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(100) " "Verilog HDL Always Construct warning at proc.v(100): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry proc.v(108) " "Verilog HDL Always Construct warning at proc.v(108): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(124) " "Verilog HDL Always Construct warning at proc.v(124): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx proc.v(140) " "Verilog HDL Always Construct warning at proc.v(140): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rx proc.v(146) " "Verilog HDL Always Construct warning at proc.v(146): variable \"Rx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry proc.v(166) " "Verilog HDL Always Construct warning at proc.v(166): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry proc.v(171) " "Verilog HDL Always Construct warning at proc.v(171): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519154 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA proc.v(190) " "Verilog HDL Always Construct warning at proc.v(190): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry proc.v(190) " "Verilog HDL Always Construct warning at proc.v(190): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA proc.v(197) " "Verilog HDL Always Construct warning at proc.v(197): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ry proc.v(197) " "Verilog HDL Always Construct warning at proc.v(197): variable \"Ry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWire proc.v(70) " "Verilog HDL Always Construct warning at proc.v(70): inferring latch(es) for variable \"BusWire\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rx proc.v(70) " "Verilog HDL Always Construct warning at proc.v(70): inferring latch(es) for variable \"Rx\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ry proc.v(70) " "Verilog HDL Always Construct warning at proc.v(70): inferring latch(es) for variable \"Ry\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671202519155 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[0\] proc.v(70) " "Inferred latch for \"Ry\[0\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[1\] proc.v(70) " "Inferred latch for \"Ry\[1\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[2\] proc.v(70) " "Inferred latch for \"Ry\[2\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[3\] proc.v(70) " "Inferred latch for \"Ry\[3\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[4\] proc.v(70) " "Inferred latch for \"Ry\[4\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[5\] proc.v(70) " "Inferred latch for \"Ry\[5\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[6\] proc.v(70) " "Inferred latch for \"Ry\[6\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[7\] proc.v(70) " "Inferred latch for \"Ry\[7\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[8\] proc.v(70) " "Inferred latch for \"Ry\[8\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[0\] proc.v(70) " "Inferred latch for \"Rx\[0\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[1\] proc.v(70) " "Inferred latch for \"Rx\[1\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[2\] proc.v(70) " "Inferred latch for \"Rx\[2\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[3\] proc.v(70) " "Inferred latch for \"Rx\[3\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[4\] proc.v(70) " "Inferred latch for \"Rx\[4\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[5\] proc.v(70) " "Inferred latch for \"Rx\[5\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[6\] proc.v(70) " "Inferred latch for \"Rx\[6\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[7\] proc.v(70) " "Inferred latch for \"Rx\[7\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519156 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rx\[8\] proc.v(70) " "Inferred latch for \"Rx\[8\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[0\] proc.v(70) " "Inferred latch for \"BusWire\[0\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[1\] proc.v(70) " "Inferred latch for \"BusWire\[1\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[2\] proc.v(70) " "Inferred latch for \"BusWire\[2\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[3\] proc.v(70) " "Inferred latch for \"BusWire\[3\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[4\] proc.v(70) " "Inferred latch for \"BusWire\[4\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[5\] proc.v(70) " "Inferred latch for \"BusWire\[5\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[6\] proc.v(70) " "Inferred latch for \"BusWire\[6\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[7\] proc.v(70) " "Inferred latch for \"BusWire\[7\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWire\[8\] proc.v(70) " "Inferred latch for \"BusWire\[8\]\" at proc.v(70)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519157 "|Lab9Part1|proc:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:inst\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"proc:inst\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671202519167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[8\] " "Latch proc:inst\|BusWire\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519416 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[7\] " "Latch proc:inst\|BusWire\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519416 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[6\] " "Latch proc:inst\|BusWire\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[5\] " "Latch proc:inst\|BusWire\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[4\] " "Latch proc:inst\|BusWire\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[3\] " "Latch proc:inst\|BusWire\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[2\] " "Latch proc:inst\|BusWire\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[1\] " "Latch proc:inst\|BusWire\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|BusWire\[0\] " "Latch proc:inst\|BusWire\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Ystep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Ystep_Q.T3" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671202519417 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671202519417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671202519481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671202519744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671202519818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671202519818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671202519840 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671202519840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671202519840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671202519840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671202519849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:55:19 2022 " "Processing ended: Fri Dec 16 21:55:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671202519849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671202519849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671202519849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671202519849 ""}
