EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Capacitor-
#
DEF Capacitor- C 0 40 Y Y 1 F N
F0 "C" 190 10 60 H V L BNN
F1 "Capacitor-" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 10 0 -100 30 -100 N
P 2 0 1 10 30 -180 30 -20 N
P 2 0 1 10 70 -20 70 -180 N
P 2 0 1 10 100 -100 70 -100 N
X 1 1 -100 -100 100 R 1 1 0 1 P
X 2 2 200 -100 100 L 1 1 0 1 P
ENDDRAW
ENDDEF
#
# Header_2x1-
#
DEF Header_2x1- CN 0 40 Y Y 1 F N
F0 "CN" -200 100 60 H V L BNN
F1 "Header_2x1-" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 200 -200 0 100 0 1 10 f
X 1 1 -200 0 200 R 70 70 0 1 P
X 2 2 -200 -100 200 R 70 70 0 1 P
ENDDRAW
ENDDEF
#
# Resistor-
#
DEF Resistor- R 0 40 Y Y 1 F N
F0 "R" -210 130 60 H V L BNN
F1 "Resistor-" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 10 0 1 10 200 -100 160 -100 150 -120 130 -80 110 -120 90 -80 70 -120 50 -80 40 -100 0 -100 N
X 1 1 -100 -100 100 R 1 1 0 1 P
X 2 2 300 -100 100 L 1 1 0 1 P
ENDDRAW
ENDDEF
#
# STM32MP135FAF7_4-
#
DEF STM32MP135FAF7_4- U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V L BNN
F1 "STM32MP135FAF7_4-" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 0 -7500 1300 0 0 1 10 f
X VSS A1 1500 -100 200 L 70 70 0 1 P
X VSS A21 1500 -200 200 L 70 70 0 1 P
X VSS AA1 1500 -300 200 L 70 70 0 1 P
X VSS_PLL2 AA18 1500 -6200 200 L 70 70 0 1 P
X VSS AA21 1500 -400 200 L 70 70 0 1 P
X VSS B12 1500 -500 200 L 70 70 0 1 P
X VDDSD2 C15 -200 -5800 200 R 70 70 0 1 P
X VSS D16 1500 -600 200 L 70 70 0 1 P
X VDD_CPU E10 -200 -1600 200 R 70 70 0 1 P
X VSS E11 1500 -900 200 L 70 70 0 1 P
X VDD E12 -200 -3700 200 R 70 70 0 1 P
X VDDQ_DDR E15 -200 -4000 200 R 70 70 0 1 P
X VSS E16 1500 -1000 200 L 70 70 0 1 P
X VDDSD1 E17 -200 -5700 200 R 70 70 0 1 P
X VSS E5 1500 -700 200 L 70 70 0 1 P
X VSS E6 1500 -800 200 L 70 70 0 1 P
X VDD_CPU E7 -200 -1500 200 R 70 70 0 1 P
X VSS F17 1500 -1200 200 L 70 70 0 1 P
X VSS F18 1500 -1300 200 L 70 70 0 1 P
X VSS F21 1500 -1400 200 L 70 70 0 1 P
X VSS F5 1500 -1100 200 L 70 70 0 1 P
X VDD_CPU G10 -200 -1900 200 R 70 70 0 1 P
X VDD_CORE G11 -200 -900 200 R 70 70 0 1 P
X VSS G12 1500 -1600 200 L 70 70 0 1 P
X VDD G13 -200 -3500 200 R 70 70 0 1 P
X VSS G14 1500 -1700 200 L 70 70 0 1 P
X VDDQ_DDR G15 -200 -4100 200 R 70 70 0 1 P
X VDDQ_DDR G17 -200 -4200 200 R 70 70 0 1 P
X VDD_CPU G5 -200 -1700 200 R 70 70 0 1 P
X VDD_CPU G7 -200 -1800 200 R 70 70 0 1 P
X VSS G8 1500 -1500 200 L 70 70 0 1 P
X VDD G9 -200 -3600 200 R 70 70 0 1 P
X VSS H15 1500 -1900 200 L 70 70 0 1 P
X VSS H7 1500 -1800 200 L 70 70 0 1 P
X VSS J10 1500 -2000 200 L 70 70 0 1 P
X VDD_CORE J11 -200 -100 200 R 70 70 0 1 P
X VSS J12 1500 -2100 200 L 70 70 0 1 P
X VDD J13 -200 -3200 200 R 70 70 0 1 P
X VDD_CORE J15 -200 -200 200 R 70 70 0 1 P
X VDD J7 -200 -3400 200 R 70 70 0 1 P
X VDD J9 -200 -3300 200 R 70 70 0 1 P
X VSS_PLL K1 1500 -6100 200 L 70 70 0 1 P
X VSS K10 1500 -2300 200 L 70 70 0 1 P
X VSS K11 1500 -2400 200 L 70 70 0 1 P
X VSS K12 1500 -2500 200 L 70 70 0 1 P
X VSS K13 1500 -2600 200 L 70 70 0 1 P
X VDDQ_DDR K15 -200 -4300 200 R 70 70 0 1 P
X VDDQ_DDR K17 -200 -4400 200 R 70 70 0 1 P
X VDD_PLL K2 -200 -6100 200 R 70 70 0 1 P
X VSS K21 1500 -2700 200 L 70 70 0 1 P
X VDD_CPU K5 -200 -2000 200 R 70 70 0 1 P
X VDD_CPU K7 -200 -2100 200 R 70 70 0 1 P
X VSS K9 1500 -2200 200 L 70 70 0 1 P
X VSS L10 1500 -2900 200 L 70 70 0 1 P
X VSS L12 1500 -3000 200 L 70 70 0 1 P
X VDD_CORE L13 -200 -500 200 R 70 70 0 1 P
X VSS L15 1500 -3100 200 L 70 70 0 1 P
X VSS L17 1500 -3200 200 L 70 70 0 1 P
X VBAT L2 -200 -7000 200 R 70 70 0 1 P
X VSS L5 1500 -2800 200 L 70 70 0 1 P
X VDD_CORE L7 -200 -300 200 R 70 70 0 1 P
X VDD_CORE L9 -200 -400 200 R 70 70 0 1 P
X VSS M1 1500 -3300 200 L 70 70 0 1 P
X VSS M10 1500 -3600 200 L 70 70 0 1 P
X VSS M11 1500 -3700 200 L 70 70 0 1 P
X VSS M12 1500 -3800 200 L 70 70 0 1 P
X VSS M13 1500 -3900 200 L 70 70 0 1 P
X VDDQ_DDR M15 -200 -4500 200 R 70 70 0 1 P
X VDDQ_DDR M17 -200 -4600 200 R 70 70 0 1 P
X VDD M5 -200 -3100 200 R 70 70 0 1 P
X VSS M7 1500 -3400 200 L 70 70 0 1 P
X VSS M9 1500 -3500 200 L 70 70 0 1 P
X VDD_CORE N10 -200 -800 200 R 70 70 0 1 P
X VSS N11 1500 -4000 200 L 70 70 0 1 P
X VDD N12 -200 -3000 200 R 70 70 0 1 P
X VDD_CORE N13 -200 -1000 200 R 70 70 0 1 P
X VDD_CORE N15 -200 -1100 200 R 70 70 0 1 P
X VDD N7 -200 -2900 200 R 70 70 0 1 P
X VDD N9 -200 -2800 200 R 70 70 0 1 P
X VSS P15 1500 -4200 200 L 70 70 0 1 P
X VSS P7 1500 -4100 200 L 70 70 0 1 P
X VDD_CORE R10 -200 -600 200 R 70 70 0 1 P
X VSS R11 1500 -4400 200 L 70 70 0 1 P
X VDD R12 -200 -2400 200 R 70 70 0 1 P
X VDD_CORE R13 -200 -700 200 R 70 70 0 1 P
X VSS R14 1500 -4500 200 L 70 70 0 1 P
X VDDQ_DDR R15 -200 -4700 200 R 70 70 0 1 P
X VDDQ_DDR R17 -200 -4800 200 R 70 70 0 1 P
X VDD R5 -200 -2700 200 R 70 70 0 1 P
X VDD R7 -200 -2600 200 R 70 70 0 1 P
X VSS R8 1500 -4300 200 L 70 70 0 1 P
X VDD R9 -200 -2500 200 R 70 70 0 1 P
X VSS T1 1500 -4600 200 L 70 70 0 1 P
X VSS T17 1500 -4800 200 L 70 70 0 1 P
X VSS T21 1500 -4900 200 L 70 70 0 1 P
X VSS T5 1500 -4700 200 L 70 70 0 1 P
X VSS U11 1500 -5200 200 L 70 70 0 1 P
X VDD_CORE U12 -200 -1200 200 R 70 70 0 1 P
X VSS U13 1500 -5300 200 L 70 70 0 1 P
X VDD_CORE U14 -200 -1300 200 R 70 70 0 1 P
X VDDQ_DDR U15 -200 -4900 200 R 70 70 0 1 P
X VSS U16 1500 -5400 200 L 70 70 0 1 P
X VSS_ANA U3 1500 -6400 200 L 70 70 0 1 P
X VSS U5 1500 -5000 200 L 70 70 0 1 P
X VSS U6 1500 -5100 200 L 70 70 0 1 P
X VDD U7 -200 -2300 200 R 70 70 0 1 P
X VDDA U8 -200 -6500 200 R 70 70 0 1 P
X VSSA U9 1500 -6500 200 L 70 70 0 1 P
X VDDA1V1_REG V14 -200 -5200 200 R 70 70 0 1 P
X VSS V16 1500 -5500 200 L 70 70 0 1 P
X VDD_ANA V2 -200 -6400 200 R 70 70 0 1 P
X VREF- V8 -200 -6800 200 R 70 70 0 1 P
X VDD W11 -200 -3800 200 R 70 70 0 1 P
X VDD3V3_USBHS W14 -200 -7400 200 R 70 70 0 1 P
X VDDA1V8_REG W15 -200 -5400 200 R 70 70 0 1 P
X VSS W16 1500 -5600 200 L 70 70 0 1 P
X VREF+ W7 -200 -6700 200 R 70 70 0 1 P
X VSS_USBHS Y14 1500 -6700 200 L 70 70 0 1 P
X VDD_PLL2 Y18 -200 -6200 200 R 70 70 0 1 P
ENDDRAW
ENDDEF
#
#End Library
