
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008524  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00008524  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000015c  200000b0  000085d4  000180b0  2**2
                  ALLOC
  3 .stack        00002004  2000020c  00008730  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002d37a  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003ae7  00000000  00000000  000454ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009055  00000000  00000000  00048f94  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000618  00000000  00000000  00051fe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000aa8  00000000  00000000  00052601  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019a88  00000000  00000000  000530a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f8df  00000000  00000000  0006cb31  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000848f4  00000000  00000000  0007c410  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001e24  00000000  00000000  00100d04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002210 	.word	0x20002210
       4:	00002045 	.word	0x00002045
       8:	00002041 	.word	0x00002041
       c:	00002041 	.word	0x00002041
	...
      2c:	00002041 	.word	0x00002041
	...
      38:	00002041 	.word	0x00002041
      3c:	00002041 	.word	0x00002041
      40:	00002041 	.word	0x00002041
      44:	00002041 	.word	0x00002041
      48:	00002041 	.word	0x00002041
      4c:	00002041 	.word	0x00002041
      50:	00002041 	.word	0x00002041
      54:	00002041 	.word	0x00002041
      58:	00002041 	.word	0x00002041
      5c:	00002041 	.word	0x00002041
      60:	00002041 	.word	0x00002041
      64:	00001051 	.word	0x00001051
      68:	00001061 	.word	0x00001061
      6c:	00001071 	.word	0x00001071
      70:	00001081 	.word	0x00001081
	...
      7c:	00002041 	.word	0x00002041
      80:	00002041 	.word	0x00002041
      84:	00002041 	.word	0x00002041
      88:	00002011 	.word	0x00002011
      8c:	00002021 	.word	0x00002021
      90:	00002031 	.word	0x00002031
	...
      9c:	000005cd 	.word	0x000005cd
      a0:	00002041 	.word	0x00002041
      a4:	00002041 	.word	0x00002041
      a8:	00002041 	.word	0x00002041
      ac:	00002041 	.word	0x00002041

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	00008524 	.word	0x00008524

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00008524 	.word	0x00008524
     104:	200000b4 	.word	0x200000b4
     108:	00008524 	.word	0x00008524
     10c:	00000000 	.word	0x00000000

00000110 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     110:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     112:	2000      	movs	r0, #0
     114:	4b08      	ldr	r3, [pc, #32]	; (138 <delay_init+0x28>)
     116:	4798      	blx	r3
	cycles_per_ms /= 1000;
     118:	4c08      	ldr	r4, [pc, #32]	; (13c <delay_init+0x2c>)
     11a:	21fa      	movs	r1, #250	; 0xfa
     11c:	0089      	lsls	r1, r1, #2
     11e:	47a0      	blx	r4
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <delay_init+0x30>)
     122:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     124:	21fa      	movs	r1, #250	; 0xfa
     126:	0089      	lsls	r1, r1, #2
     128:	47a0      	blx	r4
     12a:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_init+0x34>)
     12c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     12e:	2205      	movs	r2, #5
     130:	4b05      	ldr	r3, [pc, #20]	; (148 <delay_init+0x38>)
     132:	601a      	str	r2, [r3, #0]
}
     134:	bd10      	pop	{r4, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00001a4d 	.word	0x00001a4d
     13c:	00005259 	.word	0x00005259
     140:	20000004 	.word	0x20000004
     144:	20000000 	.word	0x20000000
     148:	e000e010 	.word	0xe000e010

0000014c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     14c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     14e:	2200      	movs	r2, #0
     150:	2300      	movs	r3, #0
     152:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     154:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     156:	2100      	movs	r1, #0
     158:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     15a:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     15c:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     15e:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     160:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     162:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     164:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     166:	24c0      	movs	r4, #192	; 0xc0
     168:	0164      	lsls	r4, r4, #5
     16a:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     16c:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     16e:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     170:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     172:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     174:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     176:	242a      	movs	r4, #42	; 0x2a
     178:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     17a:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     17c:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     17e:	2424      	movs	r4, #36	; 0x24
     180:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     182:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     184:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     186:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     188:	232b      	movs	r3, #43	; 0x2b
     18a:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     18c:	232c      	movs	r3, #44	; 0x2c
     18e:	54c1      	strb	r1, [r0, r3]
}
     190:	bd10      	pop	{r4, pc}
     192:	46c0      	nop			; (mov r8, r8)

00000194 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     194:	b5f0      	push	{r4, r5, r6, r7, lr}
     196:	465f      	mov	r7, fp
     198:	4656      	mov	r6, sl
     19a:	464d      	mov	r5, r9
     19c:	4644      	mov	r4, r8
     19e:	b4f0      	push	{r4, r5, r6, r7}
     1a0:	b099      	sub	sp, #100	; 0x64
     1a2:	1c06      	adds	r6, r0, #0
     1a4:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     1a6:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1a8:	4bbc      	ldr	r3, [pc, #752]	; (49c <adc_init+0x308>)
     1aa:	6a18      	ldr	r0, [r3, #32]
     1ac:	2280      	movs	r2, #128	; 0x80
     1ae:	0252      	lsls	r2, r2, #9
     1b0:	4302      	orrs	r2, r0
     1b2:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1b4:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     1b6:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1b8:	07da      	lsls	r2, r3, #31
     1ba:	d500      	bpl.n	1be <adc_init+0x2a>
     1bc:	e1f6      	b.n	5ac <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1be:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     1c0:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1c2:	0799      	lsls	r1, r3, #30
     1c4:	d500      	bpl.n	1c8 <adc_init+0x34>
     1c6:	e1f1      	b.n	5ac <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     1c8:	7863      	ldrb	r3, [r4, #1]
     1ca:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     1cc:	2b00      	cmp	r3, #0
     1ce:	d000      	beq.n	1d2 <adc_init+0x3e>
     1d0:	e1dc      	b.n	58c <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     1d2:	4bb3      	ldr	r3, [pc, #716]	; (4a0 <adc_init+0x30c>)
     1d4:	6c19      	ldr	r1, [r3, #64]	; 0x40
     1d6:	2204      	movs	r2, #4
     1d8:	430a      	orrs	r2, r1
     1da:	641a      	str	r2, [r3, #64]	; 0x40
     1dc:	e1d6      	b.n	58c <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     1de:	7d23      	ldrb	r3, [r4, #20]
     1e0:	2b00      	cmp	r3, #0
     1e2:	d102      	bne.n	1ea <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
     1e4:	2301      	movs	r3, #1
     1e6:	7773      	strb	r3, [r6, #29]
     1e8:	e001      	b.n	1ee <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
     1ea:	2300      	movs	r3, #0
     1ec:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     1ee:	6832      	ldr	r2, [r6, #0]
     1f0:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     1f2:	7823      	ldrb	r3, [r4, #0]
     1f4:	4668      	mov	r0, sp
     1f6:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1f8:	201e      	movs	r0, #30
     1fa:	a902      	add	r1, sp, #8
     1fc:	4ba9      	ldr	r3, [pc, #676]	; (4a4 <adc_init+0x310>)
     1fe:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     200:	201e      	movs	r0, #30
     202:	4ba9      	ldr	r3, [pc, #676]	; (4a8 <adc_init+0x314>)
     204:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     206:	232c      	movs	r3, #44	; 0x2c
     208:	5ce3      	ldrb	r3, [r4, r3]
     20a:	2b00      	cmp	r3, #0
     20c:	d042      	beq.n	294 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
     20e:	222b      	movs	r2, #43	; 0x2b
     210:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     212:	7b21      	ldrb	r1, [r4, #12]
     214:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     216:	194a      	adds	r2, r1, r5
     218:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     21a:	18d3      	adds	r3, r2, r3
     21c:	b2db      	uxtb	r3, r3
     21e:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     220:	429a      	cmp	r2, r3
     222:	d221      	bcs.n	268 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     224:	4aa1      	ldr	r2, [pc, #644]	; (4ac <adc_init+0x318>)
     226:	4693      	mov	fp, r2
     228:	4ba1      	ldr	r3, [pc, #644]	; (4b0 <adc_init+0x31c>)
     22a:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     22c:	270f      	movs	r7, #15
     22e:	402f      	ands	r7, r5
     230:	7b23      	ldrb	r3, [r4, #12]
     232:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     234:	a804      	add	r0, sp, #16
     236:	4659      	mov	r1, fp
     238:	2250      	movs	r2, #80	; 0x50
     23a:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     23c:	2f13      	cmp	r7, #19
     23e:	d80c      	bhi.n	25a <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     240:	00bf      	lsls	r7, r7, #2
     242:	ab04      	add	r3, sp, #16
     244:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     246:	a903      	add	r1, sp, #12
     248:	2300      	movs	r3, #0
     24a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     24c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     24e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     250:	2301      	movs	r3, #1
     252:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     254:	b2c0      	uxtb	r0, r0
     256:	4a97      	ldr	r2, [pc, #604]	; (4b4 <adc_init+0x320>)
     258:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     25a:	3501      	adds	r5, #1
     25c:	b2ed      	uxtb	r5, r5
     25e:	4640      	mov	r0, r8
     260:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     262:	b2db      	uxtb	r3, r3
     264:	454b      	cmp	r3, r9
     266:	d3e1      	bcc.n	22c <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     268:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     26a:	a804      	add	r0, sp, #16
     26c:	498f      	ldr	r1, [pc, #572]	; (4ac <adc_init+0x318>)
     26e:	2250      	movs	r2, #80	; 0x50
     270:	4b8f      	ldr	r3, [pc, #572]	; (4b0 <adc_init+0x31c>)
     272:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     274:	2d13      	cmp	r5, #19
     276:	d837      	bhi.n	2e8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     278:	00ad      	lsls	r5, r5, #2
     27a:	ab04      	add	r3, sp, #16
     27c:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     27e:	a903      	add	r1, sp, #12
     280:	2300      	movs	r3, #0
     282:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     284:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     286:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     288:	2301      	movs	r3, #1
     28a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     28c:	b2c0      	uxtb	r0, r0
     28e:	4b89      	ldr	r3, [pc, #548]	; (4b4 <adc_init+0x320>)
     290:	4798      	blx	r3
     292:	e029      	b.n	2e8 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     294:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     296:	a804      	add	r0, sp, #16
     298:	4984      	ldr	r1, [pc, #528]	; (4ac <adc_init+0x318>)
     29a:	2250      	movs	r2, #80	; 0x50
     29c:	4b84      	ldr	r3, [pc, #528]	; (4b0 <adc_init+0x31c>)
     29e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2a0:	2d13      	cmp	r5, #19
     2a2:	d80c      	bhi.n	2be <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2a4:	00ad      	lsls	r5, r5, #2
     2a6:	ab04      	add	r3, sp, #16
     2a8:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2aa:	a903      	add	r1, sp, #12
     2ac:	2300      	movs	r3, #0
     2ae:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2b0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2b2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2b4:	2301      	movs	r3, #1
     2b6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2b8:	b2c0      	uxtb	r0, r0
     2ba:	4b7e      	ldr	r3, [pc, #504]	; (4b4 <adc_init+0x320>)
     2bc:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     2be:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     2c0:	a804      	add	r0, sp, #16
     2c2:	497a      	ldr	r1, [pc, #488]	; (4ac <adc_init+0x318>)
     2c4:	2250      	movs	r2, #80	; 0x50
     2c6:	4b7a      	ldr	r3, [pc, #488]	; (4b0 <adc_init+0x31c>)
     2c8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2ca:	2d13      	cmp	r5, #19
     2cc:	d80c      	bhi.n	2e8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2ce:	00ad      	lsls	r5, r5, #2
     2d0:	ab04      	add	r3, sp, #16
     2d2:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2d4:	a903      	add	r1, sp, #12
     2d6:	2300      	movs	r3, #0
     2d8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2da:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2dc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2de:	2301      	movs	r3, #1
     2e0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2e2:	b2c0      	uxtb	r0, r0
     2e4:	4b73      	ldr	r3, [pc, #460]	; (4b4 <adc_init+0x320>)
     2e6:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2e8:	7d63      	ldrb	r3, [r4, #21]
     2ea:	009b      	lsls	r3, r3, #2
     2ec:	b2db      	uxtb	r3, r3
     2ee:	9901      	ldr	r1, [sp, #4]
     2f0:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2f2:	7da3      	ldrb	r3, [r4, #22]
     2f4:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     2f6:	7862      	ldrb	r2, [r4, #1]
     2f8:	4313      	orrs	r3, r2
     2fa:	b2db      	uxtb	r3, r3
     2fc:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     2fe:	7923      	ldrb	r3, [r4, #4]
     300:	2b34      	cmp	r3, #52	; 0x34
     302:	d900      	bls.n	306 <adc_init+0x172>
     304:	e140      	b.n	588 <adc_init+0x3f4>
     306:	009b      	lsls	r3, r3, #2
     308:	4a6b      	ldr	r2, [pc, #428]	; (4b8 <adc_init+0x324>)
     30a:	58d3      	ldr	r3, [r2, r3]
     30c:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     30e:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     310:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     312:	2301      	movs	r3, #1
     314:	e01a      	b.n	34c <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     316:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
     318:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     31a:	2510      	movs	r5, #16
     31c:	e016      	b.n	34c <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     31e:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     320:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     322:	2301      	movs	r3, #1
     324:	e012      	b.n	34c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     326:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     328:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     32a:	2300      	movs	r3, #0
     32c:	e00e      	b.n	34c <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     32e:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     330:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     332:	2300      	movs	r3, #0
     334:	e00a      	b.n	34c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     336:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     338:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     33a:	2300      	movs	r3, #0
     33c:	e006      	b.n	34c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     33e:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     340:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     342:	2300      	movs	r3, #0
     344:	e002      	b.n	34c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     346:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     348:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     34a:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     34c:	011b      	lsls	r3, r3, #4
     34e:	2170      	movs	r1, #112	; 0x70
     350:	400b      	ands	r3, r1
     352:	4313      	orrs	r3, r2
     354:	9a01      	ldr	r2, [sp, #4]
     356:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     358:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
     35a:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     35c:	2b3f      	cmp	r3, #63	; 0x3f
     35e:	d900      	bls.n	362 <adc_init+0x1ce>
     360:	e124      	b.n	5ac <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     362:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     364:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     366:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     368:	b25b      	sxtb	r3, r3
     36a:	2b00      	cmp	r3, #0
     36c:	dbfb      	blt.n	366 <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     36e:	7ce2      	ldrb	r2, [r4, #19]
     370:	8863      	ldrh	r3, [r4, #2]
     372:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     374:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     376:	5ca2      	ldrb	r2, [r4, r2]
     378:	00d2      	lsls	r2, r2, #3
     37a:	4313      	orrs	r3, r2
     37c:	7d22      	ldrb	r2, [r4, #20]
     37e:	0092      	lsls	r2, r2, #2
     380:	4313      	orrs	r3, r2
     382:	7ca2      	ldrb	r2, [r4, #18]
     384:	0052      	lsls	r2, r2, #1
     386:	4313      	orrs	r3, r2
     388:	432b      	orrs	r3, r5
     38a:	9801      	ldr	r0, [sp, #4]
     38c:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     38e:	7e23      	ldrb	r3, [r4, #24]
     390:	2b00      	cmp	r3, #0
     392:	d101      	bne.n	398 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     394:	6831      	ldr	r1, [r6, #0]
     396:	e097      	b.n	4c8 <adc_init+0x334>
		switch (resolution) {
     398:	2d10      	cmp	r5, #16
     39a:	d05f      	beq.n	45c <adc_init+0x2c8>
     39c:	d802      	bhi.n	3a4 <adc_init+0x210>
     39e:	2d00      	cmp	r5, #0
     3a0:	d03c      	beq.n	41c <adc_init+0x288>
     3a2:	e7f7      	b.n	394 <adc_init+0x200>
     3a4:	2d20      	cmp	r5, #32
     3a6:	d019      	beq.n	3dc <adc_init+0x248>
     3a8:	2d30      	cmp	r5, #48	; 0x30
     3aa:	d1f3      	bne.n	394 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     3ac:	7ce2      	ldrb	r2, [r4, #19]
     3ae:	2a00      	cmp	r2, #0
     3b0:	d00a      	beq.n	3c8 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
     3b2:	69e2      	ldr	r2, [r4, #28]
     3b4:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3b6:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     3b8:	2aff      	cmp	r2, #255	; 0xff
     3ba:	d900      	bls.n	3be <adc_init+0x22a>
     3bc:	e0f6      	b.n	5ac <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     3be:	6a22      	ldr	r2, [r4, #32]
     3c0:	3280      	adds	r2, #128	; 0x80
     3c2:	2aff      	cmp	r2, #255	; 0xff
     3c4:	d900      	bls.n	3c8 <adc_init+0x234>
     3c6:	e0f1      	b.n	5ac <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3c8:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     3ca:	69e1      	ldr	r1, [r4, #28]
     3cc:	29ff      	cmp	r1, #255	; 0xff
     3ce:	dd00      	ble.n	3d2 <adc_init+0x23e>
     3d0:	e0ec      	b.n	5ac <adc_init+0x418>
     3d2:	6a22      	ldr	r2, [r4, #32]
     3d4:	2aff      	cmp	r2, #255	; 0xff
     3d6:	dd00      	ble.n	3da <adc_init+0x246>
     3d8:	e0e8      	b.n	5ac <adc_init+0x418>
     3da:	e7db      	b.n	394 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3dc:	7ce2      	ldrb	r2, [r4, #19]
     3de:	2a00      	cmp	r2, #0
     3e0:	d011      	beq.n	406 <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
     3e2:	69e0      	ldr	r0, [r4, #28]
     3e4:	2280      	movs	r2, #128	; 0x80
     3e6:	0092      	lsls	r2, r2, #2
     3e8:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3ea:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3ec:	4a33      	ldr	r2, [pc, #204]	; (4bc <adc_init+0x328>)
     3ee:	4291      	cmp	r1, r2
     3f0:	d900      	bls.n	3f4 <adc_init+0x260>
     3f2:	e0db      	b.n	5ac <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     3f4:	6a20      	ldr	r0, [r4, #32]
     3f6:	2280      	movs	r2, #128	; 0x80
     3f8:	0092      	lsls	r2, r2, #2
     3fa:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3fc:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     3fe:	4a2f      	ldr	r2, [pc, #188]	; (4bc <adc_init+0x328>)
     400:	4291      	cmp	r1, r2
     402:	d900      	bls.n	406 <adc_init+0x272>
     404:	e0d2      	b.n	5ac <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     406:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     408:	4a2c      	ldr	r2, [pc, #176]	; (4bc <adc_init+0x328>)
     40a:	69e1      	ldr	r1, [r4, #28]
     40c:	4291      	cmp	r1, r2
     40e:	dd00      	ble.n	412 <adc_init+0x27e>
     410:	e0cc      	b.n	5ac <adc_init+0x418>
     412:	6a21      	ldr	r1, [r4, #32]
     414:	4291      	cmp	r1, r2
     416:	dd00      	ble.n	41a <adc_init+0x286>
     418:	e0c8      	b.n	5ac <adc_init+0x418>
     41a:	e7bb      	b.n	394 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     41c:	7ce2      	ldrb	r2, [r4, #19]
     41e:	2a00      	cmp	r2, #0
     420:	d011      	beq.n	446 <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
     422:	69e2      	ldr	r2, [r4, #28]
     424:	2080      	movs	r0, #128	; 0x80
     426:	0100      	lsls	r0, r0, #4
     428:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     42a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     42c:	4a24      	ldr	r2, [pc, #144]	; (4c0 <adc_init+0x32c>)
     42e:	4291      	cmp	r1, r2
     430:	d900      	bls.n	434 <adc_init+0x2a0>
     432:	e0bb      	b.n	5ac <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     434:	6a22      	ldr	r2, [r4, #32]
     436:	2080      	movs	r0, #128	; 0x80
     438:	0100      	lsls	r0, r0, #4
     43a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     43c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     43e:	4a20      	ldr	r2, [pc, #128]	; (4c0 <adc_init+0x32c>)
     440:	4291      	cmp	r1, r2
     442:	d900      	bls.n	446 <adc_init+0x2b2>
     444:	e0b2      	b.n	5ac <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     446:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     448:	4a1d      	ldr	r2, [pc, #116]	; (4c0 <adc_init+0x32c>)
     44a:	69e1      	ldr	r1, [r4, #28]
     44c:	4291      	cmp	r1, r2
     44e:	dd00      	ble.n	452 <adc_init+0x2be>
     450:	e0ac      	b.n	5ac <adc_init+0x418>
     452:	6a21      	ldr	r1, [r4, #32]
     454:	4291      	cmp	r1, r2
     456:	dd00      	ble.n	45a <adc_init+0x2c6>
     458:	e0a8      	b.n	5ac <adc_init+0x418>
     45a:	e79b      	b.n	394 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     45c:	7ce2      	ldrb	r2, [r4, #19]
     45e:	2a00      	cmp	r2, #0
     460:	d011      	beq.n	486 <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
     462:	69e2      	ldr	r2, [r4, #28]
     464:	2080      	movs	r0, #128	; 0x80
     466:	0200      	lsls	r0, r0, #8
     468:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     46a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     46c:	4a15      	ldr	r2, [pc, #84]	; (4c4 <adc_init+0x330>)
     46e:	4291      	cmp	r1, r2
     470:	d900      	bls.n	474 <adc_init+0x2e0>
     472:	e09b      	b.n	5ac <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     474:	6a22      	ldr	r2, [r4, #32]
     476:	2080      	movs	r0, #128	; 0x80
     478:	0200      	lsls	r0, r0, #8
     47a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     47c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     47e:	4a11      	ldr	r2, [pc, #68]	; (4c4 <adc_init+0x330>)
     480:	4291      	cmp	r1, r2
     482:	d900      	bls.n	486 <adc_init+0x2f2>
     484:	e092      	b.n	5ac <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     486:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     488:	4a0e      	ldr	r2, [pc, #56]	; (4c4 <adc_init+0x330>)
     48a:	69e1      	ldr	r1, [r4, #28]
     48c:	4291      	cmp	r1, r2
     48e:	dd00      	ble.n	492 <adc_init+0x2fe>
     490:	e08c      	b.n	5ac <adc_init+0x418>
     492:	6a21      	ldr	r1, [r4, #32]
     494:	4291      	cmp	r1, r2
     496:	dd00      	ble.n	49a <adc_init+0x306>
     498:	e088      	b.n	5ac <adc_init+0x418>
     49a:	e77b      	b.n	394 <adc_init+0x200>
     49c:	40000400 	.word	0x40000400
     4a0:	40000800 	.word	0x40000800
     4a4:	00001b65 	.word	0x00001b65
     4a8:	00001ad9 	.word	0x00001ad9
     4ac:	0000814c 	.word	0x0000814c
     4b0:	00002a5d 	.word	0x00002a5d
     4b4:	00001c41 	.word	0x00001c41
     4b8:	00008078 	.word	0x00008078
     4bc:	000003ff 	.word	0x000003ff
     4c0:	00000fff 	.word	0x00000fff
     4c4:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4c8:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     4ca:	b252      	sxtb	r2, r2
     4cc:	2a00      	cmp	r2, #0
     4ce:	dbfb      	blt.n	4c8 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     4d0:	9a01      	ldr	r2, [sp, #4]
     4d2:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4d4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4d6:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     4d8:	b25b      	sxtb	r3, r3
     4da:	2b00      	cmp	r3, #0
     4dc:	dbfb      	blt.n	4d6 <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     4de:	8ba3      	ldrh	r3, [r4, #28]
     4e0:	9801      	ldr	r0, [sp, #4]
     4e2:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4e4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4e6:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     4e8:	b25b      	sxtb	r3, r3
     4ea:	2b00      	cmp	r3, #0
     4ec:	dbfb      	blt.n	4e6 <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     4ee:	8c23      	ldrh	r3, [r4, #32]
     4f0:	9901      	ldr	r1, [sp, #4]
     4f2:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     4f4:	232c      	movs	r3, #44	; 0x2c
     4f6:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
     4f8:	2b00      	cmp	r3, #0
     4fa:	d004      	beq.n	506 <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     4fc:	3b01      	subs	r3, #1
     4fe:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     500:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     502:	2b0f      	cmp	r3, #15
     504:	d852      	bhi.n	5ac <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     506:	222b      	movs	r2, #43	; 0x2b
     508:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     50a:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     50c:	2a0f      	cmp	r2, #15
     50e:	d84d      	bhi.n	5ac <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     510:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     512:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     514:	b240      	sxtb	r0, r0
     516:	2800      	cmp	r0, #0
     518:	dbfb      	blt.n	512 <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     51a:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     51c:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
     51e:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     520:	68a0      	ldr	r0, [r4, #8]
     522:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
     524:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     526:	430a      	orrs	r2, r1
     528:	041b      	lsls	r3, r3, #16
			config->negative_input |
     52a:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     52c:	9901      	ldr	r1, [sp, #4]
     52e:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     530:	232a      	movs	r3, #42	; 0x2a
     532:	5ce3      	ldrb	r3, [r4, r3]
     534:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     536:	230f      	movs	r3, #15
     538:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     53a:	2324      	movs	r3, #36	; 0x24
     53c:	5ce3      	ldrb	r3, [r4, r3]
     53e:	2b00      	cmp	r3, #0
     540:	d010      	beq.n	564 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     542:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     544:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     546:	4a1d      	ldr	r2, [pc, #116]	; (5bc <adc_init+0x428>)
     548:	4293      	cmp	r3, r2
     54a:	d82f      	bhi.n	5ac <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     54c:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     54e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     550:	2080      	movs	r0, #128	; 0x80
     552:	0100      	lsls	r0, r0, #4
     554:	1819      	adds	r1, r3, r0
     556:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     558:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     55a:	4a18      	ldr	r2, [pc, #96]	; (5bc <adc_init+0x428>)
     55c:	4291      	cmp	r1, r2
     55e:	d825      	bhi.n	5ac <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     560:	9901      	ldr	r1, [sp, #4]
     562:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     564:	4b16      	ldr	r3, [pc, #88]	; (5c0 <adc_init+0x42c>)
     566:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     568:	0152      	lsls	r2, r2, #5
     56a:	23e0      	movs	r3, #224	; 0xe0
     56c:	00db      	lsls	r3, r3, #3
     56e:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     570:	4b14      	ldr	r3, [pc, #80]	; (5c4 <adc_init+0x430>)
     572:	6858      	ldr	r0, [r3, #4]
     574:	0141      	lsls	r1, r0, #5
     576:	681b      	ldr	r3, [r3, #0]
     578:	0edb      	lsrs	r3, r3, #27
     57a:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     57c:	b2db      	uxtb	r3, r3
     57e:	4313      	orrs	r3, r2
     580:	9901      	ldr	r1, [sp, #4]
     582:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     584:	2000      	movs	r0, #0
     586:	e011      	b.n	5ac <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     588:	2017      	movs	r0, #23
     58a:	e00f      	b.n	5ac <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     58c:	2300      	movs	r3, #0
     58e:	60b3      	str	r3, [r6, #8]
     590:	60f3      	str	r3, [r6, #12]
     592:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
     594:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
     596:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
     598:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
     59a:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
     59c:	4b0a      	ldr	r3, [pc, #40]	; (5c8 <adc_init+0x434>)
     59e:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     5a0:	232a      	movs	r3, #42	; 0x2a
     5a2:	5ce3      	ldrb	r3, [r4, r3]
     5a4:	2b00      	cmp	r3, #0
     5a6:	d100      	bne.n	5aa <adc_init+0x416>
     5a8:	e619      	b.n	1de <adc_init+0x4a>
     5aa:	e61e      	b.n	1ea <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     5ac:	b019      	add	sp, #100	; 0x64
     5ae:	bc3c      	pop	{r2, r3, r4, r5}
     5b0:	4690      	mov	r8, r2
     5b2:	4699      	mov	r9, r3
     5b4:	46a2      	mov	sl, r4
     5b6:	46ab      	mov	fp, r5
     5b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5ba:	46c0      	nop			; (mov r8, r8)
     5bc:	00000fff 	.word	0x00000fff
     5c0:	00806024 	.word	0x00806024
     5c4:	00806020 	.word	0x00806020
     5c8:	20000118 	.word	0x20000118

000005cc <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     5cc:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     5ce:	4b2d      	ldr	r3, [pc, #180]	; (684 <ADC_Handler+0xb8>)
     5d0:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     5d2:	6823      	ldr	r3, [r4, #0]
     5d4:	7e1d      	ldrb	r5, [r3, #24]
     5d6:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     5d8:	07e9      	lsls	r1, r5, #31
     5da:	d535      	bpl.n	648 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5dc:	7ee2      	ldrb	r2, [r4, #27]
     5de:	07d1      	lsls	r1, r2, #31
     5e0:	d532      	bpl.n	648 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
     5e2:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5e4:	07d1      	lsls	r1, r2, #31
     5e6:	d52f      	bpl.n	648 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     5e8:	2201      	movs	r2, #1
     5ea:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     5ec:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5ee:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     5f0:	b25b      	sxtb	r3, r3
     5f2:	2b00      	cmp	r3, #0
     5f4:	dbfb      	blt.n	5ee <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     5f6:	6963      	ldr	r3, [r4, #20]
     5f8:	1c99      	adds	r1, r3, #2
     5fa:	6161      	str	r1, [r4, #20]
     5fc:	8b52      	ldrh	r2, [r2, #26]
     5fe:	b292      	uxth	r2, r2
     600:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
     602:	8b23      	ldrh	r3, [r4, #24]
     604:	3b01      	subs	r3, #1
     606:	b29b      	uxth	r3, r3
     608:	8323      	strh	r3, [r4, #24]
     60a:	2b00      	cmp	r3, #0
     60c:	d011      	beq.n	632 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     60e:	7f63      	ldrb	r3, [r4, #29]
     610:	2b00      	cmp	r3, #0
     612:	d019      	beq.n	648 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     614:	6823      	ldr	r3, [r4, #0]
     616:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     618:	b252      	sxtb	r2, r2
     61a:	2a00      	cmp	r2, #0
     61c:	dbfb      	blt.n	616 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     61e:	7b19      	ldrb	r1, [r3, #12]
     620:	2202      	movs	r2, #2
     622:	430a      	orrs	r2, r1
     624:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     626:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     628:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     62a:	b25b      	sxtb	r3, r3
     62c:	2b00      	cmp	r3, #0
     62e:	dbfb      	blt.n	628 <ADC_Handler+0x5c>
     630:	e00a      	b.n	648 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     632:	7f23      	ldrb	r3, [r4, #28]
     634:	2b05      	cmp	r3, #5
     636:	d107      	bne.n	648 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     638:	2300      	movs	r3, #0
     63a:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     63c:	2301      	movs	r3, #1
     63e:	6822      	ldr	r2, [r4, #0]
     640:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     642:	1c20      	adds	r0, r4, #0
     644:	68a3      	ldr	r3, [r4, #8]
     646:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     648:	0769      	lsls	r1, r5, #29
     64a:	d50b      	bpl.n	664 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     64c:	2304      	movs	r3, #4
     64e:	6822      	ldr	r2, [r4, #0]
     650:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     652:	7ee3      	ldrb	r3, [r4, #27]
     654:	0799      	lsls	r1, r3, #30
     656:	d505      	bpl.n	664 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     658:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     65a:	079a      	lsls	r2, r3, #30
     65c:	d502      	bpl.n	664 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     65e:	1c20      	adds	r0, r4, #0
     660:	68e3      	ldr	r3, [r4, #12]
     662:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     664:	07a9      	lsls	r1, r5, #30
     666:	d50b      	bpl.n	680 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     668:	2302      	movs	r3, #2
     66a:	6822      	ldr	r2, [r4, #0]
     66c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     66e:	7ee3      	ldrb	r3, [r4, #27]
     670:	0759      	lsls	r1, r3, #29
     672:	d505      	bpl.n	680 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     674:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     676:	075a      	lsls	r2, r3, #29
     678:	d502      	bpl.n	680 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     67a:	6923      	ldr	r3, [r4, #16]
     67c:	1c20      	adds	r0, r4, #0
     67e:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     680:	bd38      	pop	{r3, r4, r5, pc}
     682:	46c0      	nop			; (mov r8, r8)
     684:	20000118 	.word	0x20000118

00000688 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     688:	1c93      	adds	r3, r2, #2
     68a:	009b      	lsls	r3, r3, #2
     68c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     68e:	2301      	movs	r3, #1
     690:	4093      	lsls	r3, r2
     692:	1c1a      	adds	r2, r3, #0
     694:	7e83      	ldrb	r3, [r0, #26]
     696:	431a      	orrs	r2, r3
     698:	7682      	strb	r2, [r0, #26]
}
     69a:	4770      	bx	lr

0000069c <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     69c:	b510      	push	{r4, lr}
     69e:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6a0:	8b04      	ldrh	r4, [r0, #24]
     6a2:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
     6a4:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6a6:	2c00      	cmp	r4, #0
     6a8:	d11d      	bne.n	6e6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
     6aa:	7f18      	ldrb	r0, [r3, #28]
     6ac:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6ae:	2805      	cmp	r0, #5
     6b0:	d019      	beq.n	6e6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
     6b2:	2005      	movs	r0, #5
     6b4:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
     6b6:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
     6b8:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
     6ba:	2201      	movs	r2, #1
     6bc:	6819      	ldr	r1, [r3, #0]
     6be:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
     6c0:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
     6c2:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
     6c4:	2a00      	cmp	r2, #0
     6c6:	d00e      	beq.n	6e6 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6c8:	681a      	ldr	r2, [r3, #0]
     6ca:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6cc:	b249      	sxtb	r1, r1
     6ce:	2900      	cmp	r1, #0
     6d0:	dbfb      	blt.n	6ca <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     6d2:	7b10      	ldrb	r0, [r2, #12]
     6d4:	2102      	movs	r1, #2
     6d6:	4301      	orrs	r1, r0
     6d8:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6da:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6dc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6de:	b25b      	sxtb	r3, r3
     6e0:	2b00      	cmp	r3, #0
     6e2:	dbfb      	blt.n	6dc <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
     6e4:	2000      	movs	r0, #0
}
     6e6:	bd10      	pop	{r4, pc}

000006e8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     6e8:	b500      	push	{lr}
     6ea:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     6ec:	ab01      	add	r3, sp, #4
     6ee:	2280      	movs	r2, #128	; 0x80
     6f0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     6f2:	780a      	ldrb	r2, [r1, #0]
     6f4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     6f6:	784a      	ldrb	r2, [r1, #1]
     6f8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     6fa:	788a      	ldrb	r2, [r1, #2]
     6fc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     6fe:	1c19      	adds	r1, r3, #0
     700:	4b01      	ldr	r3, [pc, #4]	; (708 <port_pin_set_config+0x20>)
     702:	4798      	blx	r3
}
     704:	b003      	add	sp, #12
     706:	bd00      	pop	{pc}
     708:	00001c41 	.word	0x00001c41

0000070c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     70c:	b510      	push	{r4, lr}
     70e:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     710:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     712:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     714:	4299      	cmp	r1, r3
     716:	d30c      	bcc.n	732 <_sercom_get_sync_baud_val+0x26>
     718:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     71a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     71c:	1c60      	adds	r0, r4, #1
     71e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     720:	428b      	cmp	r3, r1
     722:	d801      	bhi.n	728 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     724:	1c04      	adds	r4, r0, #0
     726:	e7f8      	b.n	71a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     728:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     72a:	2cff      	cmp	r4, #255	; 0xff
     72c:	d801      	bhi.n	732 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     72e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     730:	2000      	movs	r0, #0
	}
}
     732:	bd10      	pop	{r4, pc}
     734:	0000      	movs	r0, r0
	...

00000738 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     738:	b5f0      	push	{r4, r5, r6, r7, lr}
     73a:	465f      	mov	r7, fp
     73c:	4656      	mov	r6, sl
     73e:	464d      	mov	r5, r9
     740:	4644      	mov	r4, r8
     742:	b4f0      	push	{r4, r5, r6, r7}
     744:	b087      	sub	sp, #28
     746:	1c06      	adds	r6, r0, #0
     748:	1c0d      	adds	r5, r1, #0
     74a:	9204      	str	r2, [sp, #16]
     74c:	aa10      	add	r2, sp, #64	; 0x40
     74e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     750:	1c32      	adds	r2, r6, #0
     752:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     754:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     756:	428a      	cmp	r2, r1
     758:	d900      	bls.n	75c <_sercom_get_async_baud_val+0x24>
     75a:	e0b3      	b.n	8c4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     75c:	2b00      	cmp	r3, #0
     75e:	d14b      	bne.n	7f8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     760:	2100      	movs	r1, #0
     762:	1c32      	adds	r2, r6, #0
     764:	4c5e      	ldr	r4, [pc, #376]	; (8e0 <_sercom_get_async_baud_val+0x1a8>)
     766:	47a0      	blx	r4
     768:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     76a:	1c2e      	adds	r6, r5, #0
     76c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     76e:	2000      	movs	r0, #0
     770:	2100      	movs	r1, #0
     772:	2200      	movs	r2, #0
     774:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     776:	243f      	movs	r4, #63	; 0x3f
     778:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     77a:	2501      	movs	r5, #1
     77c:	46a8      	mov	r8, r5
     77e:	9002      	str	r0, [sp, #8]
     780:	9103      	str	r1, [sp, #12]
     782:	4661      	mov	r1, ip
     784:	3920      	subs	r1, #32
     786:	d403      	bmi.n	790 <_sercom_get_async_baud_val+0x58>
     788:	4640      	mov	r0, r8
     78a:	4088      	lsls	r0, r1
     78c:	4681      	mov	r9, r0
     78e:	e005      	b.n	79c <_sercom_get_async_baud_val+0x64>
     790:	2120      	movs	r1, #32
     792:	4665      	mov	r5, ip
     794:	1b4c      	subs	r4, r1, r5
     796:	4640      	mov	r0, r8
     798:	40e0      	lsrs	r0, r4
     79a:	4681      	mov	r9, r0
     79c:	4641      	mov	r1, r8
     79e:	4664      	mov	r4, ip
     7a0:	40a1      	lsls	r1, r4
     7a2:	468a      	mov	sl, r1

		r = r << 1;
     7a4:	1c10      	adds	r0, r2, #0
     7a6:	1c19      	adds	r1, r3, #0
     7a8:	1880      	adds	r0, r0, r2
     7aa:	4159      	adcs	r1, r3
     7ac:	1c02      	adds	r2, r0, #0
     7ae:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     7b0:	465d      	mov	r5, fp
     7b2:	464c      	mov	r4, r9
     7b4:	4225      	tst	r5, r4
     7b6:	d002      	beq.n	7be <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     7b8:	4642      	mov	r2, r8
     7ba:	4302      	orrs	r2, r0
     7bc:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     7be:	429f      	cmp	r7, r3
     7c0:	d80c      	bhi.n	7dc <_sercom_get_async_baud_val+0xa4>
     7c2:	d101      	bne.n	7c8 <_sercom_get_async_baud_val+0x90>
     7c4:	4296      	cmp	r6, r2
     7c6:	d809      	bhi.n	7dc <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     7c8:	1b92      	subs	r2, r2, r6
     7ca:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     7cc:	4650      	mov	r0, sl
     7ce:	9d02      	ldr	r5, [sp, #8]
     7d0:	4328      	orrs	r0, r5
     7d2:	4649      	mov	r1, r9
     7d4:	9c03      	ldr	r4, [sp, #12]
     7d6:	4321      	orrs	r1, r4
     7d8:	9002      	str	r0, [sp, #8]
     7da:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     7dc:	4665      	mov	r5, ip
     7de:	3d01      	subs	r5, #1
     7e0:	46ac      	mov	ip, r5
     7e2:	d2ce      	bcs.n	782 <_sercom_get_async_baud_val+0x4a>
     7e4:	9802      	ldr	r0, [sp, #8]
     7e6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     7e8:	4b3c      	ldr	r3, [pc, #240]	; (8dc <_sercom_get_async_baud_val+0x1a4>)
     7ea:	4a3b      	ldr	r2, [pc, #236]	; (8d8 <_sercom_get_async_baud_val+0x1a0>)
     7ec:	1a12      	subs	r2, r2, r0
     7ee:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     7f0:	0c12      	lsrs	r2, r2, #16
     7f2:	041b      	lsls	r3, r3, #16
     7f4:	431a      	orrs	r2, r3
     7f6:	e062      	b.n	8be <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     7f8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     7fa:	2b01      	cmp	r3, #1
     7fc:	d15f      	bne.n	8be <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     7fe:	0f4f      	lsrs	r7, r1, #29
     800:	46b9      	mov	r9, r7
     802:	00cd      	lsls	r5, r1, #3
     804:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     806:	2100      	movs	r1, #0
     808:	1c32      	adds	r2, r6, #0
     80a:	2300      	movs	r3, #0
     80c:	4c34      	ldr	r4, [pc, #208]	; (8e0 <_sercom_get_async_baud_val+0x1a8>)
     80e:	47a0      	blx	r4
     810:	1c06      	adds	r6, r0, #0
     812:	1c0f      	adds	r7, r1, #0
     814:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     816:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     818:	9602      	str	r6, [sp, #8]
     81a:	9703      	str	r7, [sp, #12]
     81c:	469a      	mov	sl, r3
     81e:	4650      	mov	r0, sl
     820:	b2c0      	uxtb	r0, r0
     822:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     824:	2100      	movs	r1, #0
     826:	4688      	mov	r8, r1
     828:	2200      	movs	r2, #0
     82a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     82c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     82e:	1c27      	adds	r7, r4, #0
     830:	3f20      	subs	r7, #32
     832:	d403      	bmi.n	83c <_sercom_get_async_baud_val+0x104>
     834:	1c2e      	adds	r6, r5, #0
     836:	40be      	lsls	r6, r7
     838:	9601      	str	r6, [sp, #4]
     83a:	e004      	b.n	846 <_sercom_get_async_baud_val+0x10e>
     83c:	2020      	movs	r0, #32
     83e:	1b07      	subs	r7, r0, r4
     840:	1c29      	adds	r1, r5, #0
     842:	40f9      	lsrs	r1, r7
     844:	9101      	str	r1, [sp, #4]
     846:	1c2e      	adds	r6, r5, #0
     848:	40a6      	lsls	r6, r4
     84a:	9600      	str	r6, [sp, #0]

		r = r << 1;
     84c:	1c10      	adds	r0, r2, #0
     84e:	1c19      	adds	r1, r3, #0
     850:	1880      	adds	r0, r0, r2
     852:	4159      	adcs	r1, r3
     854:	1c02      	adds	r2, r0, #0
     856:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     858:	465f      	mov	r7, fp
     85a:	4037      	ands	r7, r6
     85c:	46bc      	mov	ip, r7
     85e:	9e01      	ldr	r6, [sp, #4]
     860:	464f      	mov	r7, r9
     862:	403e      	ands	r6, r7
     864:	4667      	mov	r7, ip
     866:	433e      	orrs	r6, r7
     868:	d002      	beq.n	870 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     86a:	1c2a      	adds	r2, r5, #0
     86c:	4302      	orrs	r2, r0
     86e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     870:	9803      	ldr	r0, [sp, #12]
     872:	4298      	cmp	r0, r3
     874:	d80b      	bhi.n	88e <_sercom_get_async_baud_val+0x156>
     876:	d102      	bne.n	87e <_sercom_get_async_baud_val+0x146>
     878:	9902      	ldr	r1, [sp, #8]
     87a:	4291      	cmp	r1, r2
     87c:	d807      	bhi.n	88e <_sercom_get_async_baud_val+0x156>
			r = r - d;
     87e:	9e02      	ldr	r6, [sp, #8]
     880:	9f03      	ldr	r7, [sp, #12]
     882:	1b92      	subs	r2, r2, r6
     884:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     886:	4647      	mov	r7, r8
     888:	9800      	ldr	r0, [sp, #0]
     88a:	4307      	orrs	r7, r0
     88c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     88e:	3c01      	subs	r4, #1
     890:	d2cd      	bcs.n	82e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     892:	4641      	mov	r1, r8
     894:	4652      	mov	r2, sl
     896:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     898:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     89a:	4c12      	ldr	r4, [pc, #72]	; (8e4 <_sercom_get_async_baud_val+0x1ac>)
     89c:	42a3      	cmp	r3, r4
     89e:	d908      	bls.n	8b2 <_sercom_get_async_baud_val+0x17a>
     8a0:	9a05      	ldr	r2, [sp, #20]
     8a2:	3201      	adds	r2, #1
     8a4:	b2d2      	uxtb	r2, r2
     8a6:	9205      	str	r2, [sp, #20]
     8a8:	2601      	movs	r6, #1
     8aa:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     8ac:	4657      	mov	r7, sl
     8ae:	2f08      	cmp	r7, #8
     8b0:	d1b5      	bne.n	81e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     8b2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     8b4:	9805      	ldr	r0, [sp, #20]
     8b6:	2808      	cmp	r0, #8
     8b8:	d004      	beq.n	8c4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     8ba:	0342      	lsls	r2, r0, #13
     8bc:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     8be:	9c04      	ldr	r4, [sp, #16]
     8c0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     8c2:	2400      	movs	r4, #0
}
     8c4:	1c20      	adds	r0, r4, #0
     8c6:	b007      	add	sp, #28
     8c8:	bc3c      	pop	{r2, r3, r4, r5}
     8ca:	4690      	mov	r8, r2
     8cc:	4699      	mov	r9, r3
     8ce:	46a2      	mov	sl, r4
     8d0:	46ab      	mov	fp, r5
     8d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8d4:	46c0      	nop			; (mov r8, r8)
     8d6:	46c0      	nop			; (mov r8, r8)
     8d8:	00000000 	.word	0x00000000
     8dc:	00000001 	.word	0x00000001
     8e0:	00005435 	.word	0x00005435
     8e4:	00001fff 	.word	0x00001fff

000008e8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     8e8:	b510      	push	{r4, lr}
     8ea:	b082      	sub	sp, #8
     8ec:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     8ee:	4b0f      	ldr	r3, [pc, #60]	; (92c <sercom_set_gclk_generator+0x44>)
     8f0:	781b      	ldrb	r3, [r3, #0]
     8f2:	2b00      	cmp	r3, #0
     8f4:	d001      	beq.n	8fa <sercom_set_gclk_generator+0x12>
     8f6:	2900      	cmp	r1, #0
     8f8:	d00d      	beq.n	916 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     8fa:	a901      	add	r1, sp, #4
     8fc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     8fe:	2013      	movs	r0, #19
     900:	4b0b      	ldr	r3, [pc, #44]	; (930 <sercom_set_gclk_generator+0x48>)
     902:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     904:	2013      	movs	r0, #19
     906:	4b0b      	ldr	r3, [pc, #44]	; (934 <sercom_set_gclk_generator+0x4c>)
     908:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     90a:	4b08      	ldr	r3, [pc, #32]	; (92c <sercom_set_gclk_generator+0x44>)
     90c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     90e:	2201      	movs	r2, #1
     910:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     912:	2000      	movs	r0, #0
     914:	e007      	b.n	926 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     916:	4b05      	ldr	r3, [pc, #20]	; (92c <sercom_set_gclk_generator+0x44>)
     918:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     91a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     91c:	1b14      	subs	r4, r2, r4
     91e:	1e62      	subs	r2, r4, #1
     920:	4194      	sbcs	r4, r2
     922:	4264      	negs	r4, r4
     924:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     926:	b002      	add	sp, #8
     928:	bd10      	pop	{r4, pc}
     92a:	46c0      	nop			; (mov r8, r8)
     92c:	200000cc 	.word	0x200000cc
     930:	00001b65 	.word	0x00001b65
     934:	00001ad9 	.word	0x00001ad9

00000938 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     938:	4b2e      	ldr	r3, [pc, #184]	; (9f4 <_sercom_get_default_pad+0xbc>)
     93a:	4298      	cmp	r0, r3
     93c:	d01c      	beq.n	978 <_sercom_get_default_pad+0x40>
     93e:	d803      	bhi.n	948 <_sercom_get_default_pad+0x10>
     940:	4b2d      	ldr	r3, [pc, #180]	; (9f8 <_sercom_get_default_pad+0xc0>)
     942:	4298      	cmp	r0, r3
     944:	d007      	beq.n	956 <_sercom_get_default_pad+0x1e>
     946:	e04a      	b.n	9de <_sercom_get_default_pad+0xa6>
     948:	4b2c      	ldr	r3, [pc, #176]	; (9fc <_sercom_get_default_pad+0xc4>)
     94a:	4298      	cmp	r0, r3
     94c:	d025      	beq.n	99a <_sercom_get_default_pad+0x62>
     94e:	4b2c      	ldr	r3, [pc, #176]	; (a00 <_sercom_get_default_pad+0xc8>)
     950:	4298      	cmp	r0, r3
     952:	d033      	beq.n	9bc <_sercom_get_default_pad+0x84>
     954:	e043      	b.n	9de <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     956:	2901      	cmp	r1, #1
     958:	d043      	beq.n	9e2 <_sercom_get_default_pad+0xaa>
     95a:	2900      	cmp	r1, #0
     95c:	d004      	beq.n	968 <_sercom_get_default_pad+0x30>
     95e:	2902      	cmp	r1, #2
     960:	d006      	beq.n	970 <_sercom_get_default_pad+0x38>
     962:	2903      	cmp	r1, #3
     964:	d006      	beq.n	974 <_sercom_get_default_pad+0x3c>
     966:	e001      	b.n	96c <_sercom_get_default_pad+0x34>
     968:	4826      	ldr	r0, [pc, #152]	; (a04 <_sercom_get_default_pad+0xcc>)
     96a:	e041      	b.n	9f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     96c:	2000      	movs	r0, #0
     96e:	e03f      	b.n	9f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     970:	4825      	ldr	r0, [pc, #148]	; (a08 <_sercom_get_default_pad+0xd0>)
     972:	e03d      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     974:	4825      	ldr	r0, [pc, #148]	; (a0c <_sercom_get_default_pad+0xd4>)
     976:	e03b      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     978:	2901      	cmp	r1, #1
     97a:	d034      	beq.n	9e6 <_sercom_get_default_pad+0xae>
     97c:	2900      	cmp	r1, #0
     97e:	d004      	beq.n	98a <_sercom_get_default_pad+0x52>
     980:	2902      	cmp	r1, #2
     982:	d006      	beq.n	992 <_sercom_get_default_pad+0x5a>
     984:	2903      	cmp	r1, #3
     986:	d006      	beq.n	996 <_sercom_get_default_pad+0x5e>
     988:	e001      	b.n	98e <_sercom_get_default_pad+0x56>
     98a:	2003      	movs	r0, #3
     98c:	e030      	b.n	9f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     98e:	2000      	movs	r0, #0
     990:	e02e      	b.n	9f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     992:	481f      	ldr	r0, [pc, #124]	; (a10 <_sercom_get_default_pad+0xd8>)
     994:	e02c      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     996:	481f      	ldr	r0, [pc, #124]	; (a14 <_sercom_get_default_pad+0xdc>)
     998:	e02a      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     99a:	2901      	cmp	r1, #1
     99c:	d025      	beq.n	9ea <_sercom_get_default_pad+0xb2>
     99e:	2900      	cmp	r1, #0
     9a0:	d004      	beq.n	9ac <_sercom_get_default_pad+0x74>
     9a2:	2902      	cmp	r1, #2
     9a4:	d006      	beq.n	9b4 <_sercom_get_default_pad+0x7c>
     9a6:	2903      	cmp	r1, #3
     9a8:	d006      	beq.n	9b8 <_sercom_get_default_pad+0x80>
     9aa:	e001      	b.n	9b0 <_sercom_get_default_pad+0x78>
     9ac:	481a      	ldr	r0, [pc, #104]	; (a18 <_sercom_get_default_pad+0xe0>)
     9ae:	e01f      	b.n	9f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9b0:	2000      	movs	r0, #0
     9b2:	e01d      	b.n	9f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9b4:	4819      	ldr	r0, [pc, #100]	; (a1c <_sercom_get_default_pad+0xe4>)
     9b6:	e01b      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9b8:	4819      	ldr	r0, [pc, #100]	; (a20 <_sercom_get_default_pad+0xe8>)
     9ba:	e019      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9bc:	2901      	cmp	r1, #1
     9be:	d016      	beq.n	9ee <_sercom_get_default_pad+0xb6>
     9c0:	2900      	cmp	r1, #0
     9c2:	d004      	beq.n	9ce <_sercom_get_default_pad+0x96>
     9c4:	2902      	cmp	r1, #2
     9c6:	d006      	beq.n	9d6 <_sercom_get_default_pad+0x9e>
     9c8:	2903      	cmp	r1, #3
     9ca:	d006      	beq.n	9da <_sercom_get_default_pad+0xa2>
     9cc:	e001      	b.n	9d2 <_sercom_get_default_pad+0x9a>
     9ce:	4815      	ldr	r0, [pc, #84]	; (a24 <_sercom_get_default_pad+0xec>)
     9d0:	e00e      	b.n	9f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9d2:	2000      	movs	r0, #0
     9d4:	e00c      	b.n	9f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9d6:	4814      	ldr	r0, [pc, #80]	; (a28 <_sercom_get_default_pad+0xf0>)
     9d8:	e00a      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9da:	4814      	ldr	r0, [pc, #80]	; (a2c <_sercom_get_default_pad+0xf4>)
     9dc:	e008      	b.n	9f0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9de:	2000      	movs	r0, #0
     9e0:	e006      	b.n	9f0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9e2:	4813      	ldr	r0, [pc, #76]	; (a30 <_sercom_get_default_pad+0xf8>)
     9e4:	e004      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9e6:	4813      	ldr	r0, [pc, #76]	; (a34 <_sercom_get_default_pad+0xfc>)
     9e8:	e002      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9ea:	4813      	ldr	r0, [pc, #76]	; (a38 <_sercom_get_default_pad+0x100>)
     9ec:	e000      	b.n	9f0 <_sercom_get_default_pad+0xb8>
     9ee:	4813      	ldr	r0, [pc, #76]	; (a3c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     9f0:	4770      	bx	lr
     9f2:	46c0      	nop			; (mov r8, r8)
     9f4:	42000c00 	.word	0x42000c00
     9f8:	42000800 	.word	0x42000800
     9fc:	42001000 	.word	0x42001000
     a00:	42001400 	.word	0x42001400
     a04:	00040003 	.word	0x00040003
     a08:	00060003 	.word	0x00060003
     a0c:	00070003 	.word	0x00070003
     a10:	001e0003 	.word	0x001e0003
     a14:	001f0003 	.word	0x001f0003
     a18:	00080003 	.word	0x00080003
     a1c:	000a0003 	.word	0x000a0003
     a20:	000b0003 	.word	0x000b0003
     a24:	00100003 	.word	0x00100003
     a28:	00120003 	.word	0x00120003
     a2c:	00130003 	.word	0x00130003
     a30:	00050003 	.word	0x00050003
     a34:	00010003 	.word	0x00010003
     a38:	00090003 	.word	0x00090003
     a3c:	00110003 	.word	0x00110003

00000a40 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     a40:	b570      	push	{r4, r5, r6, lr}
     a42:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     a44:	4a0e      	ldr	r2, [pc, #56]	; (a80 <_sercom_get_sercom_inst_index+0x40>)
     a46:	4669      	mov	r1, sp
     a48:	ca70      	ldmia	r2!, {r4, r5, r6}
     a4a:	c170      	stmia	r1!, {r4, r5, r6}
     a4c:	6812      	ldr	r2, [r2, #0]
     a4e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a50:	1c03      	adds	r3, r0, #0
     a52:	9a00      	ldr	r2, [sp, #0]
     a54:	4282      	cmp	r2, r0
     a56:	d00f      	beq.n	a78 <_sercom_get_sercom_inst_index+0x38>
     a58:	9c01      	ldr	r4, [sp, #4]
     a5a:	4284      	cmp	r4, r0
     a5c:	d008      	beq.n	a70 <_sercom_get_sercom_inst_index+0x30>
     a5e:	9d02      	ldr	r5, [sp, #8]
     a60:	4285      	cmp	r5, r0
     a62:	d007      	beq.n	a74 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     a64:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a66:	9e03      	ldr	r6, [sp, #12]
     a68:	429e      	cmp	r6, r3
     a6a:	d107      	bne.n	a7c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a6c:	2003      	movs	r0, #3
     a6e:	e004      	b.n	a7a <_sercom_get_sercom_inst_index+0x3a>
     a70:	2001      	movs	r0, #1
     a72:	e002      	b.n	a7a <_sercom_get_sercom_inst_index+0x3a>
     a74:	2002      	movs	r0, #2
     a76:	e000      	b.n	a7a <_sercom_get_sercom_inst_index+0x3a>
     a78:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     a7a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
     a7c:	b004      	add	sp, #16
     a7e:	bd70      	pop	{r4, r5, r6, pc}
     a80:	0000819c 	.word	0x0000819c

00000a84 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     a84:	b5f0      	push	{r4, r5, r6, r7, lr}
     a86:	4647      	mov	r7, r8
     a88:	b480      	push	{r7}
     a8a:	b088      	sub	sp, #32
     a8c:	1c05      	adds	r5, r0, #0
     a8e:	1c0c      	adds	r4, r1, #0
     a90:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     a92:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     a94:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     a96:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     a98:	079a      	lsls	r2, r3, #30
     a9a:	d500      	bpl.n	a9e <spi_init+0x1a>
     a9c:	e0df      	b.n	c5e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     a9e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     aa0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     aa2:	07da      	lsls	r2, r3, #31
     aa4:	d500      	bpl.n	aa8 <spi_init+0x24>
     aa6:	e0da      	b.n	c5e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     aa8:	1c08      	adds	r0, r1, #0
     aaa:	4b6f      	ldr	r3, [pc, #444]	; (c68 <spi_init+0x1e4>)
     aac:	4798      	blx	r3
     aae:	4b6f      	ldr	r3, [pc, #444]	; (c6c <spi_init+0x1e8>)
     ab0:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     ab2:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     ab4:	2701      	movs	r7, #1
     ab6:	4097      	lsls	r7, r2
     ab8:	1c3a      	adds	r2, r7, #0
     aba:	430a      	orrs	r2, r1
     abc:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     abe:	a907      	add	r1, sp, #28
     ac0:	2724      	movs	r7, #36	; 0x24
     ac2:	5df3      	ldrb	r3, [r6, r7]
     ac4:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     ac6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ac8:	b2c0      	uxtb	r0, r0
     aca:	4680      	mov	r8, r0
     acc:	4b68      	ldr	r3, [pc, #416]	; (c70 <spi_init+0x1ec>)
     ace:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     ad0:	4640      	mov	r0, r8
     ad2:	4b68      	ldr	r3, [pc, #416]	; (c74 <spi_init+0x1f0>)
     ad4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     ad6:	5df0      	ldrb	r0, [r6, r7]
     ad8:	2100      	movs	r1, #0
     ada:	4b67      	ldr	r3, [pc, #412]	; (c78 <spi_init+0x1f4>)
     adc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     ade:	7833      	ldrb	r3, [r6, #0]
     ae0:	2b01      	cmp	r3, #1
     ae2:	d103      	bne.n	aec <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     ae4:	6822      	ldr	r2, [r4, #0]
     ae6:	230c      	movs	r3, #12
     ae8:	4313      	orrs	r3, r2
     aea:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     aec:	7833      	ldrb	r3, [r6, #0]
     aee:	2b00      	cmp	r3, #0
     af0:	d000      	beq.n	af4 <spi_init+0x70>
     af2:	e0b1      	b.n	c58 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     af4:	6822      	ldr	r2, [r4, #0]
     af6:	2308      	movs	r3, #8
     af8:	4313      	orrs	r3, r2
     afa:	6023      	str	r3, [r4, #0]
     afc:	e0ac      	b.n	c58 <spi_init+0x1d4>
     afe:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     b00:	60d1      	str	r1, [r2, #12]
     b02:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     b04:	2b1c      	cmp	r3, #28
     b06:	d1fa      	bne.n	afe <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     b08:	2300      	movs	r3, #0
     b0a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     b0c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     b0e:	2400      	movs	r4, #0
     b10:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     b12:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     b14:	2336      	movs	r3, #54	; 0x36
     b16:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     b18:	2337      	movs	r3, #55	; 0x37
     b1a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     b1c:	2338      	movs	r3, #56	; 0x38
     b1e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     b20:	2303      	movs	r3, #3
     b22:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     b24:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     b26:	6828      	ldr	r0, [r5, #0]
     b28:	4b4f      	ldr	r3, [pc, #316]	; (c68 <spi_init+0x1e4>)
     b2a:	4798      	blx	r3
     b2c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     b2e:	4953      	ldr	r1, [pc, #332]	; (c7c <spi_init+0x1f8>)
     b30:	4b53      	ldr	r3, [pc, #332]	; (c80 <spi_init+0x1fc>)
     b32:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     b34:	00bf      	lsls	r7, r7, #2
     b36:	4b53      	ldr	r3, [pc, #332]	; (c84 <spi_init+0x200>)
     b38:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b3a:	682f      	ldr	r7, [r5, #0]
     b3c:	ab02      	add	r3, sp, #8
     b3e:	2280      	movs	r2, #128	; 0x80
     b40:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b42:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b44:	2201      	movs	r2, #1
     b46:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     b48:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b4a:	7833      	ldrb	r3, [r6, #0]
     b4c:	2b00      	cmp	r3, #0
     b4e:	d102      	bne.n	b56 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b50:	2200      	movs	r2, #0
     b52:	ab02      	add	r3, sp, #8
     b54:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b56:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     b58:	9303      	str	r3, [sp, #12]
     b5a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
     b5c:	9004      	str	r0, [sp, #16]
     b5e:	6b32      	ldr	r2, [r6, #48]	; 0x30
     b60:	9205      	str	r2, [sp, #20]
     b62:	6b73      	ldr	r3, [r6, #52]	; 0x34
     b64:	9306      	str	r3, [sp, #24]
     b66:	2400      	movs	r4, #0
     b68:	b2e1      	uxtb	r1, r4
     b6a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b6c:	aa03      	add	r2, sp, #12
     b6e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b70:	2800      	cmp	r0, #0
     b72:	d102      	bne.n	b7a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b74:	1c38      	adds	r0, r7, #0
     b76:	4a44      	ldr	r2, [pc, #272]	; (c88 <spi_init+0x204>)
     b78:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b7a:	1c43      	adds	r3, r0, #1
     b7c:	d006      	beq.n	b8c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b7e:	466a      	mov	r2, sp
     b80:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b82:	0c00      	lsrs	r0, r0, #16
     b84:	b2c0      	uxtb	r0, r0
     b86:	a902      	add	r1, sp, #8
     b88:	4b40      	ldr	r3, [pc, #256]	; (c8c <spi_init+0x208>)
     b8a:	4798      	blx	r3
     b8c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b8e:	2c04      	cmp	r4, #4
     b90:	d1ea      	bne.n	b68 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b92:	7833      	ldrb	r3, [r6, #0]
     b94:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     b96:	7c33      	ldrb	r3, [r6, #16]
     b98:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     b9a:	7cb3      	ldrb	r3, [r6, #18]
     b9c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     b9e:	7d33      	ldrb	r3, [r6, #20]
     ba0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     ba2:	2200      	movs	r2, #0
     ba4:	466b      	mov	r3, sp
     ba6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     ba8:	7833      	ldrb	r3, [r6, #0]
     baa:	2b01      	cmp	r3, #1
     bac:	d114      	bne.n	bd8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bae:	6828      	ldr	r0, [r5, #0]
     bb0:	4b2d      	ldr	r3, [pc, #180]	; (c68 <spi_init+0x1e4>)
     bb2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bb4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bb6:	b2c0      	uxtb	r0, r0
     bb8:	4b35      	ldr	r3, [pc, #212]	; (c90 <spi_init+0x20c>)
     bba:	4798      	blx	r3
     bbc:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bbe:	69b0      	ldr	r0, [r6, #24]
     bc0:	466a      	mov	r2, sp
     bc2:	3206      	adds	r2, #6
     bc4:	4b33      	ldr	r3, [pc, #204]	; (c94 <spi_init+0x210>)
     bc6:	4798      	blx	r3
     bc8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     bca:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     bcc:	2b00      	cmp	r3, #0
     bce:	d146      	bne.n	c5e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     bd0:	466b      	mov	r3, sp
     bd2:	3306      	adds	r3, #6
     bd4:	781b      	ldrb	r3, [r3, #0]
     bd6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     bd8:	7833      	ldrb	r3, [r6, #0]
     bda:	2b00      	cmp	r3, #0
     bdc:	d10f      	bne.n	bfe <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     bde:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     be0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     be2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     be4:	7ff4      	ldrb	r4, [r6, #31]
     be6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     be8:	7fb2      	ldrb	r2, [r6, #30]
     bea:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     bec:	4302      	orrs	r2, r0
     bee:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     bf0:	2220      	movs	r2, #32
     bf2:	5cb2      	ldrb	r2, [r6, r2]
     bf4:	2a00      	cmp	r2, #0
     bf6:	d004      	beq.n	c02 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     bf8:	2240      	movs	r2, #64	; 0x40
     bfa:	4313      	orrs	r3, r2
     bfc:	e001      	b.n	c02 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     bfe:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     c00:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     c02:	68b2      	ldr	r2, [r6, #8]
     c04:	6870      	ldr	r0, [r6, #4]
     c06:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     c08:	68f0      	ldr	r0, [r6, #12]
     c0a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     c0c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     c0e:	7c31      	ldrb	r1, [r6, #16]
     c10:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     c12:	7c71      	ldrb	r1, [r6, #17]
     c14:	2900      	cmp	r1, #0
     c16:	d103      	bne.n	c20 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     c18:	491f      	ldr	r1, [pc, #124]	; (c98 <spi_init+0x214>)
     c1a:	7889      	ldrb	r1, [r1, #2]
     c1c:	0788      	lsls	r0, r1, #30
     c1e:	d501      	bpl.n	c24 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     c20:	2180      	movs	r1, #128	; 0x80
     c22:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     c24:	7cb1      	ldrb	r1, [r6, #18]
     c26:	2900      	cmp	r1, #0
     c28:	d002      	beq.n	c30 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c2a:	2180      	movs	r1, #128	; 0x80
     c2c:	0289      	lsls	r1, r1, #10
     c2e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c30:	7cf1      	ldrb	r1, [r6, #19]
     c32:	2900      	cmp	r1, #0
     c34:	d002      	beq.n	c3c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c36:	2180      	movs	r1, #128	; 0x80
     c38:	0089      	lsls	r1, r1, #2
     c3a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c3c:	7d31      	ldrb	r1, [r6, #20]
     c3e:	2900      	cmp	r1, #0
     c40:	d002      	beq.n	c48 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c42:	2180      	movs	r1, #128	; 0x80
     c44:	0189      	lsls	r1, r1, #6
     c46:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c48:	6839      	ldr	r1, [r7, #0]
     c4a:	430a      	orrs	r2, r1
     c4c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c4e:	687a      	ldr	r2, [r7, #4]
     c50:	4313      	orrs	r3, r2
     c52:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
     c54:	2000      	movs	r0, #0
     c56:	e002      	b.n	c5e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     c58:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     c5a:	2100      	movs	r1, #0
     c5c:	e74f      	b.n	afe <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c5e:	b008      	add	sp, #32
     c60:	bc04      	pop	{r2}
     c62:	4690      	mov	r8, r2
     c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c66:	46c0      	nop			; (mov r8, r8)
     c68:	00000a41 	.word	0x00000a41
     c6c:	40000400 	.word	0x40000400
     c70:	00001b65 	.word	0x00001b65
     c74:	00001ad9 	.word	0x00001ad9
     c78:	000008e9 	.word	0x000008e9
     c7c:	00000de9 	.word	0x00000de9
     c80:	00000fe5 	.word	0x00000fe5
     c84:	20000120 	.word	0x20000120
     c88:	00000939 	.word	0x00000939
     c8c:	00001c41 	.word	0x00001c41
     c90:	00001b81 	.word	0x00001b81
     c94:	0000070d 	.word	0x0000070d
     c98:	41002000 	.word	0x41002000

00000c9c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c9c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c9e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     ca0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     ca2:	2c01      	cmp	r4, #1
     ca4:	d16c      	bne.n	d80 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     ca6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     ca8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     caa:	2c00      	cmp	r4, #0
     cac:	d168      	bne.n	d80 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     cae:	2a00      	cmp	r2, #0
     cb0:	d057      	beq.n	d62 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     cb2:	784b      	ldrb	r3, [r1, #1]
     cb4:	2b00      	cmp	r3, #0
     cb6:	d044      	beq.n	d42 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     cb8:	6802      	ldr	r2, [r0, #0]
     cba:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     cbc:	07dc      	lsls	r4, r3, #31
     cbe:	d40f      	bmi.n	ce0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     cc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc6:	2900      	cmp	r1, #0
     cc8:	d103      	bne.n	cd2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     cca:	095a      	lsrs	r2, r3, #5
     ccc:	01d2      	lsls	r2, r2, #7
     cce:	492d      	ldr	r1, [pc, #180]	; (d84 <spi_select_slave+0xe8>)
     cd0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cd2:	211f      	movs	r1, #31
     cd4:	400b      	ands	r3, r1
     cd6:	2101      	movs	r1, #1
     cd8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     cda:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     cdc:	2305      	movs	r3, #5
     cde:	e04f      	b.n	d80 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     ce0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ce2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     ce4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ce6:	2c00      	cmp	r4, #0
     ce8:	d103      	bne.n	cf2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     cea:	095a      	lsrs	r2, r3, #5
     cec:	01d2      	lsls	r2, r2, #7
     cee:	4c25      	ldr	r4, [pc, #148]	; (d84 <spi_select_slave+0xe8>)
     cf0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cf2:	241f      	movs	r4, #31
     cf4:	4023      	ands	r3, r4
     cf6:	2401      	movs	r4, #1
     cf8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cfa:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     cfc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cfe:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     d00:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     d02:	07d4      	lsls	r4, r2, #31
     d04:	d500      	bpl.n	d08 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     d06:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     d08:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d0a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     d0c:	2a00      	cmp	r2, #0
     d0e:	d137      	bne.n	d80 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d10:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     d12:	2104      	movs	r1, #4
     d14:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     d16:	420b      	tst	r3, r1
     d18:	d0fc      	beq.n	d14 <spi_select_slave+0x78>
     d1a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d1c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     d1e:	074c      	lsls	r4, r1, #29
     d20:	d52e      	bpl.n	d80 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d22:	8b53      	ldrh	r3, [r2, #26]
     d24:	0759      	lsls	r1, r3, #29
     d26:	d503      	bpl.n	d30 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     d28:	8b51      	ldrh	r1, [r2, #26]
     d2a:	2304      	movs	r3, #4
     d2c:	430b      	orrs	r3, r1
     d2e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d30:	7983      	ldrb	r3, [r0, #6]
     d32:	2b01      	cmp	r3, #1
     d34:	d102      	bne.n	d3c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d36:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d38:	2300      	movs	r3, #0
     d3a:	e021      	b.n	d80 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d3c:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d3e:	2300      	movs	r3, #0
     d40:	e01e      	b.n	d80 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d42:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d44:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d46:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d48:	2900      	cmp	r1, #0
     d4a:	d103      	bne.n	d54 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     d4c:	095a      	lsrs	r2, r3, #5
     d4e:	01d2      	lsls	r2, r2, #7
     d50:	4c0c      	ldr	r4, [pc, #48]	; (d84 <spi_select_slave+0xe8>)
     d52:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d54:	211f      	movs	r1, #31
     d56:	400b      	ands	r3, r1
     d58:	2101      	movs	r1, #1
     d5a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d5c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d5e:	2300      	movs	r3, #0
     d60:	e00e      	b.n	d80 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d62:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d64:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d66:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d68:	2900      	cmp	r1, #0
     d6a:	d103      	bne.n	d74 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     d6c:	095a      	lsrs	r2, r3, #5
     d6e:	01d2      	lsls	r2, r2, #7
     d70:	4904      	ldr	r1, [pc, #16]	; (d84 <spi_select_slave+0xe8>)
     d72:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d74:	211f      	movs	r1, #31
     d76:	400b      	ands	r3, r1
     d78:	2101      	movs	r1, #1
     d7a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d7c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d7e:	2300      	movs	r3, #0
}
     d80:	1c18      	adds	r0, r3, #0
     d82:	bd10      	pop	{r4, pc}
     d84:	41004400 	.word	0x41004400

00000d88 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     d88:	1c93      	adds	r3, r2, #2
     d8a:	009b      	lsls	r3, r3, #2
     d8c:	18c3      	adds	r3, r0, r3
     d8e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
     d90:	2301      	movs	r3, #1
     d92:	4093      	lsls	r3, r2
     d94:	1c1a      	adds	r2, r3, #0
     d96:	2336      	movs	r3, #54	; 0x36
     d98:	5cc1      	ldrb	r1, [r0, r3]
     d9a:	430a      	orrs	r2, r1
     d9c:	54c2      	strb	r2, [r0, r3]
}
     d9e:	4770      	bx	lr

00000da0 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     da0:	1c03      	adds	r3, r0, #0
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     da2:	2017      	movs	r0, #23
		uint16_t length)
{
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
     da4:	2a00      	cmp	r2, #0
     da6:	d01d      	beq.n	de4 <spi_write_buffer_job+0x44>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
     da8:	2038      	movs	r0, #56	; 0x38
     daa:	5c18      	ldrb	r0, [r3, r0]
     dac:	b2c0      	uxtb	r0, r0
     dae:	2805      	cmp	r0, #5
     db0:	d018      	beq.n	de4 <spi_write_buffer_job+0x44>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
     db2:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
     db4:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
     db6:	62d9      	str	r1, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
     db8:	2105      	movs	r1, #5
     dba:	2238      	movs	r2, #56	; 0x38
     dbc:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
     dbe:	2201      	movs	r2, #1
     dc0:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
     dc2:	681a      	ldr	r2, [r3, #0]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     dc4:	7959      	ldrb	r1, [r3, #5]
     dc6:	2900      	cmp	r1, #0
     dc8:	d102      	bne.n	dd0 <spi_write_buffer_job+0x30>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     dca:	2102      	movs	r1, #2
     dcc:	7611      	strb	r1, [r2, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     dce:	7591      	strb	r1, [r2, #22]
	}
#  endif

	if (module->receiver_enabled) {
     dd0:	79db      	ldrb	r3, [r3, #7]
     dd2:	2b00      	cmp	r3, #0
     dd4:	d003      	beq.n	dde <spi_write_buffer_job+0x3e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
     dd6:	2305      	movs	r3, #5
     dd8:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
     dda:	2000      	movs	r0, #0
     ddc:	e002      	b.n	de4 <spi_write_buffer_job+0x44>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     dde:	2301      	movs	r3, #1
     de0:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
     de2:	2000      	movs	r0, #0
}
     de4:	4770      	bx	lr
     de6:	46c0      	nop			; (mov r8, r8)

00000de8 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     dea:	0080      	lsls	r0, r0, #2
     dec:	4b7a      	ldr	r3, [pc, #488]	; (fd8 <_spi_interrupt_handler+0x1f0>)
     dee:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     df0:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     df2:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
     df4:	5ce3      	ldrb	r3, [r4, r3]
     df6:	2237      	movs	r2, #55	; 0x37
     df8:	5ca7      	ldrb	r7, [r4, r2]
     dfa:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     dfc:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     dfe:	7dae      	ldrb	r6, [r5, #22]
     e00:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     e02:	07f1      	lsls	r1, r6, #31
     e04:	d541      	bpl.n	e8a <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     e06:	7963      	ldrb	r3, [r4, #5]
     e08:	2b01      	cmp	r3, #1
     e0a:	d116      	bne.n	e3a <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
     e0c:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     e0e:	2b00      	cmp	r3, #0
     e10:	d10f      	bne.n	e32 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
     e12:	4b72      	ldr	r3, [pc, #456]	; (fdc <_spi_interrupt_handler+0x1f4>)
     e14:	881b      	ldrh	r3, [r3, #0]
     e16:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     e18:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     e1a:	3b01      	subs	r3, #1
     e1c:	b29b      	uxth	r3, r3
     e1e:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
     e20:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     e22:	b29b      	uxth	r3, r3
     e24:	2b00      	cmp	r3, #0
     e26:	d101      	bne.n	e2c <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     e28:	2301      	movs	r3, #1
     e2a:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     e2c:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
     e2e:	2b01      	cmp	r3, #1
     e30:	d103      	bne.n	e3a <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
     e32:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     e34:	2b00      	cmp	r3, #0
     e36:	d105      	bne.n	e44 <_spi_interrupt_handler+0x5c>
     e38:	e027      	b.n	e8a <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     e3a:	2b00      	cmp	r3, #0
     e3c:	d125      	bne.n	e8a <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
     e3e:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     e40:	2b00      	cmp	r3, #0
     e42:	d022      	beq.n	e8a <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     e44:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     e46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     e48:	7819      	ldrb	r1, [r3, #0]
     e4a:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
     e4c:	1c58      	adds	r0, r3, #1
     e4e:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e50:	79a0      	ldrb	r0, [r4, #6]
     e52:	2801      	cmp	r0, #1
     e54:	d104      	bne.n	e60 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     e56:	7858      	ldrb	r0, [r3, #1]
     e58:	0200      	lsls	r0, r0, #8
     e5a:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
     e5c:	3302      	adds	r3, #2
     e5e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     e60:	05cb      	lsls	r3, r1, #23
     e62:	0ddb      	lsrs	r3, r3, #23
     e64:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
     e66:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     e68:	3b01      	subs	r3, #1
     e6a:	b29b      	uxth	r3, r3
     e6c:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     e6e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     e70:	b29b      	uxth	r3, r3
     e72:	2b00      	cmp	r3, #0
     e74:	d109      	bne.n	e8a <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     e76:	2301      	movs	r3, #1
     e78:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     e7a:	7a63      	ldrb	r3, [r4, #9]
     e7c:	2b01      	cmp	r3, #1
     e7e:	d104      	bne.n	e8a <_spi_interrupt_handler+0xa2>
     e80:	79e3      	ldrb	r3, [r4, #7]
     e82:	2b00      	cmp	r3, #0
     e84:	d101      	bne.n	e8a <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     e86:	2302      	movs	r3, #2
     e88:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     e8a:	0772      	lsls	r2, r6, #29
     e8c:	d561      	bpl.n	f52 <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     e8e:	8b6b      	ldrh	r3, [r5, #26]
     e90:	0759      	lsls	r1, r3, #29
     e92:	d514      	bpl.n	ebe <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
     e94:	7a63      	ldrb	r3, [r4, #9]
     e96:	2b01      	cmp	r3, #1
     e98:	d00b      	beq.n	eb2 <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     e9a:	221e      	movs	r2, #30
     e9c:	2338      	movs	r3, #56	; 0x38
     e9e:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     ea0:	2303      	movs	r3, #3
     ea2:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     ea4:	2305      	movs	r3, #5
     ea6:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     ea8:	073a      	lsls	r2, r7, #28
     eaa:	d502      	bpl.n	eb2 <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     eac:	1c20      	adds	r0, r4, #0
     eae:	69a3      	ldr	r3, [r4, #24]
     eb0:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     eb2:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     eb4:	8b6a      	ldrh	r2, [r5, #26]
     eb6:	2304      	movs	r3, #4
     eb8:	4313      	orrs	r3, r2
     eba:	836b      	strh	r3, [r5, #26]
     ebc:	e049      	b.n	f52 <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
     ebe:	7a63      	ldrb	r3, [r4, #9]
     ec0:	2b01      	cmp	r3, #1
     ec2:	d116      	bne.n	ef2 <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     ec4:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
     ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     ec8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     eca:	3b01      	subs	r3, #1
     ecc:	b29b      	uxth	r3, r3
     ece:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
     ed0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     ed2:	b29b      	uxth	r3, r3
     ed4:	2b00      	cmp	r3, #0
     ed6:	d13c      	bne.n	f52 <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     ed8:	2304      	movs	r3, #4
     eda:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
     edc:	2200      	movs	r2, #0
     ede:	2338      	movs	r3, #56	; 0x38
     ee0:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     ee2:	2303      	movs	r3, #3
     ee4:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
     ee6:	07f9      	lsls	r1, r7, #31
     ee8:	d533      	bpl.n	f52 <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     eea:	1c20      	adds	r0, r4, #0
     eec:	68e2      	ldr	r2, [r4, #12]
     eee:	4790      	blx	r2
     ef0:	e02f      	b.n	f52 <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     ef2:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     ef6:	05d2      	lsls	r2, r2, #23
     ef8:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
     efa:	b2d3      	uxtb	r3, r2
     efc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     efe:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
     f00:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     f02:	1c59      	adds	r1, r3, #1
     f04:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f06:	79a1      	ldrb	r1, [r4, #6]
     f08:	2901      	cmp	r1, #1
     f0a:	d104      	bne.n	f16 <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
     f0c:	0a12      	lsrs	r2, r2, #8
     f0e:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
     f10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     f12:	3301      	adds	r3, #1
     f14:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
     f16:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     f18:	3b01      	subs	r3, #1
     f1a:	b29b      	uxth	r3, r3
     f1c:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
     f1e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     f20:	b29b      	uxth	r3, r3
     f22:	2b00      	cmp	r3, #0
     f24:	d115      	bne.n	f52 <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
     f26:	2200      	movs	r2, #0
     f28:	2338      	movs	r3, #56	; 0x38
     f2a:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     f2c:	2304      	movs	r3, #4
     f2e:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     f30:	7a63      	ldrb	r3, [r4, #9]
     f32:	2b02      	cmp	r3, #2
     f34:	d105      	bne.n	f42 <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     f36:	077a      	lsls	r2, r7, #29
     f38:	d50b      	bpl.n	f52 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     f3a:	1c20      	adds	r0, r4, #0
     f3c:	6963      	ldr	r3, [r4, #20]
     f3e:	4798      	blx	r3
     f40:	e007      	b.n	f52 <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
     f42:	7a63      	ldrb	r3, [r4, #9]
     f44:	2b00      	cmp	r3, #0
     f46:	d104      	bne.n	f52 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     f48:	07b9      	lsls	r1, r7, #30
     f4a:	d502      	bpl.n	f52 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     f4c:	1c20      	adds	r0, r4, #0
     f4e:	6922      	ldr	r2, [r4, #16]
     f50:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     f52:	07b3      	lsls	r3, r6, #30
     f54:	d528      	bpl.n	fa8 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     f56:	7963      	ldrb	r3, [r4, #5]
     f58:	2b00      	cmp	r3, #0
     f5a:	d110      	bne.n	f7e <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
     f5c:	2307      	movs	r3, #7
     f5e:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     f60:	2302      	movs	r3, #2
     f62:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
     f64:	2303      	movs	r3, #3
     f66:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
     f68:	2300      	movs	r3, #0
     f6a:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
     f6c:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
     f6e:	2338      	movs	r3, #56	; 0x38
     f70:	2200      	movs	r2, #0
     f72:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
     f74:	06f9      	lsls	r1, r7, #27
     f76:	d502      	bpl.n	f7e <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
     f78:	1c20      	adds	r0, r4, #0
     f7a:	69e2      	ldr	r2, [r4, #28]
     f7c:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     f7e:	7963      	ldrb	r3, [r4, #5]
     f80:	2b01      	cmp	r3, #1
     f82:	d111      	bne.n	fa8 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     f84:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     f86:	2b01      	cmp	r3, #1
     f88:	d10e      	bne.n	fa8 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     f8a:	79e3      	ldrb	r3, [r4, #7]
     f8c:	2b00      	cmp	r3, #0
     f8e:	d10b      	bne.n	fa8 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
     f90:	2302      	movs	r3, #2
     f92:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
     f94:	2303      	movs	r3, #3
     f96:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
     f98:	2200      	movs	r2, #0
     f9a:	2338      	movs	r3, #56	; 0x38
     f9c:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     f9e:	07fb      	lsls	r3, r7, #31
     fa0:	d502      	bpl.n	fa8 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
     fa2:	1c20      	adds	r0, r4, #0
     fa4:	68e1      	ldr	r1, [r4, #12]
     fa6:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     fa8:	0732      	lsls	r2, r6, #28
     faa:	d50a      	bpl.n	fc2 <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
     fac:	7963      	ldrb	r3, [r4, #5]
     fae:	2b00      	cmp	r3, #0
     fb0:	d107      	bne.n	fc2 <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     fb2:	2308      	movs	r3, #8
     fb4:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     fb6:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     fb8:	06bb      	lsls	r3, r7, #26
     fba:	d502      	bpl.n	fc2 <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     fbc:	1c20      	adds	r0, r4, #0
     fbe:	6a21      	ldr	r1, [r4, #32]
     fc0:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     fc2:	09f6      	lsrs	r6, r6, #7
     fc4:	d007      	beq.n	fd6 <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     fc6:	2380      	movs	r3, #128	; 0x80
     fc8:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     fca:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     fcc:	067a      	lsls	r2, r7, #25
     fce:	d502      	bpl.n	fd6 <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
     fd2:	1c20      	adds	r0, r4, #0
     fd4:	4798      	blx	r3
		}
	}
#  endif
}
     fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     fd8:	20000120 	.word	0x20000120
     fdc:	2000011c 	.word	0x2000011c

00000fe0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     fe0:	4770      	bx	lr
     fe2:	46c0      	nop			; (mov r8, r8)

00000fe4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     fe4:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     fe6:	4b0b      	ldr	r3, [pc, #44]	; (1014 <_sercom_set_handler+0x30>)
     fe8:	781b      	ldrb	r3, [r3, #0]
     fea:	2b00      	cmp	r3, #0
     fec:	d10e      	bne.n	100c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     fee:	4c0a      	ldr	r4, [pc, #40]	; (1018 <_sercom_set_handler+0x34>)
     ff0:	4d0a      	ldr	r5, [pc, #40]	; (101c <_sercom_set_handler+0x38>)
     ff2:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
     ff4:	4b0a      	ldr	r3, [pc, #40]	; (1020 <_sercom_set_handler+0x3c>)
     ff6:	2200      	movs	r2, #0
     ff8:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     ffa:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
     ffc:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     ffe:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1000:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1002:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    1004:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    1006:	2201      	movs	r2, #1
    1008:	4b02      	ldr	r3, [pc, #8]	; (1014 <_sercom_set_handler+0x30>)
    100a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    100c:	0080      	lsls	r0, r0, #2
    100e:	4b02      	ldr	r3, [pc, #8]	; (1018 <_sercom_set_handler+0x34>)
    1010:	50c1      	str	r1, [r0, r3]
}
    1012:	bd30      	pop	{r4, r5, pc}
    1014:	200000d0 	.word	0x200000d0
    1018:	200000d4 	.word	0x200000d4
    101c:	00000fe1 	.word	0x00000fe1
    1020:	20000120 	.word	0x20000120

00001024 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1024:	b530      	push	{r4, r5, lr}
    1026:	b083      	sub	sp, #12
    1028:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    102a:	ac01      	add	r4, sp, #4
    102c:	1c20      	adds	r0, r4, #0
    102e:	4905      	ldr	r1, [pc, #20]	; (1044 <_sercom_get_interrupt_vector+0x20>)
    1030:	2204      	movs	r2, #4
    1032:	4b05      	ldr	r3, [pc, #20]	; (1048 <_sercom_get_interrupt_vector+0x24>)
    1034:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1036:	1c28      	adds	r0, r5, #0
    1038:	4b04      	ldr	r3, [pc, #16]	; (104c <_sercom_get_interrupt_vector+0x28>)
    103a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    103c:	5620      	ldrsb	r0, [r4, r0]
}
    103e:	b003      	add	sp, #12
    1040:	bd30      	pop	{r4, r5, pc}
    1042:	46c0      	nop			; (mov r8, r8)
    1044:	000081ac 	.word	0x000081ac
    1048:	00002a5d 	.word	0x00002a5d
    104c:	00000a41 	.word	0x00000a41

00001050 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1050:	b508      	push	{r3, lr}
    1052:	4b02      	ldr	r3, [pc, #8]	; (105c <SERCOM0_Handler+0xc>)
    1054:	681b      	ldr	r3, [r3, #0]
    1056:	2000      	movs	r0, #0
    1058:	4798      	blx	r3
    105a:	bd08      	pop	{r3, pc}
    105c:	200000d4 	.word	0x200000d4

00001060 <SERCOM1_Handler>:
    1060:	b508      	push	{r3, lr}
    1062:	4b02      	ldr	r3, [pc, #8]	; (106c <SERCOM1_Handler+0xc>)
    1064:	685b      	ldr	r3, [r3, #4]
    1066:	2001      	movs	r0, #1
    1068:	4798      	blx	r3
    106a:	bd08      	pop	{r3, pc}
    106c:	200000d4 	.word	0x200000d4

00001070 <SERCOM2_Handler>:
    1070:	b508      	push	{r3, lr}
    1072:	4b02      	ldr	r3, [pc, #8]	; (107c <SERCOM2_Handler+0xc>)
    1074:	689b      	ldr	r3, [r3, #8]
    1076:	2002      	movs	r0, #2
    1078:	4798      	blx	r3
    107a:	bd08      	pop	{r3, pc}
    107c:	200000d4 	.word	0x200000d4

00001080 <SERCOM3_Handler>:
    1080:	b508      	push	{r3, lr}
    1082:	4b02      	ldr	r3, [pc, #8]	; (108c <SERCOM3_Handler+0xc>)
    1084:	68db      	ldr	r3, [r3, #12]
    1086:	2003      	movs	r0, #3
    1088:	4798      	blx	r3
    108a:	bd08      	pop	{r3, pc}
    108c:	200000d4 	.word	0x200000d4

00001090 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1090:	4770      	bx	lr
    1092:	46c0      	nop			; (mov r8, r8)

00001094 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1094:	4b0c      	ldr	r3, [pc, #48]	; (10c8 <cpu_irq_enter_critical+0x34>)
    1096:	681b      	ldr	r3, [r3, #0]
    1098:	2b00      	cmp	r3, #0
    109a:	d110      	bne.n	10be <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    109c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    10a0:	2b00      	cmp	r3, #0
    10a2:	d109      	bne.n	10b8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    10a4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    10a6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    10aa:	2200      	movs	r2, #0
    10ac:	4b07      	ldr	r3, [pc, #28]	; (10cc <cpu_irq_enter_critical+0x38>)
    10ae:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    10b0:	2201      	movs	r2, #1
    10b2:	4b07      	ldr	r3, [pc, #28]	; (10d0 <cpu_irq_enter_critical+0x3c>)
    10b4:	701a      	strb	r2, [r3, #0]
    10b6:	e002      	b.n	10be <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    10b8:	2200      	movs	r2, #0
    10ba:	4b05      	ldr	r3, [pc, #20]	; (10d0 <cpu_irq_enter_critical+0x3c>)
    10bc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    10be:	4b02      	ldr	r3, [pc, #8]	; (10c8 <cpu_irq_enter_critical+0x34>)
    10c0:	681a      	ldr	r2, [r3, #0]
    10c2:	3201      	adds	r2, #1
    10c4:	601a      	str	r2, [r3, #0]
}
    10c6:	4770      	bx	lr
    10c8:	200000e4 	.word	0x200000e4
    10cc:	20000008 	.word	0x20000008
    10d0:	200000e8 	.word	0x200000e8

000010d4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    10d4:	4b08      	ldr	r3, [pc, #32]	; (10f8 <cpu_irq_leave_critical+0x24>)
    10d6:	681a      	ldr	r2, [r3, #0]
    10d8:	3a01      	subs	r2, #1
    10da:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    10dc:	681b      	ldr	r3, [r3, #0]
    10de:	2b00      	cmp	r3, #0
    10e0:	d109      	bne.n	10f6 <cpu_irq_leave_critical+0x22>
    10e2:	4b06      	ldr	r3, [pc, #24]	; (10fc <cpu_irq_leave_critical+0x28>)
    10e4:	781b      	ldrb	r3, [r3, #0]
    10e6:	2b00      	cmp	r3, #0
    10e8:	d005      	beq.n	10f6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    10ea:	2201      	movs	r2, #1
    10ec:	4b04      	ldr	r3, [pc, #16]	; (1100 <cpu_irq_leave_critical+0x2c>)
    10ee:	701a      	strb	r2, [r3, #0]
    10f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    10f4:	b662      	cpsie	i
	}
}
    10f6:	4770      	bx	lr
    10f8:	200000e4 	.word	0x200000e4
    10fc:	200000e8 	.word	0x200000e8
    1100:	20000008 	.word	0x20000008

00001104 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1104:	b5f0      	push	{r4, r5, r6, r7, lr}
    1106:	465f      	mov	r7, fp
    1108:	4656      	mov	r6, sl
    110a:	464d      	mov	r5, r9
    110c:	4644      	mov	r4, r8
    110e:	b4f0      	push	{r4, r5, r6, r7}
    1110:	b093      	sub	sp, #76	; 0x4c
    1112:	1c05      	adds	r5, r0, #0
    1114:	1c0c      	adds	r4, r1, #0
    1116:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1118:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    111a:	1c08      	adds	r0, r1, #0
    111c:	4ba9      	ldr	r3, [pc, #676]	; (13c4 <usart_init+0x2c0>)
    111e:	4798      	blx	r3
    1120:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1122:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1124:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1126:	07d9      	lsls	r1, r3, #31
    1128:	d500      	bpl.n	112c <usart_init+0x28>
    112a:	e143      	b.n	13b4 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    112c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    112e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1130:	079f      	lsls	r7, r3, #30
    1132:	d500      	bpl.n	1136 <usart_init+0x32>
    1134:	e13e      	b.n	13b4 <usart_init+0x2b0>
    1136:	4ba4      	ldr	r3, [pc, #656]	; (13c8 <usart_init+0x2c4>)
    1138:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    113a:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    113c:	2701      	movs	r7, #1
    113e:	408f      	lsls	r7, r1
    1140:	1c39      	adds	r1, r7, #0
    1142:	4301      	orrs	r1, r0
    1144:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1146:	a911      	add	r1, sp, #68	; 0x44
    1148:	272d      	movs	r7, #45	; 0x2d
    114a:	5df3      	ldrb	r3, [r6, r7]
    114c:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    114e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1150:	b2d2      	uxtb	r2, r2
    1152:	4690      	mov	r8, r2
    1154:	1c10      	adds	r0, r2, #0
    1156:	4b9d      	ldr	r3, [pc, #628]	; (13cc <usart_init+0x2c8>)
    1158:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    115a:	4640      	mov	r0, r8
    115c:	4b9c      	ldr	r3, [pc, #624]	; (13d0 <usart_init+0x2cc>)
    115e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1160:	5df0      	ldrb	r0, [r6, r7]
    1162:	2100      	movs	r1, #0
    1164:	4b9b      	ldr	r3, [pc, #620]	; (13d4 <usart_init+0x2d0>)
    1166:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1168:	7af3      	ldrb	r3, [r6, #11]
    116a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    116c:	2324      	movs	r3, #36	; 0x24
    116e:	5cf3      	ldrb	r3, [r6, r3]
    1170:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1172:	2325      	movs	r3, #37	; 0x25
    1174:	5cf3      	ldrb	r3, [r6, r3]
    1176:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1178:	7ef3      	ldrb	r3, [r6, #27]
    117a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    117c:	7f33      	ldrb	r3, [r6, #28]
    117e:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1180:	6829      	ldr	r1, [r5, #0]
    1182:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1184:	1c08      	adds	r0, r1, #0
    1186:	4b8f      	ldr	r3, [pc, #572]	; (13c4 <usart_init+0x2c0>)
    1188:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    118a:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    118c:	2200      	movs	r2, #0
    118e:	466b      	mov	r3, sp
    1190:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1192:	8a32      	ldrh	r2, [r6, #16]
    1194:	9203      	str	r2, [sp, #12]
    1196:	2380      	movs	r3, #128	; 0x80
    1198:	01db      	lsls	r3, r3, #7
    119a:	429a      	cmp	r2, r3
    119c:	d021      	beq.n	11e2 <usart_init+0xde>
    119e:	2380      	movs	r3, #128	; 0x80
    11a0:	01db      	lsls	r3, r3, #7
    11a2:	429a      	cmp	r2, r3
    11a4:	d804      	bhi.n	11b0 <usart_init+0xac>
    11a6:	2380      	movs	r3, #128	; 0x80
    11a8:	019b      	lsls	r3, r3, #6
    11aa:	429a      	cmp	r2, r3
    11ac:	d011      	beq.n	11d2 <usart_init+0xce>
    11ae:	e008      	b.n	11c2 <usart_init+0xbe>
    11b0:	23c0      	movs	r3, #192	; 0xc0
    11b2:	01db      	lsls	r3, r3, #7
    11b4:	9f03      	ldr	r7, [sp, #12]
    11b6:	429f      	cmp	r7, r3
    11b8:	d00f      	beq.n	11da <usart_init+0xd6>
    11ba:	2380      	movs	r3, #128	; 0x80
    11bc:	021b      	lsls	r3, r3, #8
    11be:	429f      	cmp	r7, r3
    11c0:	d003      	beq.n	11ca <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    11c2:	2710      	movs	r7, #16
    11c4:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    11c6:	2700      	movs	r7, #0
    11c8:	e00e      	b.n	11e8 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    11ca:	2703      	movs	r7, #3
    11cc:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    11ce:	2700      	movs	r7, #0
    11d0:	e00a      	b.n	11e8 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    11d2:	2710      	movs	r7, #16
    11d4:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    11d6:	2701      	movs	r7, #1
    11d8:	e006      	b.n	11e8 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    11da:	2708      	movs	r7, #8
    11dc:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    11de:	2701      	movs	r7, #1
    11e0:	e002      	b.n	11e8 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    11e2:	2708      	movs	r7, #8
    11e4:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    11e6:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    11e8:	6831      	ldr	r1, [r6, #0]
    11ea:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    11ec:	68f2      	ldr	r2, [r6, #12]
    11ee:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    11f0:	6973      	ldr	r3, [r6, #20]
    11f2:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    11f4:	7e31      	ldrb	r1, [r6, #24]
    11f6:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    11f8:	2326      	movs	r3, #38	; 0x26
    11fa:	5cf3      	ldrb	r3, [r6, r3]
    11fc:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    11fe:	6872      	ldr	r2, [r6, #4]
    1200:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1202:	2a00      	cmp	r2, #0
    1204:	d013      	beq.n	122e <usart_init+0x12a>
    1206:	2380      	movs	r3, #128	; 0x80
    1208:	055b      	lsls	r3, r3, #21
    120a:	429a      	cmp	r2, r3
    120c:	d12e      	bne.n	126c <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    120e:	2327      	movs	r3, #39	; 0x27
    1210:	5cf3      	ldrb	r3, [r6, r3]
    1212:	2b00      	cmp	r3, #0
    1214:	d12e      	bne.n	1274 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1216:	6a37      	ldr	r7, [r6, #32]
    1218:	b2c0      	uxtb	r0, r0
    121a:	4b6f      	ldr	r3, [pc, #444]	; (13d8 <usart_init+0x2d4>)
    121c:	4798      	blx	r3
    121e:	1c01      	adds	r1, r0, #0
    1220:	1c38      	adds	r0, r7, #0
    1222:	466a      	mov	r2, sp
    1224:	322e      	adds	r2, #46	; 0x2e
    1226:	4b6d      	ldr	r3, [pc, #436]	; (13dc <usart_init+0x2d8>)
    1228:	4798      	blx	r3
    122a:	1c03      	adds	r3, r0, #0
    122c:	e01f      	b.n	126e <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    122e:	2327      	movs	r3, #39	; 0x27
    1230:	5cf3      	ldrb	r3, [r6, r3]
    1232:	2b00      	cmp	r3, #0
    1234:	d00a      	beq.n	124c <usart_init+0x148>
				status_code =
    1236:	9908      	ldr	r1, [sp, #32]
    1238:	9100      	str	r1, [sp, #0]
    123a:	6a30      	ldr	r0, [r6, #32]
    123c:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    123e:	466a      	mov	r2, sp
    1240:	322e      	adds	r2, #46	; 0x2e
    1242:	1c3b      	adds	r3, r7, #0
    1244:	4f66      	ldr	r7, [pc, #408]	; (13e0 <usart_init+0x2dc>)
    1246:	47b8      	blx	r7
    1248:	1c03      	adds	r3, r0, #0
    124a:	e010      	b.n	126e <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    124c:	6a31      	ldr	r1, [r6, #32]
    124e:	9109      	str	r1, [sp, #36]	; 0x24
    1250:	b2c0      	uxtb	r0, r0
    1252:	4b61      	ldr	r3, [pc, #388]	; (13d8 <usart_init+0x2d4>)
    1254:	4798      	blx	r3
    1256:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1258:	9a08      	ldr	r2, [sp, #32]
    125a:	9200      	str	r2, [sp, #0]
    125c:	9809      	ldr	r0, [sp, #36]	; 0x24
    125e:	466a      	mov	r2, sp
    1260:	322e      	adds	r2, #46	; 0x2e
    1262:	1c3b      	adds	r3, r7, #0
    1264:	4f5e      	ldr	r7, [pc, #376]	; (13e0 <usart_init+0x2dc>)
    1266:	47b8      	blx	r7
    1268:	1c03      	adds	r3, r0, #0
    126a:	e000      	b.n	126e <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    126c:	2300      	movs	r3, #0
    126e:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1270:	d000      	beq.n	1274 <usart_init+0x170>
    1272:	e09f      	b.n	13b4 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1274:	7e73      	ldrb	r3, [r6, #25]
    1276:	2b00      	cmp	r3, #0
    1278:	d002      	beq.n	1280 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    127a:	7eb3      	ldrb	r3, [r6, #26]
    127c:	4641      	mov	r1, r8
    127e:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1280:	682a      	ldr	r2, [r5, #0]
    1282:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1284:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1286:	2b00      	cmp	r3, #0
    1288:	d1fc      	bne.n	1284 <usart_init+0x180>
    128a:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    128c:	466b      	mov	r3, sp
    128e:	332e      	adds	r3, #46	; 0x2e
    1290:	881b      	ldrh	r3, [r3, #0]
    1292:	4642      	mov	r2, r8
    1294:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1296:	9b05      	ldr	r3, [sp, #20]
    1298:	9f04      	ldr	r7, [sp, #16]
    129a:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    129c:	9f06      	ldr	r7, [sp, #24]
    129e:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    12a0:	4649      	mov	r1, r9
    12a2:	430b      	orrs	r3, r1
		config->sample_rate |
    12a4:	9f03      	ldr	r7, [sp, #12]
    12a6:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    12a8:	4652      	mov	r2, sl
    12aa:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    12ac:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    12ae:	4659      	mov	r1, fp
    12b0:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    12b2:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    12b4:	2327      	movs	r3, #39	; 0x27
    12b6:	5cf3      	ldrb	r3, [r6, r3]
    12b8:	2b00      	cmp	r3, #0
    12ba:	d101      	bne.n	12c0 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    12bc:	2304      	movs	r3, #4
    12be:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    12c0:	7f31      	ldrb	r1, [r6, #28]
    12c2:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    12c4:	7e73      	ldrb	r3, [r6, #25]
    12c6:	029b      	lsls	r3, r3, #10
    12c8:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    12ca:	7f73      	ldrb	r3, [r6, #29]
    12cc:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    12ce:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    12d0:	2324      	movs	r3, #36	; 0x24
    12d2:	5cf3      	ldrb	r3, [r6, r3]
    12d4:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    12d6:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    12d8:	2325      	movs	r3, #37	; 0x25
    12da:	5cf3      	ldrb	r3, [r6, r3]
    12dc:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    12de:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    12e0:	7af3      	ldrb	r3, [r6, #11]
    12e2:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    12e4:	8933      	ldrh	r3, [r6, #8]
    12e6:	2bff      	cmp	r3, #255	; 0xff
    12e8:	d004      	beq.n	12f4 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    12ea:	2280      	movs	r2, #128	; 0x80
    12ec:	0452      	lsls	r2, r2, #17
    12ee:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    12f0:	4319      	orrs	r1, r3
    12f2:	e005      	b.n	1300 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    12f4:	7ef3      	ldrb	r3, [r6, #27]
    12f6:	2b00      	cmp	r3, #0
    12f8:	d002      	beq.n	1300 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    12fa:	2380      	movs	r3, #128	; 0x80
    12fc:	04db      	lsls	r3, r3, #19
    12fe:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1300:	232c      	movs	r3, #44	; 0x2c
    1302:	5cf3      	ldrb	r3, [r6, r3]
    1304:	2b00      	cmp	r3, #0
    1306:	d103      	bne.n	1310 <usart_init+0x20c>
    1308:	4b36      	ldr	r3, [pc, #216]	; (13e4 <usart_init+0x2e0>)
    130a:	789b      	ldrb	r3, [r3, #2]
    130c:	079a      	lsls	r2, r3, #30
    130e:	d501      	bpl.n	1314 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1310:	2380      	movs	r3, #128	; 0x80
    1312:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1314:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1316:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1318:	2b00      	cmp	r3, #0
    131a:	d1fc      	bne.n	1316 <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    131c:	4643      	mov	r3, r8
    131e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1320:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1322:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1324:	2b00      	cmp	r3, #0
    1326:	d1fc      	bne.n	1322 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    1328:	4641      	mov	r1, r8
    132a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    132c:	ab10      	add	r3, sp, #64	; 0x40
    132e:	2280      	movs	r2, #128	; 0x80
    1330:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1332:	2200      	movs	r2, #0
    1334:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1336:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1338:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    133a:	6b32      	ldr	r2, [r6, #48]	; 0x30
    133c:	920c      	str	r2, [sp, #48]	; 0x30
    133e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1340:	930d      	str	r3, [sp, #52]	; 0x34
    1342:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    1344:	970e      	str	r7, [sp, #56]	; 0x38
    1346:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    1348:	960f      	str	r6, [sp, #60]	; 0x3c
    134a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    134c:	ae10      	add	r6, sp, #64	; 0x40
    134e:	b2f9      	uxtb	r1, r7
    1350:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1352:	aa0c      	add	r2, sp, #48	; 0x30
    1354:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1356:	2800      	cmp	r0, #0
    1358:	d102      	bne.n	1360 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    135a:	1c20      	adds	r0, r4, #0
    135c:	4a22      	ldr	r2, [pc, #136]	; (13e8 <usart_init+0x2e4>)
    135e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1360:	1c43      	adds	r3, r0, #1
    1362:	d005      	beq.n	1370 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1364:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1366:	0c00      	lsrs	r0, r0, #16
    1368:	b2c0      	uxtb	r0, r0
    136a:	1c31      	adds	r1, r6, #0
    136c:	4a1f      	ldr	r2, [pc, #124]	; (13ec <usart_init+0x2e8>)
    136e:	4790      	blx	r2
    1370:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1372:	2f04      	cmp	r7, #4
    1374:	d1eb      	bne.n	134e <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    1376:	2300      	movs	r3, #0
    1378:	60eb      	str	r3, [r5, #12]
    137a:	612b      	str	r3, [r5, #16]
    137c:	616b      	str	r3, [r5, #20]
    137e:	61ab      	str	r3, [r5, #24]
    1380:	61eb      	str	r3, [r5, #28]
    1382:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1384:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1386:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1388:	2200      	movs	r2, #0
    138a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    138c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    138e:	2330      	movs	r3, #48	; 0x30
    1390:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1392:	2331      	movs	r3, #49	; 0x31
    1394:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1396:	2332      	movs	r3, #50	; 0x32
    1398:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    139a:	2333      	movs	r3, #51	; 0x33
    139c:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    139e:	6828      	ldr	r0, [r5, #0]
    13a0:	4b08      	ldr	r3, [pc, #32]	; (13c4 <usart_init+0x2c0>)
    13a2:	4798      	blx	r3
    13a4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    13a6:	4912      	ldr	r1, [pc, #72]	; (13f0 <usart_init+0x2ec>)
    13a8:	4b12      	ldr	r3, [pc, #72]	; (13f4 <usart_init+0x2f0>)
    13aa:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    13ac:	00a4      	lsls	r4, r4, #2
    13ae:	4b12      	ldr	r3, [pc, #72]	; (13f8 <usart_init+0x2f4>)
    13b0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    13b2:	2000      	movs	r0, #0
}
    13b4:	b013      	add	sp, #76	; 0x4c
    13b6:	bc3c      	pop	{r2, r3, r4, r5}
    13b8:	4690      	mov	r8, r2
    13ba:	4699      	mov	r9, r3
    13bc:	46a2      	mov	sl, r4
    13be:	46ab      	mov	fp, r5
    13c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13c2:	46c0      	nop			; (mov r8, r8)
    13c4:	00000a41 	.word	0x00000a41
    13c8:	40000400 	.word	0x40000400
    13cc:	00001b65 	.word	0x00001b65
    13d0:	00001ad9 	.word	0x00001ad9
    13d4:	000008e9 	.word	0x000008e9
    13d8:	00001b81 	.word	0x00001b81
    13dc:	0000070d 	.word	0x0000070d
    13e0:	00000739 	.word	0x00000739
    13e4:	41002000 	.word	0x41002000
    13e8:	00000939 	.word	0x00000939
    13ec:	00001c41 	.word	0x00001c41
    13f0:	000014a1 	.word	0x000014a1
    13f4:	00000fe5 	.word	0x00000fe5
    13f8:	20000120 	.word	0x20000120

000013fc <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    13fc:	b510      	push	{r4, lr}
    13fe:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1400:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1402:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1404:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1406:	2c00      	cmp	r4, #0
    1408:	d00d      	beq.n	1426 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    140a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    140c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    140e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1410:	2a00      	cmp	r2, #0
    1412:	d108      	bne.n	1426 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1414:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1416:	2a00      	cmp	r2, #0
    1418:	d1fc      	bne.n	1414 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    141a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    141c:	2102      	movs	r1, #2
    141e:	7e1a      	ldrb	r2, [r3, #24]
    1420:	420a      	tst	r2, r1
    1422:	d0fc      	beq.n	141e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1424:	2000      	movs	r0, #0
}
    1426:	bd10      	pop	{r4, pc}

00001428 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1428:	b510      	push	{r4, lr}
    142a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    142c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    142e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1430:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1432:	2a00      	cmp	r2, #0
    1434:	d033      	beq.n	149e <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1436:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1438:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    143a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    143c:	2b00      	cmp	r3, #0
    143e:	d12e      	bne.n	149e <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1440:	7e23      	ldrb	r3, [r4, #24]
    1442:	075a      	lsls	r2, r3, #29
    1444:	d52b      	bpl.n	149e <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1446:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1448:	2b00      	cmp	r3, #0
    144a:	d1fc      	bne.n	1446 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    144c:	8b63      	ldrh	r3, [r4, #26]
    144e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1450:	069a      	lsls	r2, r3, #26
    1452:	d021      	beq.n	1498 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1454:	079a      	lsls	r2, r3, #30
    1456:	d503      	bpl.n	1460 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1458:	2302      	movs	r3, #2
    145a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    145c:	201a      	movs	r0, #26
    145e:	e01e      	b.n	149e <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1460:	075a      	lsls	r2, r3, #29
    1462:	d503      	bpl.n	146c <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1464:	2304      	movs	r3, #4
    1466:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    1468:	201e      	movs	r0, #30
    146a:	e018      	b.n	149e <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    146c:	07da      	lsls	r2, r3, #31
    146e:	d503      	bpl.n	1478 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1470:	2301      	movs	r3, #1
    1472:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    1474:	2013      	movs	r0, #19
    1476:	e012      	b.n	149e <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1478:	06da      	lsls	r2, r3, #27
    147a:	d505      	bpl.n	1488 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    147c:	8b62      	ldrh	r2, [r4, #26]
    147e:	2310      	movs	r3, #16
    1480:	4313      	orrs	r3, r2
    1482:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    1484:	2042      	movs	r0, #66	; 0x42
    1486:	e00a      	b.n	149e <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1488:	069a      	lsls	r2, r3, #26
    148a:	d505      	bpl.n	1498 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    148c:	8b62      	ldrh	r2, [r4, #26]
    148e:	2320      	movs	r3, #32
    1490:	4313      	orrs	r3, r2
    1492:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1494:	2041      	movs	r0, #65	; 0x41
    1496:	e002      	b.n	149e <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1498:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    149a:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    149c:	2000      	movs	r0, #0
}
    149e:	bd10      	pop	{r4, pc}

000014a0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    14a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    14a2:	0080      	lsls	r0, r0, #2
    14a4:	4b64      	ldr	r3, [pc, #400]	; (1638 <_usart_interrupt_handler+0x198>)
    14a6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    14a8:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    14aa:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    14ac:	2b00      	cmp	r3, #0
    14ae:	d1fc      	bne.n	14aa <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    14b0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    14b2:	7da6      	ldrb	r6, [r4, #22]
    14b4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    14b6:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    14b8:	5ceb      	ldrb	r3, [r5, r3]
    14ba:	2230      	movs	r2, #48	; 0x30
    14bc:	5caf      	ldrb	r7, [r5, r2]
    14be:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    14c0:	07f1      	lsls	r1, r6, #31
    14c2:	d520      	bpl.n	1506 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    14c4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    14c6:	b29b      	uxth	r3, r3
    14c8:	2b00      	cmp	r3, #0
    14ca:	d01a      	beq.n	1502 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    14cc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    14ce:	781a      	ldrb	r2, [r3, #0]
    14d0:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    14d2:	1c59      	adds	r1, r3, #1
    14d4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    14d6:	7969      	ldrb	r1, [r5, #5]
    14d8:	2901      	cmp	r1, #1
    14da:	d104      	bne.n	14e6 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    14dc:	7859      	ldrb	r1, [r3, #1]
    14de:	0209      	lsls	r1, r1, #8
    14e0:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    14e2:	3302      	adds	r3, #2
    14e4:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    14e6:	05d3      	lsls	r3, r2, #23
    14e8:	0ddb      	lsrs	r3, r3, #23
    14ea:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    14ec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    14ee:	3b01      	subs	r3, #1
    14f0:	b29b      	uxth	r3, r3
    14f2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    14f4:	2b00      	cmp	r3, #0
    14f6:	d106      	bne.n	1506 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    14f8:	2301      	movs	r3, #1
    14fa:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    14fc:	2302      	movs	r3, #2
    14fe:	75a3      	strb	r3, [r4, #22]
    1500:	e001      	b.n	1506 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1502:	2301      	movs	r3, #1
    1504:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1506:	07b2      	lsls	r2, r6, #30
    1508:	d509      	bpl.n	151e <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    150a:	2302      	movs	r3, #2
    150c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    150e:	2200      	movs	r2, #0
    1510:	2333      	movs	r3, #51	; 0x33
    1512:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1514:	07fb      	lsls	r3, r7, #31
    1516:	d502      	bpl.n	151e <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1518:	1c28      	adds	r0, r5, #0
    151a:	68e9      	ldr	r1, [r5, #12]
    151c:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    151e:	0772      	lsls	r2, r6, #29
    1520:	d56a      	bpl.n	15f8 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    1522:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1524:	b29b      	uxth	r3, r3
    1526:	2b00      	cmp	r3, #0
    1528:	d064      	beq.n	15f4 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    152a:	8b63      	ldrh	r3, [r4, #26]
    152c:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    152e:	0719      	lsls	r1, r3, #28
    1530:	d402      	bmi.n	1538 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1532:	223f      	movs	r2, #63	; 0x3f
    1534:	4013      	ands	r3, r2
    1536:	e001      	b.n	153c <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1538:	2237      	movs	r2, #55	; 0x37
    153a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    153c:	2b00      	cmp	r3, #0
    153e:	d037      	beq.n	15b0 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1540:	079a      	lsls	r2, r3, #30
    1542:	d507      	bpl.n	1554 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1544:	221a      	movs	r2, #26
    1546:	2332      	movs	r3, #50	; 0x32
    1548:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    154a:	8b62      	ldrh	r2, [r4, #26]
    154c:	2302      	movs	r3, #2
    154e:	4313      	orrs	r3, r2
    1550:	8363      	strh	r3, [r4, #26]
    1552:	e027      	b.n	15a4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1554:	0759      	lsls	r1, r3, #29
    1556:	d507      	bpl.n	1568 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1558:	221e      	movs	r2, #30
    155a:	2332      	movs	r3, #50	; 0x32
    155c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    155e:	8b62      	ldrh	r2, [r4, #26]
    1560:	2304      	movs	r3, #4
    1562:	4313      	orrs	r3, r2
    1564:	8363      	strh	r3, [r4, #26]
    1566:	e01d      	b.n	15a4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1568:	07da      	lsls	r2, r3, #31
    156a:	d507      	bpl.n	157c <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    156c:	2213      	movs	r2, #19
    156e:	2332      	movs	r3, #50	; 0x32
    1570:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    1572:	8b62      	ldrh	r2, [r4, #26]
    1574:	2301      	movs	r3, #1
    1576:	4313      	orrs	r3, r2
    1578:	8363      	strh	r3, [r4, #26]
    157a:	e013      	b.n	15a4 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    157c:	06d9      	lsls	r1, r3, #27
    157e:	d507      	bpl.n	1590 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1580:	2242      	movs	r2, #66	; 0x42
    1582:	2332      	movs	r3, #50	; 0x32
    1584:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1586:	8b62      	ldrh	r2, [r4, #26]
    1588:	2310      	movs	r3, #16
    158a:	4313      	orrs	r3, r2
    158c:	8363      	strh	r3, [r4, #26]
    158e:	e009      	b.n	15a4 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1590:	2220      	movs	r2, #32
    1592:	421a      	tst	r2, r3
    1594:	d006      	beq.n	15a4 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1596:	2241      	movs	r2, #65	; 0x41
    1598:	2332      	movs	r3, #50	; 0x32
    159a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    159c:	8b62      	ldrh	r2, [r4, #26]
    159e:	2320      	movs	r3, #32
    15a0:	4313      	orrs	r3, r2
    15a2:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    15a4:	077a      	lsls	r2, r7, #29
    15a6:	d527      	bpl.n	15f8 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    15a8:	1c28      	adds	r0, r5, #0
    15aa:	696b      	ldr	r3, [r5, #20]
    15ac:	4798      	blx	r3
    15ae:	e023      	b.n	15f8 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    15b0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    15b2:	05d2      	lsls	r2, r2, #23
    15b4:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    15b6:	b2d3      	uxtb	r3, r2
    15b8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    15ba:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    15bc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15be:	1c59      	adds	r1, r3, #1
    15c0:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    15c2:	7969      	ldrb	r1, [r5, #5]
    15c4:	2901      	cmp	r1, #1
    15c6:	d104      	bne.n	15d2 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    15c8:	0a12      	lsrs	r2, r2, #8
    15ca:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    15cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15ce:	3301      	adds	r3, #1
    15d0:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    15d2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    15d4:	3b01      	subs	r3, #1
    15d6:	b29b      	uxth	r3, r3
    15d8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    15da:	2b00      	cmp	r3, #0
    15dc:	d10c      	bne.n	15f8 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    15de:	2304      	movs	r3, #4
    15e0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    15e2:	2200      	movs	r2, #0
    15e4:	2332      	movs	r3, #50	; 0x32
    15e6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    15e8:	07ba      	lsls	r2, r7, #30
    15ea:	d505      	bpl.n	15f8 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    15ec:	1c28      	adds	r0, r5, #0
    15ee:	692b      	ldr	r3, [r5, #16]
    15f0:	4798      	blx	r3
    15f2:	e001      	b.n	15f8 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    15f4:	2304      	movs	r3, #4
    15f6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    15f8:	06f1      	lsls	r1, r6, #27
    15fa:	d507      	bpl.n	160c <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    15fc:	2310      	movs	r3, #16
    15fe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1600:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1602:	06fa      	lsls	r2, r7, #27
    1604:	d502      	bpl.n	160c <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1606:	1c28      	adds	r0, r5, #0
    1608:	69eb      	ldr	r3, [r5, #28]
    160a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    160c:	06b1      	lsls	r1, r6, #26
    160e:	d507      	bpl.n	1620 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1610:	2320      	movs	r3, #32
    1612:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1614:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1616:	073a      	lsls	r2, r7, #28
    1618:	d502      	bpl.n	1620 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    161a:	1c28      	adds	r0, r5, #0
    161c:	69ab      	ldr	r3, [r5, #24]
    161e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1620:	0731      	lsls	r1, r6, #28
    1622:	d507      	bpl.n	1634 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1624:	2308      	movs	r3, #8
    1626:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1628:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    162a:	06ba      	lsls	r2, r7, #26
    162c:	d502      	bpl.n	1634 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    162e:	6a2b      	ldr	r3, [r5, #32]
    1630:	1c28      	adds	r0, r5, #0
    1632:	4798      	blx	r3
		}
	}
#endif
}
    1634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1636:	46c0      	nop			; (mov r8, r8)
    1638:	20000120 	.word	0x20000120

0000163c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    163c:	b508      	push	{r3, lr}
	switch (clock_source) {
    163e:	2808      	cmp	r0, #8
    1640:	d834      	bhi.n	16ac <system_clock_source_get_hz+0x70>
    1642:	0080      	lsls	r0, r0, #2
    1644:	4b1b      	ldr	r3, [pc, #108]	; (16b4 <system_clock_source_get_hz+0x78>)
    1646:	581b      	ldr	r3, [r3, r0]
    1648:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    164a:	2080      	movs	r0, #128	; 0x80
    164c:	0200      	lsls	r0, r0, #8
    164e:	e030      	b.n	16b2 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1650:	4b19      	ldr	r3, [pc, #100]	; (16b8 <system_clock_source_get_hz+0x7c>)
    1652:	6918      	ldr	r0, [r3, #16]
    1654:	e02d      	b.n	16b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1656:	4b19      	ldr	r3, [pc, #100]	; (16bc <system_clock_source_get_hz+0x80>)
    1658:	6a18      	ldr	r0, [r3, #32]
    165a:	0580      	lsls	r0, r0, #22
    165c:	0f80      	lsrs	r0, r0, #30
    165e:	4b18      	ldr	r3, [pc, #96]	; (16c0 <system_clock_source_get_hz+0x84>)
    1660:	40c3      	lsrs	r3, r0
    1662:	1c18      	adds	r0, r3, #0
    1664:	e025      	b.n	16b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1666:	4b14      	ldr	r3, [pc, #80]	; (16b8 <system_clock_source_get_hz+0x7c>)
    1668:	6958      	ldr	r0, [r3, #20]
    166a:	e022      	b.n	16b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    166c:	4b12      	ldr	r3, [pc, #72]	; (16b8 <system_clock_source_get_hz+0x7c>)
    166e:	681b      	ldr	r3, [r3, #0]
    1670:	2002      	movs	r0, #2
    1672:	4018      	ands	r0, r3
    1674:	d01d      	beq.n	16b2 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1676:	4911      	ldr	r1, [pc, #68]	; (16bc <system_clock_source_get_hz+0x80>)
    1678:	2210      	movs	r2, #16
    167a:	68cb      	ldr	r3, [r1, #12]
    167c:	421a      	tst	r2, r3
    167e:	d0fc      	beq.n	167a <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1680:	4b0d      	ldr	r3, [pc, #52]	; (16b8 <system_clock_source_get_hz+0x7c>)
    1682:	681b      	ldr	r3, [r3, #0]
    1684:	075a      	lsls	r2, r3, #29
    1686:	d513      	bpl.n	16b0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1688:	2000      	movs	r0, #0
    168a:	4b0e      	ldr	r3, [pc, #56]	; (16c4 <system_clock_source_get_hz+0x88>)
    168c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    168e:	4b0a      	ldr	r3, [pc, #40]	; (16b8 <system_clock_source_get_hz+0x7c>)
    1690:	689b      	ldr	r3, [r3, #8]
    1692:	041b      	lsls	r3, r3, #16
    1694:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1696:	4358      	muls	r0, r3
    1698:	e00b      	b.n	16b2 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    169a:	2350      	movs	r3, #80	; 0x50
    169c:	4a07      	ldr	r2, [pc, #28]	; (16bc <system_clock_source_get_hz+0x80>)
    169e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    16a0:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    16a2:	075a      	lsls	r2, r3, #29
    16a4:	d505      	bpl.n	16b2 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    16a6:	4b04      	ldr	r3, [pc, #16]	; (16b8 <system_clock_source_get_hz+0x7c>)
    16a8:	68d8      	ldr	r0, [r3, #12]
    16aa:	e002      	b.n	16b2 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    16ac:	2000      	movs	r0, #0
    16ae:	e000      	b.n	16b2 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    16b0:	4805      	ldr	r0, [pc, #20]	; (16c8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    16b2:	bd08      	pop	{r3, pc}
    16b4:	000081b0 	.word	0x000081b0
    16b8:	200000ec 	.word	0x200000ec
    16bc:	40000800 	.word	0x40000800
    16c0:	007a1200 	.word	0x007a1200
    16c4:	00001b81 	.word	0x00001b81
    16c8:	02dc6c00 	.word	0x02dc6c00

000016cc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    16cc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    16ce:	4b0c      	ldr	r3, [pc, #48]	; (1700 <system_clock_source_osc8m_set_config+0x34>)
    16d0:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    16d2:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    16d4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    16d6:	7840      	ldrb	r0, [r0, #1]
    16d8:	2201      	movs	r2, #1
    16da:	4010      	ands	r0, r2
    16dc:	0180      	lsls	r0, r0, #6
    16de:	2640      	movs	r6, #64	; 0x40
    16e0:	43b4      	bics	r4, r6
    16e2:	4304      	orrs	r4, r0
    16e4:	402a      	ands	r2, r5
    16e6:	01d0      	lsls	r0, r2, #7
    16e8:	2280      	movs	r2, #128	; 0x80
    16ea:	4394      	bics	r4, r2
    16ec:	1c22      	adds	r2, r4, #0
    16ee:	4302      	orrs	r2, r0
    16f0:	2003      	movs	r0, #3
    16f2:	4001      	ands	r1, r0
    16f4:	0209      	lsls	r1, r1, #8
    16f6:	4803      	ldr	r0, [pc, #12]	; (1704 <system_clock_source_osc8m_set_config+0x38>)
    16f8:	4002      	ands	r2, r0
    16fa:	430a      	orrs	r2, r1
    16fc:	621a      	str	r2, [r3, #32]
}
    16fe:	bd70      	pop	{r4, r5, r6, pc}
    1700:	40000800 	.word	0x40000800
    1704:	fffffcff 	.word	0xfffffcff

00001708 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1708:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    170a:	7a02      	ldrb	r2, [r0, #8]
    170c:	0692      	lsls	r2, r2, #26
    170e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1710:	8943      	ldrh	r3, [r0, #10]
    1712:	059b      	lsls	r3, r3, #22
    1714:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1716:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1718:	4b18      	ldr	r3, [pc, #96]	; (177c <system_clock_source_dfll_set_config+0x74>)
    171a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    171c:	8881      	ldrh	r1, [r0, #4]
    171e:	8842      	ldrh	r2, [r0, #2]
    1720:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1722:	79c4      	ldrb	r4, [r0, #7]
    1724:	7982      	ldrb	r2, [r0, #6]
    1726:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1728:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    172a:	7841      	ldrb	r1, [r0, #1]
    172c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    172e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1730:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1732:	7803      	ldrb	r3, [r0, #0]
    1734:	2b04      	cmp	r3, #4
    1736:	d10f      	bne.n	1758 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1738:	7b02      	ldrb	r2, [r0, #12]
    173a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    173c:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    173e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1740:	89c3      	ldrh	r3, [r0, #14]
    1742:	041b      	lsls	r3, r3, #16
    1744:	490e      	ldr	r1, [pc, #56]	; (1780 <system_clock_source_dfll_set_config+0x78>)
    1746:	400b      	ands	r3, r1
    1748:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    174a:	4b0c      	ldr	r3, [pc, #48]	; (177c <system_clock_source_dfll_set_config+0x74>)
    174c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    174e:	6819      	ldr	r1, [r3, #0]
    1750:	2204      	movs	r2, #4
    1752:	430a      	orrs	r2, r1
    1754:	601a      	str	r2, [r3, #0]
    1756:	e010      	b.n	177a <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1758:	2b20      	cmp	r3, #32
    175a:	d10e      	bne.n	177a <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    175c:	7b02      	ldrb	r2, [r0, #12]
    175e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1760:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1762:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1764:	89c3      	ldrh	r3, [r0, #14]
    1766:	041b      	lsls	r3, r3, #16
    1768:	4905      	ldr	r1, [pc, #20]	; (1780 <system_clock_source_dfll_set_config+0x78>)
    176a:	400b      	ands	r3, r1
    176c:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    176e:	4b03      	ldr	r3, [pc, #12]	; (177c <system_clock_source_dfll_set_config+0x74>)
    1770:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1772:	681a      	ldr	r2, [r3, #0]
    1774:	4903      	ldr	r1, [pc, #12]	; (1784 <system_clock_source_dfll_set_config+0x7c>)
    1776:	430a      	orrs	r2, r1
    1778:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    177a:	bd10      	pop	{r4, pc}
    177c:	200000ec 	.word	0x200000ec
    1780:	03ff0000 	.word	0x03ff0000
    1784:	00000424 	.word	0x00000424

00001788 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1788:	2808      	cmp	r0, #8
    178a:	d849      	bhi.n	1820 <system_clock_source_enable+0x98>
    178c:	0080      	lsls	r0, r0, #2
    178e:	4b25      	ldr	r3, [pc, #148]	; (1824 <system_clock_source_enable+0x9c>)
    1790:	581b      	ldr	r3, [r3, r0]
    1792:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1794:	2000      	movs	r0, #0
    1796:	e044      	b.n	1822 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1798:	4b23      	ldr	r3, [pc, #140]	; (1828 <system_clock_source_enable+0xa0>)
    179a:	6a19      	ldr	r1, [r3, #32]
    179c:	2202      	movs	r2, #2
    179e:	430a      	orrs	r2, r1
    17a0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    17a2:	2000      	movs	r0, #0
    17a4:	e03d      	b.n	1822 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    17a6:	4b20      	ldr	r3, [pc, #128]	; (1828 <system_clock_source_enable+0xa0>)
    17a8:	6999      	ldr	r1, [r3, #24]
    17aa:	2202      	movs	r2, #2
    17ac:	430a      	orrs	r2, r1
    17ae:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17b0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    17b2:	e036      	b.n	1822 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    17b4:	4b1c      	ldr	r3, [pc, #112]	; (1828 <system_clock_source_enable+0xa0>)
    17b6:	8a19      	ldrh	r1, [r3, #16]
    17b8:	2202      	movs	r2, #2
    17ba:	430a      	orrs	r2, r1
    17bc:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17be:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    17c0:	e02f      	b.n	1822 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    17c2:	4b19      	ldr	r3, [pc, #100]	; (1828 <system_clock_source_enable+0xa0>)
    17c4:	8a99      	ldrh	r1, [r3, #20]
    17c6:	2202      	movs	r2, #2
    17c8:	430a      	orrs	r2, r1
    17ca:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17cc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    17ce:	e028      	b.n	1822 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    17d0:	4a16      	ldr	r2, [pc, #88]	; (182c <system_clock_source_enable+0xa4>)
    17d2:	6811      	ldr	r1, [r2, #0]
    17d4:	2302      	movs	r3, #2
    17d6:	4319      	orrs	r1, r3
    17d8:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    17da:	4a13      	ldr	r2, [pc, #76]	; (1828 <system_clock_source_enable+0xa0>)
    17dc:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    17de:	1c11      	adds	r1, r2, #0
    17e0:	2210      	movs	r2, #16
    17e2:	68cb      	ldr	r3, [r1, #12]
    17e4:	421a      	tst	r2, r3
    17e6:	d0fc      	beq.n	17e2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    17e8:	4a10      	ldr	r2, [pc, #64]	; (182c <system_clock_source_enable+0xa4>)
    17ea:	6891      	ldr	r1, [r2, #8]
    17ec:	4b0e      	ldr	r3, [pc, #56]	; (1828 <system_clock_source_enable+0xa0>)
    17ee:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    17f0:	6852      	ldr	r2, [r2, #4]
    17f2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    17f4:	2200      	movs	r2, #0
    17f6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    17f8:	1c19      	adds	r1, r3, #0
    17fa:	2210      	movs	r2, #16
    17fc:	68cb      	ldr	r3, [r1, #12]
    17fe:	421a      	tst	r2, r3
    1800:	d0fc      	beq.n	17fc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1802:	4b0a      	ldr	r3, [pc, #40]	; (182c <system_clock_source_enable+0xa4>)
    1804:	681a      	ldr	r2, [r3, #0]
    1806:	b292      	uxth	r2, r2
    1808:	4b07      	ldr	r3, [pc, #28]	; (1828 <system_clock_source_enable+0xa0>)
    180a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    180c:	2000      	movs	r0, #0
    180e:	e008      	b.n	1822 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1810:	4a05      	ldr	r2, [pc, #20]	; (1828 <system_clock_source_enable+0xa0>)
    1812:	2344      	movs	r3, #68	; 0x44
    1814:	5cd0      	ldrb	r0, [r2, r3]
    1816:	2102      	movs	r1, #2
    1818:	4301      	orrs	r1, r0
    181a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    181c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    181e:	e000      	b.n	1822 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1820:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1822:	4770      	bx	lr
    1824:	000081d4 	.word	0x000081d4
    1828:	40000800 	.word	0x40000800
    182c:	200000ec 	.word	0x200000ec

00001830 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1830:	b570      	push	{r4, r5, r6, lr}
    1832:	b08a      	sub	sp, #40	; 0x28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1834:	22c2      	movs	r2, #194	; 0xc2
    1836:	00d2      	lsls	r2, r2, #3
    1838:	4b32      	ldr	r3, [pc, #200]	; (1904 <system_clock_init+0xd4>)
    183a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    183c:	4b32      	ldr	r3, [pc, #200]	; (1908 <system_clock_init+0xd8>)
    183e:	685a      	ldr	r2, [r3, #4]
    1840:	211e      	movs	r1, #30
    1842:	438a      	bics	r2, r1
    1844:	2102      	movs	r1, #2
    1846:	430a      	orrs	r2, r1
    1848:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    184a:	2201      	movs	r2, #1
    184c:	ab01      	add	r3, sp, #4
    184e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1850:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1852:	4d2e      	ldr	r5, [pc, #184]	; (190c <system_clock_init+0xdc>)
    1854:	b2e0      	uxtb	r0, r4
    1856:	a901      	add	r1, sp, #4
    1858:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    185a:	3401      	adds	r4, #1
    185c:	2c25      	cmp	r4, #37	; 0x25
    185e:	d1f9      	bne.n	1854 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    1860:	ab05      	add	r3, sp, #20
    1862:	2100      	movs	r1, #0
    1864:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1866:	2200      	movs	r2, #0
    1868:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    186a:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    186c:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    186e:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    1870:	213f      	movs	r1, #63	; 0x3f
    1872:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    1874:	2106      	movs	r1, #6
    1876:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    1878:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    187a:	4b25      	ldr	r3, [pc, #148]	; (1910 <system_clock_init+0xe0>)
    187c:	681b      	ldr	r3, [r3, #0]
    187e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1880:	2b3f      	cmp	r3, #63	; 0x3f
    1882:	d100      	bne.n	1886 <system_clock_init+0x56>
		coarse = 0x1f;
    1884:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    1886:	a805      	add	r0, sp, #20
    1888:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    188a:	2307      	movs	r3, #7
    188c:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    188e:	233f      	movs	r3, #63	; 0x3f
    1890:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1892:	4b20      	ldr	r3, [pc, #128]	; (1914 <system_clock_init+0xe4>)
    1894:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1896:	a804      	add	r0, sp, #16
    1898:	2400      	movs	r4, #0
    189a:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    189c:	2601      	movs	r6, #1
    189e:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    18a0:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    18a2:	4b1d      	ldr	r3, [pc, #116]	; (1918 <system_clock_init+0xe8>)
    18a4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    18a6:	2006      	movs	r0, #6
    18a8:	4d1c      	ldr	r5, [pc, #112]	; (191c <system_clock_init+0xec>)
    18aa:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    18ac:	4b1c      	ldr	r3, [pc, #112]	; (1920 <system_clock_init+0xf0>)
    18ae:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18b0:	a901      	add	r1, sp, #4
    18b2:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
    18b4:	704c      	strb	r4, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    18b6:	2306      	movs	r3, #6
    18b8:	700b      	strb	r3, [r1, #0]
#endif
	config->run_in_standby     = false;
    18ba:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    18bc:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    18be:	2003      	movs	r0, #3
    18c0:	4b18      	ldr	r3, [pc, #96]	; (1924 <system_clock_init+0xf4>)
    18c2:	4798      	blx	r3
    18c4:	2003      	movs	r0, #3
    18c6:	4b18      	ldr	r3, [pc, #96]	; (1928 <system_clock_init+0xf8>)
    18c8:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    18ca:	2007      	movs	r0, #7
    18cc:	47a8      	blx	r5

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    18ce:	490d      	ldr	r1, [pc, #52]	; (1904 <system_clock_init+0xd4>)
    18d0:	2210      	movs	r2, #16
    18d2:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    18d4:	421a      	tst	r2, r3
    18d6:	d0fc      	beq.n	18d2 <system_clock_init+0xa2>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    18d8:	4a14      	ldr	r2, [pc, #80]	; (192c <system_clock_init+0xfc>)
    18da:	2300      	movs	r3, #0
    18dc:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    18de:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    18e0:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    18e2:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18e4:	a901      	add	r1, sp, #4
    18e6:	2201      	movs	r2, #1
    18e8:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    18ea:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    18ec:	2206      	movs	r2, #6
    18ee:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    18f0:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    18f2:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    18f4:	2000      	movs	r0, #0
    18f6:	4b0b      	ldr	r3, [pc, #44]	; (1924 <system_clock_init+0xf4>)
    18f8:	4798      	blx	r3
    18fa:	2000      	movs	r0, #0
    18fc:	4b0a      	ldr	r3, [pc, #40]	; (1928 <system_clock_init+0xf8>)
    18fe:	4798      	blx	r3
#endif
}
    1900:	b00a      	add	sp, #40	; 0x28
    1902:	bd70      	pop	{r4, r5, r6, pc}
    1904:	40000800 	.word	0x40000800
    1908:	41004000 	.word	0x41004000
    190c:	00001b65 	.word	0x00001b65
    1910:	00806024 	.word	0x00806024
    1914:	00001709 	.word	0x00001709
    1918:	000016cd 	.word	0x000016cd
    191c:	00001789 	.word	0x00001789
    1920:	00001931 	.word	0x00001931
    1924:	00001955 	.word	0x00001955
    1928:	00001a09 	.word	0x00001a09
    192c:	40000400 	.word	0x40000400

00001930 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1930:	4b06      	ldr	r3, [pc, #24]	; (194c <system_gclk_init+0x1c>)
    1932:	6999      	ldr	r1, [r3, #24]
    1934:	2208      	movs	r2, #8
    1936:	430a      	orrs	r2, r1
    1938:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    193a:	2201      	movs	r2, #1
    193c:	4b04      	ldr	r3, [pc, #16]	; (1950 <system_gclk_init+0x20>)
    193e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1940:	1c19      	adds	r1, r3, #0
    1942:	780b      	ldrb	r3, [r1, #0]
    1944:	4213      	tst	r3, r2
    1946:	d1fc      	bne.n	1942 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1948:	4770      	bx	lr
    194a:	46c0      	nop			; (mov r8, r8)
    194c:	40000400 	.word	0x40000400
    1950:	40000c00 	.word	0x40000c00

00001954 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1956:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1958:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    195a:	780d      	ldrb	r5, [r1, #0]
    195c:	022d      	lsls	r5, r5, #8
    195e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1960:	784b      	ldrb	r3, [r1, #1]
    1962:	2b00      	cmp	r3, #0
    1964:	d002      	beq.n	196c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1966:	2380      	movs	r3, #128	; 0x80
    1968:	02db      	lsls	r3, r3, #11
    196a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    196c:	7a4b      	ldrb	r3, [r1, #9]
    196e:	2b00      	cmp	r3, #0
    1970:	d002      	beq.n	1978 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1972:	2380      	movs	r3, #128	; 0x80
    1974:	031b      	lsls	r3, r3, #12
    1976:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1978:	684c      	ldr	r4, [r1, #4]
    197a:	2c01      	cmp	r4, #1
    197c:	d917      	bls.n	19ae <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    197e:	1e63      	subs	r3, r4, #1
    1980:	421c      	tst	r4, r3
    1982:	d10f      	bne.n	19a4 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1984:	2c02      	cmp	r4, #2
    1986:	d906      	bls.n	1996 <system_gclk_gen_set_config+0x42>
    1988:	2302      	movs	r3, #2
    198a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    198c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    198e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1990:	429c      	cmp	r4, r3
    1992:	d8fb      	bhi.n	198c <system_gclk_gen_set_config+0x38>
    1994:	e000      	b.n	1998 <system_gclk_gen_set_config+0x44>
    1996:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1998:	0217      	lsls	r7, r2, #8
    199a:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    199c:	2380      	movs	r3, #128	; 0x80
    199e:	035b      	lsls	r3, r3, #13
    19a0:	431d      	orrs	r5, r3
    19a2:	e004      	b.n	19ae <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    19a4:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    19a6:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    19a8:	2380      	movs	r3, #128	; 0x80
    19aa:	029b      	lsls	r3, r3, #10
    19ac:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    19ae:	7a0b      	ldrb	r3, [r1, #8]
    19b0:	2b00      	cmp	r3, #0
    19b2:	d002      	beq.n	19ba <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    19b4:	2380      	movs	r3, #128	; 0x80
    19b6:	039b      	lsls	r3, r3, #14
    19b8:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19ba:	4a0f      	ldr	r2, [pc, #60]	; (19f8 <system_gclk_gen_set_config+0xa4>)
    19bc:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    19be:	b25b      	sxtb	r3, r3
    19c0:	2b00      	cmp	r3, #0
    19c2:	dbfb      	blt.n	19bc <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19c4:	4b0d      	ldr	r3, [pc, #52]	; (19fc <system_gclk_gen_set_config+0xa8>)
    19c6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19c8:	4b0d      	ldr	r3, [pc, #52]	; (1a00 <system_gclk_gen_set_config+0xac>)
    19ca:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19cc:	4a0a      	ldr	r2, [pc, #40]	; (19f8 <system_gclk_gen_set_config+0xa4>)
    19ce:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19d0:	b25b      	sxtb	r3, r3
    19d2:	2b00      	cmp	r3, #0
    19d4:	dbfb      	blt.n	19ce <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19d6:	4b08      	ldr	r3, [pc, #32]	; (19f8 <system_gclk_gen_set_config+0xa4>)
    19d8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19da:	1c1a      	adds	r2, r3, #0
    19dc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    19de:	b25b      	sxtb	r3, r3
    19e0:	2b00      	cmp	r3, #0
    19e2:	dbfb      	blt.n	19dc <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    19e4:	4b04      	ldr	r3, [pc, #16]	; (19f8 <system_gclk_gen_set_config+0xa4>)
    19e6:	6859      	ldr	r1, [r3, #4]
    19e8:	2280      	movs	r2, #128	; 0x80
    19ea:	0252      	lsls	r2, r2, #9
    19ec:	400a      	ands	r2, r1
    19ee:	4315      	orrs	r5, r2
    19f0:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19f2:	4b04      	ldr	r3, [pc, #16]	; (1a04 <system_gclk_gen_set_config+0xb0>)
    19f4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19f8:	40000c00 	.word	0x40000c00
    19fc:	00001095 	.word	0x00001095
    1a00:	40000c08 	.word	0x40000c08
    1a04:	000010d5 	.word	0x000010d5

00001a08 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1a08:	b510      	push	{r4, lr}
    1a0a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a0c:	4a0b      	ldr	r2, [pc, #44]	; (1a3c <system_gclk_gen_enable+0x34>)
    1a0e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a10:	b25b      	sxtb	r3, r3
    1a12:	2b00      	cmp	r3, #0
    1a14:	dbfb      	blt.n	1a0e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a16:	4b0a      	ldr	r3, [pc, #40]	; (1a40 <system_gclk_gen_enable+0x38>)
    1a18:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a1a:	4b0a      	ldr	r3, [pc, #40]	; (1a44 <system_gclk_gen_enable+0x3c>)
    1a1c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a1e:	4a07      	ldr	r2, [pc, #28]	; (1a3c <system_gclk_gen_enable+0x34>)
    1a20:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a22:	b25b      	sxtb	r3, r3
    1a24:	2b00      	cmp	r3, #0
    1a26:	dbfb      	blt.n	1a20 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a28:	4b04      	ldr	r3, [pc, #16]	; (1a3c <system_gclk_gen_enable+0x34>)
    1a2a:	6859      	ldr	r1, [r3, #4]
    1a2c:	2280      	movs	r2, #128	; 0x80
    1a2e:	0252      	lsls	r2, r2, #9
    1a30:	430a      	orrs	r2, r1
    1a32:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a34:	4b04      	ldr	r3, [pc, #16]	; (1a48 <system_gclk_gen_enable+0x40>)
    1a36:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a38:	bd10      	pop	{r4, pc}
    1a3a:	46c0      	nop			; (mov r8, r8)
    1a3c:	40000c00 	.word	0x40000c00
    1a40:	00001095 	.word	0x00001095
    1a44:	40000c04 	.word	0x40000c04
    1a48:	000010d5 	.word	0x000010d5

00001a4c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a4c:	b570      	push	{r4, r5, r6, lr}
    1a4e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a50:	4a1a      	ldr	r2, [pc, #104]	; (1abc <system_gclk_gen_get_hz+0x70>)
    1a52:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a54:	b25b      	sxtb	r3, r3
    1a56:	2b00      	cmp	r3, #0
    1a58:	dbfb      	blt.n	1a52 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a5a:	4b19      	ldr	r3, [pc, #100]	; (1ac0 <system_gclk_gen_get_hz+0x74>)
    1a5c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a5e:	4b19      	ldr	r3, [pc, #100]	; (1ac4 <system_gclk_gen_get_hz+0x78>)
    1a60:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a62:	4a16      	ldr	r2, [pc, #88]	; (1abc <system_gclk_gen_get_hz+0x70>)
    1a64:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a66:	b25b      	sxtb	r3, r3
    1a68:	2b00      	cmp	r3, #0
    1a6a:	dbfb      	blt.n	1a64 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a6c:	4e13      	ldr	r6, [pc, #76]	; (1abc <system_gclk_gen_get_hz+0x70>)
    1a6e:	6870      	ldr	r0, [r6, #4]
    1a70:	04c0      	lsls	r0, r0, #19
    1a72:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a74:	4b14      	ldr	r3, [pc, #80]	; (1ac8 <system_gclk_gen_get_hz+0x7c>)
    1a76:	4798      	blx	r3
    1a78:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a7a:	4b12      	ldr	r3, [pc, #72]	; (1ac4 <system_gclk_gen_get_hz+0x78>)
    1a7c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a7e:	6876      	ldr	r6, [r6, #4]
    1a80:	02f6      	lsls	r6, r6, #11
    1a82:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a84:	4b11      	ldr	r3, [pc, #68]	; (1acc <system_gclk_gen_get_hz+0x80>)
    1a86:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a88:	4a0c      	ldr	r2, [pc, #48]	; (1abc <system_gclk_gen_get_hz+0x70>)
    1a8a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a8c:	b25b      	sxtb	r3, r3
    1a8e:	2b00      	cmp	r3, #0
    1a90:	dbfb      	blt.n	1a8a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a92:	4b0a      	ldr	r3, [pc, #40]	; (1abc <system_gclk_gen_get_hz+0x70>)
    1a94:	689c      	ldr	r4, [r3, #8]
    1a96:	0a24      	lsrs	r4, r4, #8
    1a98:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a9a:	4b0d      	ldr	r3, [pc, #52]	; (1ad0 <system_gclk_gen_get_hz+0x84>)
    1a9c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1a9e:	2e00      	cmp	r6, #0
    1aa0:	d107      	bne.n	1ab2 <system_gclk_gen_get_hz+0x66>
    1aa2:	2c01      	cmp	r4, #1
    1aa4:	d907      	bls.n	1ab6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1aa6:	1c28      	adds	r0, r5, #0
    1aa8:	1c21      	adds	r1, r4, #0
    1aaa:	4b0a      	ldr	r3, [pc, #40]	; (1ad4 <system_gclk_gen_get_hz+0x88>)
    1aac:	4798      	blx	r3
    1aae:	1c05      	adds	r5, r0, #0
    1ab0:	e001      	b.n	1ab6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1ab2:	3401      	adds	r4, #1
    1ab4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1ab6:	1c28      	adds	r0, r5, #0
    1ab8:	bd70      	pop	{r4, r5, r6, pc}
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	40000c00 	.word	0x40000c00
    1ac0:	00001095 	.word	0x00001095
    1ac4:	40000c04 	.word	0x40000c04
    1ac8:	0000163d 	.word	0x0000163d
    1acc:	40000c08 	.word	0x40000c08
    1ad0:	000010d5 	.word	0x000010d5
    1ad4:	00005259 	.word	0x00005259

00001ad8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1ad8:	b510      	push	{r4, lr}
    1ada:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1adc:	4b06      	ldr	r3, [pc, #24]	; (1af8 <system_gclk_chan_enable+0x20>)
    1ade:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ae0:	4b06      	ldr	r3, [pc, #24]	; (1afc <system_gclk_chan_enable+0x24>)
    1ae2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1ae4:	4b06      	ldr	r3, [pc, #24]	; (1b00 <system_gclk_chan_enable+0x28>)
    1ae6:	8859      	ldrh	r1, [r3, #2]
    1ae8:	2280      	movs	r2, #128	; 0x80
    1aea:	01d2      	lsls	r2, r2, #7
    1aec:	430a      	orrs	r2, r1
    1aee:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1af0:	4b04      	ldr	r3, [pc, #16]	; (1b04 <system_gclk_chan_enable+0x2c>)
    1af2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1af4:	bd10      	pop	{r4, pc}
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	00001095 	.word	0x00001095
    1afc:	40000c02 	.word	0x40000c02
    1b00:	40000c00 	.word	0x40000c00
    1b04:	000010d5 	.word	0x000010d5

00001b08 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1b08:	b510      	push	{r4, lr}
    1b0a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b0c:	4b0f      	ldr	r3, [pc, #60]	; (1b4c <system_gclk_chan_disable+0x44>)
    1b0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b10:	4b0f      	ldr	r3, [pc, #60]	; (1b50 <system_gclk_chan_disable+0x48>)
    1b12:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1b14:	4b0f      	ldr	r3, [pc, #60]	; (1b54 <system_gclk_chan_disable+0x4c>)
    1b16:	8858      	ldrh	r0, [r3, #2]
    1b18:	0500      	lsls	r0, r0, #20
    1b1a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1b1c:	8859      	ldrh	r1, [r3, #2]
    1b1e:	4a0e      	ldr	r2, [pc, #56]	; (1b58 <system_gclk_chan_disable+0x50>)
    1b20:	400a      	ands	r2, r1
    1b22:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1b24:	8859      	ldrh	r1, [r3, #2]
    1b26:	4a0d      	ldr	r2, [pc, #52]	; (1b5c <system_gclk_chan_disable+0x54>)
    1b28:	400a      	ands	r2, r1
    1b2a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b2c:	1c19      	adds	r1, r3, #0
    1b2e:	2280      	movs	r2, #128	; 0x80
    1b30:	01d2      	lsls	r2, r2, #7
    1b32:	884b      	ldrh	r3, [r1, #2]
    1b34:	4213      	tst	r3, r2
    1b36:	d1fc      	bne.n	1b32 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b38:	4b06      	ldr	r3, [pc, #24]	; (1b54 <system_gclk_chan_disable+0x4c>)
    1b3a:	0201      	lsls	r1, r0, #8
    1b3c:	8858      	ldrh	r0, [r3, #2]
    1b3e:	4a06      	ldr	r2, [pc, #24]	; (1b58 <system_gclk_chan_disable+0x50>)
    1b40:	4002      	ands	r2, r0
    1b42:	430a      	orrs	r2, r1
    1b44:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b46:	4b06      	ldr	r3, [pc, #24]	; (1b60 <system_gclk_chan_disable+0x58>)
    1b48:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b4a:	bd10      	pop	{r4, pc}
    1b4c:	00001095 	.word	0x00001095
    1b50:	40000c02 	.word	0x40000c02
    1b54:	40000c00 	.word	0x40000c00
    1b58:	fffff0ff 	.word	0xfffff0ff
    1b5c:	ffffbfff 	.word	0xffffbfff
    1b60:	000010d5 	.word	0x000010d5

00001b64 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b64:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b66:	780c      	ldrb	r4, [r1, #0]
    1b68:	0224      	lsls	r4, r4, #8
    1b6a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b6c:	4b02      	ldr	r3, [pc, #8]	; (1b78 <system_gclk_chan_set_config+0x14>)
    1b6e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b70:	b2a4      	uxth	r4, r4
    1b72:	4b02      	ldr	r3, [pc, #8]	; (1b7c <system_gclk_chan_set_config+0x18>)
    1b74:	805c      	strh	r4, [r3, #2]
}
    1b76:	bd10      	pop	{r4, pc}
    1b78:	00001b09 	.word	0x00001b09
    1b7c:	40000c00 	.word	0x40000c00

00001b80 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b80:	b510      	push	{r4, lr}
    1b82:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b84:	4b06      	ldr	r3, [pc, #24]	; (1ba0 <system_gclk_chan_get_hz+0x20>)
    1b86:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b88:	4b06      	ldr	r3, [pc, #24]	; (1ba4 <system_gclk_chan_get_hz+0x24>)
    1b8a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b8c:	4b06      	ldr	r3, [pc, #24]	; (1ba8 <system_gclk_chan_get_hz+0x28>)
    1b8e:	885c      	ldrh	r4, [r3, #2]
    1b90:	0524      	lsls	r4, r4, #20
    1b92:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b94:	4b05      	ldr	r3, [pc, #20]	; (1bac <system_gclk_chan_get_hz+0x2c>)
    1b96:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1b98:	1c20      	adds	r0, r4, #0
    1b9a:	4b05      	ldr	r3, [pc, #20]	; (1bb0 <system_gclk_chan_get_hz+0x30>)
    1b9c:	4798      	blx	r3
}
    1b9e:	bd10      	pop	{r4, pc}
    1ba0:	00001095 	.word	0x00001095
    1ba4:	40000c02 	.word	0x40000c02
    1ba8:	40000c00 	.word	0x40000c00
    1bac:	000010d5 	.word	0x000010d5
    1bb0:	00001a4d 	.word	0x00001a4d

00001bb4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1bb4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1bb6:	78d3      	ldrb	r3, [r2, #3]
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d11e      	bne.n	1bfa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1bbc:	7813      	ldrb	r3, [r2, #0]
    1bbe:	2b80      	cmp	r3, #128	; 0x80
    1bc0:	d004      	beq.n	1bcc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1bc2:	061b      	lsls	r3, r3, #24
    1bc4:	2480      	movs	r4, #128	; 0x80
    1bc6:	0264      	lsls	r4, r4, #9
    1bc8:	4323      	orrs	r3, r4
    1bca:	e000      	b.n	1bce <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1bcc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1bce:	7854      	ldrb	r4, [r2, #1]
    1bd0:	2502      	movs	r5, #2
    1bd2:	43ac      	bics	r4, r5
    1bd4:	d10a      	bne.n	1bec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1bd6:	7894      	ldrb	r4, [r2, #2]
    1bd8:	2c00      	cmp	r4, #0
    1bda:	d103      	bne.n	1be4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1bdc:	2480      	movs	r4, #128	; 0x80
    1bde:	02a4      	lsls	r4, r4, #10
    1be0:	4323      	orrs	r3, r4
    1be2:	e002      	b.n	1bea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1be4:	24c0      	movs	r4, #192	; 0xc0
    1be6:	02e4      	lsls	r4, r4, #11
    1be8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1bea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1bec:	7854      	ldrb	r4, [r2, #1]
    1bee:	3c01      	subs	r4, #1
    1bf0:	2c01      	cmp	r4, #1
    1bf2:	d804      	bhi.n	1bfe <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1bf4:	4c11      	ldr	r4, [pc, #68]	; (1c3c <_system_pinmux_config+0x88>)
    1bf6:	4023      	ands	r3, r4
    1bf8:	e001      	b.n	1bfe <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1bfa:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1bfc:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1bfe:	040d      	lsls	r5, r1, #16
    1c00:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c02:	24a0      	movs	r4, #160	; 0xa0
    1c04:	05e4      	lsls	r4, r4, #23
    1c06:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c08:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c0a:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1c0c:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c0e:	24d0      	movs	r4, #208	; 0xd0
    1c10:	0624      	lsls	r4, r4, #24
    1c12:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c14:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c16:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c18:	78d4      	ldrb	r4, [r2, #3]
    1c1a:	2c00      	cmp	r4, #0
    1c1c:	d10c      	bne.n	1c38 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c1e:	035c      	lsls	r4, r3, #13
    1c20:	d505      	bpl.n	1c2e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c22:	7893      	ldrb	r3, [r2, #2]
    1c24:	2b01      	cmp	r3, #1
    1c26:	d101      	bne.n	1c2c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1c28:	6181      	str	r1, [r0, #24]
    1c2a:	e000      	b.n	1c2e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1c2c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c2e:	7853      	ldrb	r3, [r2, #1]
    1c30:	3b01      	subs	r3, #1
    1c32:	2b01      	cmp	r3, #1
    1c34:	d800      	bhi.n	1c38 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1c36:	6081      	str	r1, [r0, #8]
		}
	}
}
    1c38:	bd30      	pop	{r4, r5, pc}
    1c3a:	46c0      	nop			; (mov r8, r8)
    1c3c:	fffbffff 	.word	0xfffbffff

00001c40 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c40:	b508      	push	{r3, lr}
    1c42:	1c03      	adds	r3, r0, #0
    1c44:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c46:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c48:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c4a:	2900      	cmp	r1, #0
    1c4c:	d103      	bne.n	1c56 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1c4e:	0958      	lsrs	r0, r3, #5
    1c50:	01c0      	lsls	r0, r0, #7
    1c52:	4904      	ldr	r1, [pc, #16]	; (1c64 <system_pinmux_pin_set_config+0x24>)
    1c54:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1c56:	211f      	movs	r1, #31
    1c58:	400b      	ands	r3, r1
    1c5a:	2101      	movs	r1, #1
    1c5c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1c5e:	4b02      	ldr	r3, [pc, #8]	; (1c68 <system_pinmux_pin_set_config+0x28>)
    1c60:	4798      	blx	r3
}
    1c62:	bd08      	pop	{r3, pc}
    1c64:	41004400 	.word	0x41004400
    1c68:	00001bb5 	.word	0x00001bb5

00001c6c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c6c:	4770      	bx	lr
    1c6e:	46c0      	nop			; (mov r8, r8)

00001c70 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c70:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c72:	4b05      	ldr	r3, [pc, #20]	; (1c88 <system_init+0x18>)
    1c74:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c76:	4b05      	ldr	r3, [pc, #20]	; (1c8c <system_init+0x1c>)
    1c78:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1c7a:	4b05      	ldr	r3, [pc, #20]	; (1c90 <system_init+0x20>)
    1c7c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1c7e:	4b05      	ldr	r3, [pc, #20]	; (1c94 <system_init+0x24>)
    1c80:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1c82:	4b05      	ldr	r3, [pc, #20]	; (1c98 <system_init+0x28>)
    1c84:	4798      	blx	r3
}
    1c86:	bd08      	pop	{r3, pc}
    1c88:	00001831 	.word	0x00001831
    1c8c:	00001091 	.word	0x00001091
    1c90:	00001c6d 	.word	0x00001c6d
    1c94:	00001c6d 	.word	0x00001c6d
    1c98:	00001c6d 	.word	0x00001c6d

00001c9c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1c9c:	b570      	push	{r4, r5, r6, lr}
    1c9e:	b084      	sub	sp, #16
    1ca0:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1ca2:	ab01      	add	r3, sp, #4
    1ca4:	4a0a      	ldr	r2, [pc, #40]	; (1cd0 <_tc_get_inst_index+0x34>)
    1ca6:	ca70      	ldmia	r2!, {r4, r5, r6}
    1ca8:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1caa:	9b01      	ldr	r3, [sp, #4]
    1cac:	4283      	cmp	r3, r0
    1cae:	d00a      	beq.n	1cc6 <_tc_get_inst_index+0x2a>
    1cb0:	9c02      	ldr	r4, [sp, #8]
    1cb2:	4284      	cmp	r4, r0
    1cb4:	d005      	beq.n	1cc2 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1cb6:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1cb8:	9d03      	ldr	r5, [sp, #12]
    1cba:	428d      	cmp	r5, r1
    1cbc:	d105      	bne.n	1cca <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1cbe:	2002      	movs	r0, #2
    1cc0:	e002      	b.n	1cc8 <_tc_get_inst_index+0x2c>
    1cc2:	2001      	movs	r0, #1
    1cc4:	e000      	b.n	1cc8 <_tc_get_inst_index+0x2c>
    1cc6:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1cc8:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1cca:	b004      	add	sp, #16
    1ccc:	bd70      	pop	{r4, r5, r6, pc}
    1cce:	46c0      	nop			; (mov r8, r8)
    1cd0:	000081f8 	.word	0x000081f8

00001cd4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cd6:	464f      	mov	r7, r9
    1cd8:	4646      	mov	r6, r8
    1cda:	b4c0      	push	{r6, r7}
    1cdc:	b087      	sub	sp, #28
    1cde:	1c04      	adds	r4, r0, #0
    1ce0:	1c0d      	adds	r5, r1, #0
    1ce2:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1ce4:	1c08      	adds	r0, r1, #0
    1ce6:	4b90      	ldr	r3, [pc, #576]	; (1f28 <tc_init+0x254>)
    1ce8:	4798      	blx	r3
    1cea:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1cec:	4f8f      	ldr	r7, [pc, #572]	; (1f2c <tc_init+0x258>)
    1cee:	1c39      	adds	r1, r7, #0
    1cf0:	310c      	adds	r1, #12
    1cf2:	a805      	add	r0, sp, #20
    1cf4:	2203      	movs	r2, #3
    1cf6:	4e8e      	ldr	r6, [pc, #568]	; (1f30 <tc_init+0x25c>)
    1cf8:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1cfa:	1c39      	adds	r1, r7, #0
    1cfc:	3110      	adds	r1, #16
    1cfe:	a803      	add	r0, sp, #12
    1d00:	2206      	movs	r2, #6
    1d02:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1d04:	2300      	movs	r3, #0
    1d06:	60a3      	str	r3, [r4, #8]
    1d08:	60e3      	str	r3, [r4, #12]
    1d0a:	6123      	str	r3, [r4, #16]
    1d0c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1d0e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1d10:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1d12:	4648      	mov	r0, r9
    1d14:	0082      	lsls	r2, r0, #2
    1d16:	4b87      	ldr	r3, [pc, #540]	; (1f34 <tc_init+0x260>)
    1d18:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1d1a:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d1c:	4641      	mov	r1, r8
    1d1e:	788b      	ldrb	r3, [r1, #2]
    1d20:	2b08      	cmp	r3, #8
    1d22:	d104      	bne.n	1d2e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1d24:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d26:	464a      	mov	r2, r9
    1d28:	07d2      	lsls	r2, r2, #31
    1d2a:	d400      	bmi.n	1d2e <tc_init+0x5a>
    1d2c:	e0f6      	b.n	1f1c <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1d2e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d30:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1d32:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d34:	07d9      	lsls	r1, r3, #31
    1d36:	d500      	bpl.n	1d3a <tc_init+0x66>
    1d38:	e0f0      	b.n	1f1c <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d3a:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1d3c:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d3e:	06da      	lsls	r2, r3, #27
    1d40:	d500      	bpl.n	1d44 <tc_init+0x70>
    1d42:	e0eb      	b.n	1f1c <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1d44:	882b      	ldrh	r3, [r5, #0]
    1d46:	0799      	lsls	r1, r3, #30
    1d48:	d500      	bpl.n	1d4c <tc_init+0x78>
    1d4a:	e0e7      	b.n	1f1c <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1d4c:	4642      	mov	r2, r8
    1d4e:	7c13      	ldrb	r3, [r2, #16]
    1d50:	2b00      	cmp	r3, #0
    1d52:	d00c      	beq.n	1d6e <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d54:	a902      	add	r1, sp, #8
    1d56:	2301      	movs	r3, #1
    1d58:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1d5a:	2200      	movs	r2, #0
    1d5c:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1d5e:	4640      	mov	r0, r8
    1d60:	6980      	ldr	r0, [r0, #24]
    1d62:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d64:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d66:	4642      	mov	r2, r8
    1d68:	7d10      	ldrb	r0, [r2, #20]
    1d6a:	4b73      	ldr	r3, [pc, #460]	; (1f38 <tc_init+0x264>)
    1d6c:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1d6e:	4640      	mov	r0, r8
    1d70:	7f03      	ldrb	r3, [r0, #28]
    1d72:	2b00      	cmp	r3, #0
    1d74:	d00b      	beq.n	1d8e <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d76:	a902      	add	r1, sp, #8
    1d78:	2301      	movs	r3, #1
    1d7a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1d7c:	2200      	movs	r2, #0
    1d7e:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d80:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1d82:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d84:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d86:	6a03      	ldr	r3, [r0, #32]
    1d88:	b2d8      	uxtb	r0, r3
    1d8a:	4b6b      	ldr	r3, [pc, #428]	; (1f38 <tc_init+0x264>)
    1d8c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1d8e:	4b6b      	ldr	r3, [pc, #428]	; (1f3c <tc_init+0x268>)
    1d90:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1d92:	4648      	mov	r0, r9
    1d94:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d96:	a803      	add	r0, sp, #12
    1d98:	5a12      	ldrh	r2, [r2, r0]
    1d9a:	430a      	orrs	r2, r1
    1d9c:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1d9e:	4641      	mov	r1, r8
    1da0:	788b      	ldrb	r3, [r1, #2]
    1da2:	2b08      	cmp	r3, #8
    1da4:	d108      	bne.n	1db8 <tc_init+0xe4>
    1da6:	4b65      	ldr	r3, [pc, #404]	; (1f3c <tc_init+0x268>)
    1da8:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1daa:	4648      	mov	r0, r9
    1dac:	3001      	adds	r0, #1
    1dae:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1db0:	a903      	add	r1, sp, #12
    1db2:	5a41      	ldrh	r1, [r0, r1]
    1db4:	430a      	orrs	r2, r1
    1db6:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1db8:	a901      	add	r1, sp, #4
    1dba:	4642      	mov	r2, r8
    1dbc:	7813      	ldrb	r3, [r2, #0]
    1dbe:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1dc0:	ab05      	add	r3, sp, #20
    1dc2:	4648      	mov	r0, r9
    1dc4:	5c1e      	ldrb	r6, [r3, r0]
    1dc6:	1c30      	adds	r0, r6, #0
    1dc8:	4b5d      	ldr	r3, [pc, #372]	; (1f40 <tc_init+0x26c>)
    1dca:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1dcc:	1c30      	adds	r0, r6, #0
    1dce:	4b5d      	ldr	r3, [pc, #372]	; (1f44 <tc_init+0x270>)
    1dd0:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1dd2:	4641      	mov	r1, r8
    1dd4:	8888      	ldrh	r0, [r1, #4]
    1dd6:	890b      	ldrh	r3, [r1, #8]
    1dd8:	4303      	orrs	r3, r0
    1dda:	7988      	ldrb	r0, [r1, #6]
    1ddc:	788a      	ldrb	r2, [r1, #2]
    1dde:	4310      	orrs	r0, r2
    1de0:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1de2:	784b      	ldrb	r3, [r1, #1]
    1de4:	2b00      	cmp	r3, #0
    1de6:	d002      	beq.n	1dee <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1de8:	2380      	movs	r3, #128	; 0x80
    1dea:	011b      	lsls	r3, r3, #4
    1dec:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1dee:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1df0:	227f      	movs	r2, #127	; 0x7f
    1df2:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1df4:	4393      	bics	r3, r2
    1df6:	d1fc      	bne.n	1df2 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1df8:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1dfa:	4642      	mov	r2, r8
    1dfc:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    1dfe:	1e43      	subs	r3, r0, #1
    1e00:	4198      	sbcs	r0, r3
    1e02:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1e04:	7b93      	ldrb	r3, [r2, #14]
    1e06:	2b00      	cmp	r3, #0
    1e08:	d001      	beq.n	1e0e <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1e0a:	2301      	movs	r3, #1
    1e0c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e0e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e10:	227f      	movs	r2, #127	; 0x7f
    1e12:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1e14:	4393      	bics	r3, r2
    1e16:	d1fc      	bne.n	1e12 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1e18:	23ff      	movs	r3, #255	; 0xff
    1e1a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1e1c:	2800      	cmp	r0, #0
    1e1e:	d005      	beq.n	1e2c <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e20:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e22:	227f      	movs	r2, #127	; 0x7f
    1e24:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1e26:	4393      	bics	r3, r2
    1e28:	d1fc      	bne.n	1e24 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1e2a:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1e2c:	4643      	mov	r3, r8
    1e2e:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1e30:	7adb      	ldrb	r3, [r3, #11]
    1e32:	2b00      	cmp	r3, #0
    1e34:	d001      	beq.n	1e3a <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e36:	2310      	movs	r3, #16
    1e38:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1e3a:	4641      	mov	r1, r8
    1e3c:	7b0b      	ldrb	r3, [r1, #12]
    1e3e:	2b00      	cmp	r3, #0
    1e40:	d001      	beq.n	1e46 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e42:	2320      	movs	r3, #32
    1e44:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e46:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e48:	227f      	movs	r2, #127	; 0x7f
    1e4a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e4c:	4393      	bics	r3, r2
    1e4e:	d1fc      	bne.n	1e4a <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1e50:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e52:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e54:	217f      	movs	r1, #127	; 0x7f
    1e56:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e58:	438b      	bics	r3, r1
    1e5a:	d1fc      	bne.n	1e56 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1e5c:	7923      	ldrb	r3, [r4, #4]
    1e5e:	2b04      	cmp	r3, #4
    1e60:	d005      	beq.n	1e6e <tc_init+0x19a>
    1e62:	2b08      	cmp	r3, #8
    1e64:	d041      	beq.n	1eea <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1e66:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1e68:	2b00      	cmp	r3, #0
    1e6a:	d157      	bne.n	1f1c <tc_init+0x248>
    1e6c:	e024      	b.n	1eb8 <tc_init+0x1e4>
    1e6e:	217f      	movs	r1, #127	; 0x7f
    1e70:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1e72:	438b      	bics	r3, r1
    1e74:	d1fc      	bne.n	1e70 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1e76:	2328      	movs	r3, #40	; 0x28
    1e78:	4642      	mov	r2, r8
    1e7a:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1e7c:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e7e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e80:	227f      	movs	r2, #127	; 0x7f
    1e82:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1e84:	4393      	bics	r3, r2
    1e86:	d1fc      	bne.n	1e82 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1e88:	2329      	movs	r3, #41	; 0x29
    1e8a:	4640      	mov	r0, r8
    1e8c:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1e8e:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e90:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e92:	227f      	movs	r2, #127	; 0x7f
    1e94:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1e96:	4393      	bics	r3, r2
    1e98:	d1fc      	bne.n	1e94 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1e9a:	232a      	movs	r3, #42	; 0x2a
    1e9c:	4641      	mov	r1, r8
    1e9e:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1ea0:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ea2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ea4:	227f      	movs	r2, #127	; 0x7f
    1ea6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1ea8:	4393      	bics	r3, r2
    1eaa:	d1fc      	bne.n	1ea6 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1eac:	232b      	movs	r3, #43	; 0x2b
    1eae:	4642      	mov	r2, r8
    1eb0:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1eb2:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1eb4:	2000      	movs	r0, #0
    1eb6:	e031      	b.n	1f1c <tc_init+0x248>
    1eb8:	217f      	movs	r1, #127	; 0x7f
    1eba:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1ebc:	438b      	bics	r3, r1
    1ebe:	d1fc      	bne.n	1eba <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1ec0:	4640      	mov	r0, r8
    1ec2:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1ec4:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ec6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ec8:	227f      	movs	r2, #127	; 0x7f
    1eca:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1ecc:	4393      	bics	r3, r2
    1ece:	d1fc      	bne.n	1eca <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1ed0:	4641      	mov	r1, r8
    1ed2:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1ed4:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ed6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ed8:	227f      	movs	r2, #127	; 0x7f
    1eda:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1edc:	4393      	bics	r3, r2
    1ede:	d1fc      	bne.n	1eda <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1ee0:	4642      	mov	r2, r8
    1ee2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1ee4:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1ee6:	2000      	movs	r0, #0
    1ee8:	e018      	b.n	1f1c <tc_init+0x248>
    1eea:	217f      	movs	r1, #127	; 0x7f
    1eec:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1eee:	438b      	bics	r3, r1
    1ef0:	d1fc      	bne.n	1eec <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1ef2:	4643      	mov	r3, r8
    1ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1ef6:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ef8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1efa:	227f      	movs	r2, #127	; 0x7f
    1efc:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1efe:	4393      	bics	r3, r2
    1f00:	d1fc      	bne.n	1efc <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1f02:	4640      	mov	r0, r8
    1f04:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1f06:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f08:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f0a:	227f      	movs	r2, #127	; 0x7f
    1f0c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f0e:	4393      	bics	r3, r2
    1f10:	d1fc      	bne.n	1f0c <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1f12:	4641      	mov	r1, r8
    1f14:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1f16:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1f18:	2000      	movs	r0, #0
    1f1a:	e7ff      	b.n	1f1c <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1f1c:	b007      	add	sp, #28
    1f1e:	bc0c      	pop	{r2, r3}
    1f20:	4690      	mov	r8, r2
    1f22:	4699      	mov	r9, r3
    1f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f26:	46c0      	nop			; (mov r8, r8)
    1f28:	00001c9d 	.word	0x00001c9d
    1f2c:	000081f8 	.word	0x000081f8
    1f30:	00002a5d 	.word	0x00002a5d
    1f34:	20000130 	.word	0x20000130
    1f38:	00001c41 	.word	0x00001c41
    1f3c:	40000400 	.word	0x40000400
    1f40:	00001b65 	.word	0x00001b65
    1f44:	00001ad9 	.word	0x00001ad9

00001f48 <tc_set_top_value>:
 *                                module instance is invalid.
 */
enum status_code tc_set_top_value (
		const struct tc_module *const module_inst,
		const uint32_t top_value)
{
    1f48:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(top_value);

	Tc *const tc_module = module_inst->hw;
    1f4a:	6802      	ldr	r2, [r0, #0]
    1f4c:	247f      	movs	r4, #127	; 0x7f
    1f4e:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1f50:	43a3      	bics	r3, r4
    1f52:	d1fc      	bne.n	1f4e <tc_set_top_value+0x6>
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    1f54:	7903      	ldrb	r3, [r0, #4]
    1f56:	2b04      	cmp	r3, #4
    1f58:	d005      	beq.n	1f66 <tc_set_top_value+0x1e>
    1f5a:	2b08      	cmp	r3, #8
    1f5c:	d00b      	beq.n	1f76 <tc_set_top_value+0x2e>
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
			return STATUS_OK;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1f5e:	2017      	movs	r0, #23

	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    1f60:	2b00      	cmp	r3, #0
    1f62:	d10b      	bne.n	1f7c <tc_set_top_value+0x34>
    1f64:	e003      	b.n	1f6e <tc_set_top_value+0x26>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.PER.reg    = (uint8_t)top_value;
    1f66:	b2c9      	uxtb	r1, r1
    1f68:	7511      	strb	r1, [r2, #20]
			return STATUS_OK;
    1f6a:	2000      	movs	r0, #0
    1f6c:	e006      	b.n	1f7c <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.CC[0].reg = (uint16_t)top_value;
    1f6e:	b289      	uxth	r1, r1
    1f70:	8311      	strh	r1, [r2, #24]
			return STATUS_OK;
    1f72:	2000      	movs	r0, #0
    1f74:	e002      	b.n	1f7c <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
    1f76:	6191      	str	r1, [r2, #24]
			return STATUS_OK;
    1f78:	2000      	movs	r0, #0
    1f7a:	e7ff      	b.n	1f7c <tc_set_top_value+0x34>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
}
    1f7c:	bd10      	pop	{r4, pc}
    1f7e:	46c0      	nop			; (mov r8, r8)

00001f80 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1f80:	1c93      	adds	r3, r2, #2
    1f82:	009b      	lsls	r3, r3, #2
    1f84:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1f86:	2a02      	cmp	r2, #2
    1f88:	d104      	bne.n	1f94 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1f8a:	7e02      	ldrb	r2, [r0, #24]
    1f8c:	2310      	movs	r3, #16
    1f8e:	4313      	orrs	r3, r2
    1f90:	7603      	strb	r3, [r0, #24]
    1f92:	e00c      	b.n	1fae <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1f94:	2a03      	cmp	r2, #3
    1f96:	d104      	bne.n	1fa2 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1f98:	7e02      	ldrb	r2, [r0, #24]
    1f9a:	2320      	movs	r3, #32
    1f9c:	4313      	orrs	r3, r2
    1f9e:	7603      	strb	r3, [r0, #24]
    1fa0:	e005      	b.n	1fae <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1fa2:	2301      	movs	r3, #1
    1fa4:	4093      	lsls	r3, r2
    1fa6:	1c1a      	adds	r2, r3, #0
    1fa8:	7e03      	ldrb	r3, [r0, #24]
    1faa:	431a      	orrs	r2, r3
    1fac:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1fae:	2000      	movs	r0, #0
    1fb0:	4770      	bx	lr
    1fb2:	46c0      	nop			; (mov r8, r8)

00001fb4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1fb4:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1fb6:	0080      	lsls	r0, r0, #2
    1fb8:	4b14      	ldr	r3, [pc, #80]	; (200c <STACK_SIZE+0xc>)
    1fba:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1fbc:	6822      	ldr	r2, [r4, #0]
    1fbe:	7b95      	ldrb	r5, [r2, #14]
    1fc0:	7e23      	ldrb	r3, [r4, #24]
    1fc2:	401d      	ands	r5, r3
    1fc4:	7e63      	ldrb	r3, [r4, #25]
    1fc6:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1fc8:	07eb      	lsls	r3, r5, #31
    1fca:	d505      	bpl.n	1fd8 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1fcc:	1c20      	adds	r0, r4, #0
    1fce:	68a2      	ldr	r2, [r4, #8]
    1fd0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1fd2:	2301      	movs	r3, #1
    1fd4:	6822      	ldr	r2, [r4, #0]
    1fd6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1fd8:	07ab      	lsls	r3, r5, #30
    1fda:	d505      	bpl.n	1fe8 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1fdc:	1c20      	adds	r0, r4, #0
    1fde:	68e2      	ldr	r2, [r4, #12]
    1fe0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1fe2:	2302      	movs	r3, #2
    1fe4:	6822      	ldr	r2, [r4, #0]
    1fe6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1fe8:	06eb      	lsls	r3, r5, #27
    1fea:	d505      	bpl.n	1ff8 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1fec:	1c20      	adds	r0, r4, #0
    1fee:	6922      	ldr	r2, [r4, #16]
    1ff0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1ff2:	2310      	movs	r3, #16
    1ff4:	6822      	ldr	r2, [r4, #0]
    1ff6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1ff8:	06ab      	lsls	r3, r5, #26
    1ffa:	d505      	bpl.n	2008 <STACK_SIZE+0x8>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1ffc:	1c20      	adds	r0, r4, #0
    1ffe:	6962      	ldr	r2, [r4, #20]
    2000:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2002:	6823      	ldr	r3, [r4, #0]
    2004:	2220      	movs	r2, #32
    2006:	739a      	strb	r2, [r3, #14]
	}
}
    2008:	bd38      	pop	{r3, r4, r5, pc}
    200a:	46c0      	nop			; (mov r8, r8)
    200c:	20000130 	.word	0x20000130

00002010 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2010:	b508      	push	{r3, lr}
    2012:	2000      	movs	r0, #0
    2014:	4b01      	ldr	r3, [pc, #4]	; (201c <TC3_Handler+0xc>)
    2016:	4798      	blx	r3
    2018:	bd08      	pop	{r3, pc}
    201a:	46c0      	nop			; (mov r8, r8)
    201c:	00001fb5 	.word	0x00001fb5

00002020 <TC4_Handler>:
    2020:	b508      	push	{r3, lr}
    2022:	2001      	movs	r0, #1
    2024:	4b01      	ldr	r3, [pc, #4]	; (202c <TC4_Handler+0xc>)
    2026:	4798      	blx	r3
    2028:	bd08      	pop	{r3, pc}
    202a:	46c0      	nop			; (mov r8, r8)
    202c:	00001fb5 	.word	0x00001fb5

00002030 <TC5_Handler>:
    2030:	b508      	push	{r3, lr}
    2032:	2002      	movs	r0, #2
    2034:	4b01      	ldr	r3, [pc, #4]	; (203c <TC5_Handler+0xc>)
    2036:	4798      	blx	r3
    2038:	bd08      	pop	{r3, pc}
    203a:	46c0      	nop			; (mov r8, r8)
    203c:	00001fb5 	.word	0x00001fb5

00002040 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2040:	e7fe      	b.n	2040 <Dummy_Handler>
    2042:	46c0      	nop			; (mov r8, r8)

00002044 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2044:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2046:	4b2c      	ldr	r3, [pc, #176]	; (20f8 <Reset_Handler+0xb4>)
    2048:	4a2c      	ldr	r2, [pc, #176]	; (20fc <Reset_Handler+0xb8>)
    204a:	429a      	cmp	r2, r3
    204c:	d003      	beq.n	2056 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    204e:	4b2c      	ldr	r3, [pc, #176]	; (2100 <Reset_Handler+0xbc>)
    2050:	4a29      	ldr	r2, [pc, #164]	; (20f8 <Reset_Handler+0xb4>)
    2052:	429a      	cmp	r2, r3
    2054:	d304      	bcc.n	2060 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2056:	4b2b      	ldr	r3, [pc, #172]	; (2104 <Reset_Handler+0xc0>)
    2058:	4a2b      	ldr	r2, [pc, #172]	; (2108 <Reset_Handler+0xc4>)
    205a:	429a      	cmp	r2, r3
    205c:	d310      	bcc.n	2080 <Reset_Handler+0x3c>
    205e:	e01b      	b.n	2098 <Reset_Handler+0x54>
    2060:	4b2a      	ldr	r3, [pc, #168]	; (210c <Reset_Handler+0xc8>)
    2062:	4827      	ldr	r0, [pc, #156]	; (2100 <Reset_Handler+0xbc>)
    2064:	3003      	adds	r0, #3
    2066:	1ac0      	subs	r0, r0, r3
    2068:	0880      	lsrs	r0, r0, #2
    206a:	3001      	adds	r0, #1
    206c:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    206e:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2070:	4921      	ldr	r1, [pc, #132]	; (20f8 <Reset_Handler+0xb4>)
    2072:	4a22      	ldr	r2, [pc, #136]	; (20fc <Reset_Handler+0xb8>)
    2074:	58d4      	ldr	r4, [r2, r3]
    2076:	50cc      	str	r4, [r1, r3]
    2078:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    207a:	4283      	cmp	r3, r0
    207c:	d1fa      	bne.n	2074 <Reset_Handler+0x30>
    207e:	e7ea      	b.n	2056 <Reset_Handler+0x12>
    2080:	4b21      	ldr	r3, [pc, #132]	; (2108 <Reset_Handler+0xc4>)
    2082:	1d1a      	adds	r2, r3, #4
    2084:	491f      	ldr	r1, [pc, #124]	; (2104 <Reset_Handler+0xc0>)
    2086:	3103      	adds	r1, #3
    2088:	1a89      	subs	r1, r1, r2
    208a:	0889      	lsrs	r1, r1, #2
    208c:	0089      	lsls	r1, r1, #2
    208e:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2090:	2100      	movs	r1, #0
    2092:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2094:	4293      	cmp	r3, r2
    2096:	d1fc      	bne.n	2092 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2098:	4b1d      	ldr	r3, [pc, #116]	; (2110 <Reset_Handler+0xcc>)
    209a:	21ff      	movs	r1, #255	; 0xff
    209c:	4a1d      	ldr	r2, [pc, #116]	; (2114 <Reset_Handler+0xd0>)
    209e:	438a      	bics	r2, r1
    20a0:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    20a2:	2102      	movs	r1, #2
    20a4:	2390      	movs	r3, #144	; 0x90
    20a6:	005b      	lsls	r3, r3, #1
    20a8:	4a1b      	ldr	r2, [pc, #108]	; (2118 <Reset_Handler+0xd4>)
    20aa:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    20ac:	4b1b      	ldr	r3, [pc, #108]	; (211c <Reset_Handler+0xd8>)
    20ae:	78d8      	ldrb	r0, [r3, #3]
    20b0:	2103      	movs	r1, #3
    20b2:	4388      	bics	r0, r1
    20b4:	2202      	movs	r2, #2
    20b6:	4310      	orrs	r0, r2
    20b8:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    20ba:	78dd      	ldrb	r5, [r3, #3]
    20bc:	240c      	movs	r4, #12
    20be:	43a5      	bics	r5, r4
    20c0:	2008      	movs	r0, #8
    20c2:	4305      	orrs	r5, r0
    20c4:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    20c6:	4b16      	ldr	r3, [pc, #88]	; (2120 <Reset_Handler+0xdc>)
    20c8:	7b9e      	ldrb	r6, [r3, #14]
    20ca:	2530      	movs	r5, #48	; 0x30
    20cc:	43ae      	bics	r6, r5
    20ce:	2520      	movs	r5, #32
    20d0:	4335      	orrs	r5, r6
    20d2:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    20d4:	7b9d      	ldrb	r5, [r3, #14]
    20d6:	43a5      	bics	r5, r4
    20d8:	4328      	orrs	r0, r5
    20da:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    20dc:	7b98      	ldrb	r0, [r3, #14]
    20de:	4388      	bics	r0, r1
    20e0:	4302      	orrs	r2, r0
    20e2:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    20e4:	4b0f      	ldr	r3, [pc, #60]	; (2124 <Reset_Handler+0xe0>)
    20e6:	6859      	ldr	r1, [r3, #4]
    20e8:	2280      	movs	r2, #128	; 0x80
    20ea:	430a      	orrs	r2, r1
    20ec:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    20ee:	4b0e      	ldr	r3, [pc, #56]	; (2128 <Reset_Handler+0xe4>)
    20f0:	4798      	blx	r3

        /* Branch to main function */
        main();
    20f2:	4b0e      	ldr	r3, [pc, #56]	; (212c <Reset_Handler+0xe8>)
    20f4:	4798      	blx	r3
    20f6:	e7fe      	b.n	20f6 <Reset_Handler+0xb2>
    20f8:	20000000 	.word	0x20000000
    20fc:	00008524 	.word	0x00008524
    2100:	200000b0 	.word	0x200000b0
    2104:	2000020c 	.word	0x2000020c
    2108:	200000b0 	.word	0x200000b0
    210c:	20000004 	.word	0x20000004
    2110:	e000ed00 	.word	0xe000ed00
    2114:	00000000 	.word	0x00000000
    2118:	41007000 	.word	0x41007000
    211c:	41005000 	.word	0x41005000
    2120:	41004800 	.word	0x41004800
    2124:	41004000 	.word	0x41004000
    2128:	00002a11 	.word	0x00002a11
    212c:	00002389 	.word	0x00002389

00002130 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2130:	b5f0      	push	{r4, r5, r6, r7, lr}
    2132:	4647      	mov	r7, r8
    2134:	b480      	push	{r7}
    2136:	1c0c      	adds	r4, r1, #0
    2138:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    213a:	2800      	cmp	r0, #0
    213c:	d10c      	bne.n	2158 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    213e:	2a00      	cmp	r2, #0
    2140:	dd0d      	ble.n	215e <_read+0x2e>
    2142:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2144:	4e09      	ldr	r6, [pc, #36]	; (216c <_read+0x3c>)
    2146:	4d0a      	ldr	r5, [pc, #40]	; (2170 <_read+0x40>)
    2148:	6830      	ldr	r0, [r6, #0]
    214a:	1c21      	adds	r1, r4, #0
    214c:	682b      	ldr	r3, [r5, #0]
    214e:	4798      	blx	r3
		ptr++;
    2150:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    2152:	42bc      	cmp	r4, r7
    2154:	d1f8      	bne.n	2148 <_read+0x18>
    2156:	e004      	b.n	2162 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    2158:	2001      	movs	r0, #1
    215a:	4240      	negs	r0, r0
    215c:	e002      	b.n	2164 <_read+0x34>
	}

	for (; len > 0; --len) {
    215e:	2000      	movs	r0, #0
    2160:	e000      	b.n	2164 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    2162:	4640      	mov	r0, r8
	}
	return nChars;
}
    2164:	bc04      	pop	{r2}
    2166:	4690      	mov	r8, r2
    2168:	bdf0      	pop	{r4, r5, r6, r7, pc}
    216a:	46c0      	nop			; (mov r8, r8)
    216c:	20000144 	.word	0x20000144
    2170:	2000013c 	.word	0x2000013c

00002174 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2174:	b5f0      	push	{r4, r5, r6, r7, lr}
    2176:	4647      	mov	r7, r8
    2178:	b480      	push	{r7}
    217a:	1c0e      	adds	r6, r1, #0
    217c:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    217e:	3801      	subs	r0, #1
    2180:	2802      	cmp	r0, #2
    2182:	d810      	bhi.n	21a6 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2184:	2a00      	cmp	r2, #0
    2186:	d011      	beq.n	21ac <_write+0x38>
    2188:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    218a:	4b0d      	ldr	r3, [pc, #52]	; (21c0 <_write+0x4c>)
    218c:	4698      	mov	r8, r3
    218e:	4f0d      	ldr	r7, [pc, #52]	; (21c4 <_write+0x50>)
    2190:	4643      	mov	r3, r8
    2192:	6818      	ldr	r0, [r3, #0]
    2194:	5d31      	ldrb	r1, [r6, r4]
    2196:	683b      	ldr	r3, [r7, #0]
    2198:	4798      	blx	r3
    219a:	2800      	cmp	r0, #0
    219c:	db08      	blt.n	21b0 <_write+0x3c>
			return -1;
		}
		++nChars;
    219e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    21a0:	42a5      	cmp	r5, r4
    21a2:	d1f5      	bne.n	2190 <_write+0x1c>
    21a4:	e007      	b.n	21b6 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    21a6:	2001      	movs	r0, #1
    21a8:	4240      	negs	r0, r0
    21aa:	e005      	b.n	21b8 <_write+0x44>
	}

	for (; len != 0; --len) {
    21ac:	2000      	movs	r0, #0
    21ae:	e003      	b.n	21b8 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    21b0:	2001      	movs	r0, #1
    21b2:	4240      	negs	r0, r0
    21b4:	e000      	b.n	21b8 <_write+0x44>
		}
		++nChars;
    21b6:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    21b8:	bc04      	pop	{r2}
    21ba:	4690      	mov	r8, r2
    21bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21be:	46c0      	nop			; (mov r8, r8)
    21c0:	20000144 	.word	0x20000144
    21c4:	20000140 	.word	0x20000140

000021c8 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    21c8:	4b06      	ldr	r3, [pc, #24]	; (21e4 <_sbrk+0x1c>)
    21ca:	681b      	ldr	r3, [r3, #0]
    21cc:	2b00      	cmp	r3, #0
    21ce:	d102      	bne.n	21d6 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    21d0:	4a05      	ldr	r2, [pc, #20]	; (21e8 <_sbrk+0x20>)
    21d2:	4b04      	ldr	r3, [pc, #16]	; (21e4 <_sbrk+0x1c>)
    21d4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    21d6:	4a03      	ldr	r2, [pc, #12]	; (21e4 <_sbrk+0x1c>)
    21d8:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    21da:	1818      	adds	r0, r3, r0
    21dc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    21de:	1c18      	adds	r0, r3, #0
    21e0:	4770      	bx	lr
    21e2:	46c0      	nop			; (mov r8, r8)
    21e4:	20000104 	.word	0x20000104
    21e8:	20002210 	.word	0x20002210

000021ec <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    21ec:	2001      	movs	r0, #1
}
    21ee:	4240      	negs	r0, r0
    21f0:	4770      	bx	lr
    21f2:	46c0      	nop			; (mov r8, r8)

000021f4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    21f4:	2380      	movs	r3, #128	; 0x80
    21f6:	019b      	lsls	r3, r3, #6
    21f8:	604b      	str	r3, [r1, #4]

	return 0;
}
    21fa:	2000      	movs	r0, #0
    21fc:	4770      	bx	lr
    21fe:	46c0      	nop			; (mov r8, r8)

00002200 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2200:	2001      	movs	r0, #1
    2202:	4770      	bx	lr

00002204 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2204:	2000      	movs	r0, #0
    2206:	4770      	bx	lr

00002208 <convert_to_7_seg>:
	adc_enable_callback(&adc_instance, ADC_CALLBACK_READ_BUFFER);
}

//Convert number to hex
static uint8_t convert_to_7_seg(uint8_t num)
{
    2208:	b530      	push	{r4, r5, lr}
    220a:	b085      	sub	sp, #20
    220c:	1c05      	adds	r5, r0, #0
	const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
    220e:	ac01      	add	r4, sp, #4
    2210:	1c20      	adds	r0, r4, #0
    2212:	4906      	ldr	r1, [pc, #24]	; (222c <convert_to_7_seg+0x24>)
    2214:	220a      	movs	r2, #10
    2216:	4b06      	ldr	r3, [pc, #24]	; (2230 <convert_to_7_seg+0x28>)
    2218:	4798      	blx	r3
	
	return DISPLAY1[num%10];
    221a:	1c28      	adds	r0, r5, #0
    221c:	210a      	movs	r1, #10
    221e:	4b05      	ldr	r3, [pc, #20]	; (2234 <convert_to_7_seg+0x2c>)
    2220:	4798      	blx	r3
    2222:	b2c9      	uxtb	r1, r1
    2224:	5c60      	ldrb	r0, [r4, r1]
	
}
    2226:	b005      	add	sp, #20
    2228:	bd30      	pop	{r4, r5, pc}
    222a:	46c0      	nop			; (mov r8, r8)
    222c:	00008210 	.word	0x00008210
    2230:	00002a5d 	.word	0x00002a5d
    2234:	000052e1 	.word	0x000052e1

00002238 <adc_complete_callback>:
uint16_t adc_buffer[4];

uint16_t adc_avg = 0;

static void adc_complete_callback(struct adc_module *const module)
{
    2238:	b508      	push	{r3, lr}
	//compute the average
	uint32_t avg = 0;
	for(uint8_t i=0;i<4;i++)
	{
		avg += adc_buffer[i];
    223a:	4908      	ldr	r1, [pc, #32]	; (225c <adc_complete_callback+0x24>)
    223c:	880a      	ldrh	r2, [r1, #0]
    223e:	884b      	ldrh	r3, [r1, #2]
    2240:	18d2      	adds	r2, r2, r3
    2242:	888b      	ldrh	r3, [r1, #4]
    2244:	18d2      	adds	r2, r2, r3
    2246:	88cb      	ldrh	r3, [r1, #6]
    2248:	18d2      	adds	r2, r2, r3
	}
	
	avg >>= 2;
    224a:	0892      	lsrs	r2, r2, #2
	
	adc_avg = avg;
    224c:	4b04      	ldr	r3, [pc, #16]	; (2260 <adc_complete_callback+0x28>)
    224e:	801a      	strh	r2, [r3, #0]
	
	//do something with the average
	
	//Restart reading
	adc_read_buffer_job(&adc_instance,adc_buffer,4);
    2250:	4804      	ldr	r0, [pc, #16]	; (2264 <adc_complete_callback+0x2c>)
    2252:	2204      	movs	r2, #4
    2254:	4b04      	ldr	r3, [pc, #16]	; (2268 <adc_complete_callback+0x30>)
    2256:	4798      	blx	r3
}
    2258:	bd08      	pop	{r3, pc}
    225a:	46c0      	nop			; (mov r8, r8)
    225c:	20000180 	.word	0x20000180
    2260:	2000010e 	.word	0x2000010e
    2264:	200001e4 	.word	0x200001e4
    2268:	0000069d 	.word	0x0000069d

0000226c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    226c:	b570      	push	{r4, r5, r6, lr}
    226e:	b082      	sub	sp, #8
    2270:	1c05      	adds	r5, r0, #0
    2272:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2274:	2200      	movs	r2, #0
    2276:	466b      	mov	r3, sp
    2278:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    227a:	4c06      	ldr	r4, [pc, #24]	; (2294 <usart_serial_getchar+0x28>)
    227c:	1c28      	adds	r0, r5, #0
    227e:	4669      	mov	r1, sp
    2280:	3106      	adds	r1, #6
    2282:	47a0      	blx	r4
    2284:	2800      	cmp	r0, #0
    2286:	d1f9      	bne.n	227c <usart_serial_getchar+0x10>

	*c = temp;
    2288:	466b      	mov	r3, sp
    228a:	3306      	adds	r3, #6
    228c:	881b      	ldrh	r3, [r3, #0]
    228e:	7033      	strb	r3, [r6, #0]
}
    2290:	b002      	add	sp, #8
    2292:	bd70      	pop	{r4, r5, r6, pc}
    2294:	00001429 	.word	0x00001429

00002298 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    2298:	b570      	push	{r4, r5, r6, lr}
    229a:	1c06      	adds	r6, r0, #0
    229c:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    229e:	4c03      	ldr	r4, [pc, #12]	; (22ac <usart_serial_putchar+0x14>)
    22a0:	1c30      	adds	r0, r6, #0
    22a2:	1c29      	adds	r1, r5, #0
    22a4:	47a0      	blx	r4
    22a6:	2800      	cmp	r0, #0
    22a8:	d1fa      	bne.n	22a0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    22aa:	bd70      	pop	{r4, r5, r6, pc}
    22ac:	000013fd 	.word	0x000013fd

000022b0 <spi_master_write_done>:

//A globally available peripheral slave software device instance struct.
struct spi_slave_inst slave;

static void spi_master_write_done(struct spi_module *const module)
{
    22b0:	b508      	push	{r3, lr}
		spi_select_slave(&spi_master_instance, &slave, false);
    22b2:	4803      	ldr	r0, [pc, #12]	; (22c0 <spi_master_write_done+0x10>)
    22b4:	4903      	ldr	r1, [pc, #12]	; (22c4 <spi_master_write_done+0x14>)
    22b6:	2200      	movs	r2, #0
    22b8:	4b03      	ldr	r3, [pc, #12]	; (22c8 <spi_master_write_done+0x18>)
    22ba:	4798      	blx	r3
}
    22bc:	bd08      	pop	{r3, pc}
    22be:	46c0      	nop			; (mov r8, r8)
    22c0:	20000188 	.word	0x20000188
    22c4:	200001c4 	.word	0x200001c4
    22c8:	00000c9d 	.word	0x00000c9d

000022cc <tc_callback_update_display>:

static void configure_tc(uint8_t period);
static void configure_tc_callbacks(void);
//Copy-paste the following callback function code to your user application:
static void tc_callback_update_display(struct tc_module *const module_inst)
{
    22cc:	b508      	push	{r3, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    22ce:	2280      	movs	r2, #128	; 0x80
    22d0:	0252      	lsls	r2, r2, #9
    22d2:	4b21      	ldr	r3, [pc, #132]	; (2358 <tc_callback_update_display+0x8c>)
    22d4:	61da      	str	r2, [r3, #28]
	
	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];
	
	active_num ++;
    22d6:	4b21      	ldr	r3, [pc, #132]	; (235c <tc_callback_update_display+0x90>)
    22d8:	781b      	ldrb	r3, [r3, #0]
    22da:	3301      	adds	r3, #1
    22dc:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
    22de:	2b03      	cmp	r3, #3
    22e0:	d802      	bhi.n	22e8 <tc_callback_update_display+0x1c>
	
	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];
	
	active_num ++;
    22e2:	4a1e      	ldr	r2, [pc, #120]	; (235c <tc_callback_update_display+0x90>)
    22e4:	7013      	strb	r3, [r2, #0]
    22e6:	e013      	b.n	2310 <tc_callback_update_display+0x44>
	if (active_num >= 4)
	{
		active_num = 0;
    22e8:	2200      	movs	r2, #0
    22ea:	4b1c      	ldr	r3, [pc, #112]	; (235c <tc_callback_update_display+0x90>)
    22ec:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    22ee:	4b1c      	ldr	r3, [pc, #112]	; (2360 <tc_callback_update_display+0x94>)
    22f0:	781b      	ldrb	r3, [r3, #0]
    22f2:	005b      	lsls	r3, r3, #1
    22f4:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
    22f6:	2b00      	cmp	r3, #0
    22f8:	d002      	beq.n	2300 <tc_callback_update_display+0x34>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    22fa:	4a19      	ldr	r2, [pc, #100]	; (2360 <tc_callback_update_display+0x94>)
    22fc:	7013      	strb	r3, [r2, #0]
    22fe:	e002      	b.n	2306 <tc_callback_update_display+0x3a>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = 8;
    2300:	2208      	movs	r2, #8
    2302:	4b17      	ldr	r3, [pc, #92]	; (2360 <tc_callback_update_display+0x94>)
    2304:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&tc_instance, bcm_cycle);
    2306:	4b16      	ldr	r3, [pc, #88]	; (2360 <tc_callback_update_display+0x94>)
    2308:	7819      	ldrb	r1, [r3, #0]
    230a:	4816      	ldr	r0, [pc, #88]	; (2364 <tc_callback_update_display+0x98>)
    230c:	4b16      	ldr	r3, [pc, #88]	; (2368 <tc_callback_update_display+0x9c>)
    230e:	4798      	blx	r3
	}
	
	
	//Get the proper number
	buf[1] = sseg_num_num[active_num];
    2310:	4b12      	ldr	r3, [pc, #72]	; (235c <tc_callback_update_display+0x90>)
    2312:	781b      	ldrb	r3, [r3, #0]
    2314:	4a15      	ldr	r2, [pc, #84]	; (236c <tc_callback_update_display+0xa0>)
    2316:	5cd2      	ldrb	r2, [r2, r3]
    2318:	4b15      	ldr	r3, [pc, #84]	; (2370 <tc_callback_update_display+0xa4>)
    231a:	705a      	strb	r2, [r3, #1]

	
	spi_select_slave(&spi_master_instance, &slave, true);
    231c:	4815      	ldr	r0, [pc, #84]	; (2374 <tc_callback_update_display+0xa8>)
    231e:	4916      	ldr	r1, [pc, #88]	; (2378 <tc_callback_update_display+0xac>)
    2320:	2201      	movs	r2, #1
    2322:	4b16      	ldr	r3, [pc, #88]	; (237c <tc_callback_update_display+0xb0>)
    2324:	4798      	blx	r3
	
	if(sseg_brightness & bcm_cycle)
    2326:	4b16      	ldr	r3, [pc, #88]	; (2380 <tc_callback_update_display+0xb4>)
    2328:	781a      	ldrb	r2, [r3, #0]
    232a:	4b0d      	ldr	r3, [pc, #52]	; (2360 <tc_callback_update_display+0x94>)
    232c:	781b      	ldrb	r3, [r3, #0]
    232e:	421a      	tst	r2, r3
    2330:	d009      	beq.n	2346 <tc_callback_update_display+0x7a>
	{
		buf[0] = ~(1 << (7 - active_num));
    2332:	4b0a      	ldr	r3, [pc, #40]	; (235c <tc_callback_update_display+0x90>)
    2334:	781b      	ldrb	r3, [r3, #0]
    2336:	2207      	movs	r2, #7
    2338:	1ad2      	subs	r2, r2, r3
    233a:	2301      	movs	r3, #1
    233c:	4093      	lsls	r3, r2
    233e:	43da      	mvns	r2, r3
    2340:	4b0b      	ldr	r3, [pc, #44]	; (2370 <tc_callback_update_display+0xa4>)
    2342:	701a      	strb	r2, [r3, #0]
    2344:	e002      	b.n	234c <tc_callback_update_display+0x80>
	}else{
		buf[0] = 0xFF;
    2346:	22ff      	movs	r2, #255	; 0xff
    2348:	4b09      	ldr	r3, [pc, #36]	; (2370 <tc_callback_update_display+0xa4>)
    234a:	701a      	strb	r2, [r3, #0]
	}
	
	spi_write_buffer_job(&spi_master_instance, buf, 2);
    234c:	4809      	ldr	r0, [pc, #36]	; (2374 <tc_callback_update_display+0xa8>)
    234e:	4908      	ldr	r1, [pc, #32]	; (2370 <tc_callback_update_display+0xa4>)
    2350:	2202      	movs	r2, #2
    2352:	4b0c      	ldr	r3, [pc, #48]	; (2384 <tc_callback_update_display+0xb8>)
    2354:	4798      	blx	r3
	
}
    2356:	bd08      	pop	{r3, pc}
    2358:	41004400 	.word	0x41004400
    235c:	2000010c 	.word	0x2000010c
    2360:	20000010 	.word	0x20000010
    2364:	200001c8 	.word	0x200001c8
    2368:	00001f49 	.word	0x00001f49
    236c:	2000017c 	.word	0x2000017c
    2370:	20000108 	.word	0x20000108
    2374:	20000188 	.word	0x20000188
    2378:	200001c4 	.word	0x200001c4
    237c:	00000c9d 	.word	0x00000c9d
    2380:	20000204 	.word	0x20000204
    2384:	00000da1 	.word	0x00000da1

00002388 <main>:
	tc_register_callback(	&tc_instance,	tc_callback_update_display, TC_CALLBACK_OVERFLOW);
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}

int main (void)
{
    2388:	b5f0      	push	{r4, r5, r6, r7, lr}
    238a:	465f      	mov	r7, fp
    238c:	4656      	mov	r6, sl
    238e:	464d      	mov	r5, r9
    2390:	4644      	mov	r4, r8
    2392:	b4f0      	push	{r4, r5, r6, r7}
    2394:	b097      	sub	sp, #92	; 0x5c
	
	system_init();
    2396:	4be8      	ldr	r3, [pc, #928]	; (2738 <main+0x3b0>)
    2398:	4798      	blx	r3
	delay_init();
    239a:	4be8      	ldr	r3, [pc, #928]	; (273c <main+0x3b4>)
    239c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    239e:	2380      	movs	r3, #128	; 0x80
    23a0:	05db      	lsls	r3, r3, #23
    23a2:	9304      	str	r3, [sp, #16]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    23a4:	2300      	movs	r3, #0
    23a6:	9305      	str	r3, [sp, #20]
	config->parity           = USART_PARITY_NONE;
    23a8:	22ff      	movs	r2, #255	; 0xff
    23aa:	4668      	mov	r0, sp
    23ac:	8302      	strh	r2, [r0, #24]
	config->stopbits         = USART_STOPBITS_1;
    23ae:	2200      	movs	r2, #0
    23b0:	7683      	strb	r3, [r0, #26]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    23b2:	76c3      	strb	r3, [r0, #27]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    23b4:	2101      	movs	r1, #1
    23b6:	2024      	movs	r0, #36	; 0x24
    23b8:	ac04      	add	r4, sp, #16
    23ba:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    23bc:	2025      	movs	r0, #37	; 0x25
    23be:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    23c0:	2126      	movs	r1, #38	; 0x26
    23c2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    23c4:	2127      	movs	r1, #39	; 0x27
    23c6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    23c8:	930e      	str	r3, [sp, #56]	; 0x38
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    23ca:	2188      	movs	r1, #136	; 0x88
    23cc:	0349      	lsls	r1, r1, #13
    23ce:	9107      	str	r1, [sp, #28]
	config->run_in_standby   = false;
    23d0:	212c      	movs	r1, #44	; 0x2c
    23d2:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    23d4:	9309      	str	r3, [sp, #36]	; 0x24
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    23d6:	466e      	mov	r6, sp
    23d8:	8433      	strh	r3, [r6, #32]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    23da:	202b      	movs	r0, #43	; 0x2b
    23dc:	4468      	add	r0, sp
    23de:	7003      	strb	r3, [r0, #0]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    23e0:	a90a      	add	r1, sp, #40	; 0x28
    23e2:	700a      	strb	r2, [r1, #0]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    23e4:	ab0b      	add	r3, sp, #44	; 0x2c
    23e6:	701a      	strb	r2, [r3, #0]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    23e8:	2429      	movs	r4, #41	; 0x29
    23ea:	446c      	add	r4, sp
    23ec:	7022      	strb	r2, [r4, #0]
	config->receive_pulse_length                    = 19;
    23ee:	2313      	movs	r3, #19
    23f0:	262a      	movs	r6, #42	; 0x2a
    23f2:	446e      	add	r6, sp
    23f4:	7033      	strb	r3, [r6, #0]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    23f6:	202d      	movs	r0, #45	; 0x2d
    23f8:	4468      	add	r0, sp
    23fa:	7002      	strb	r2, [r0, #0]
{
	struct usart_config uart_settings;
	usart_get_config_defaults(&uart_settings);
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_3;
    23fc:	2203      	movs	r2, #3
    23fe:	232d      	movs	r3, #45	; 0x2d
    2400:	a904      	add	r1, sp, #16
    2402:	54ca      	strb	r2, [r1, r3]
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA24C_SERCOM3_PAD2; // Tx
    2404:	4bce      	ldr	r3, [pc, #824]	; (2740 <main+0x3b8>)
    2406:	9310      	str	r3, [sp, #64]	; 0x40
	uart_settings.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1; // Rx
    2408:	4bce      	ldr	r3, [pc, #824]	; (2744 <main+0x3bc>)
    240a:	9311      	str	r3, [sp, #68]	; 0x44
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    240c:	2301      	movs	r3, #1
    240e:	425b      	negs	r3, r3
    2410:	9312      	str	r3, [sp, #72]	; 0x48
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2412:	9313      	str	r3, [sp, #76]	; 0x4c
	uart_settings.baudrate = 11500;
    2414:	4bcc      	ldr	r3, [pc, #816]	; (2748 <main+0x3c0>)
    2416:	930c      	str	r3, [sp, #48]	; 0x30
	while (usart_init(&usart_instance, SERCOM3, &uart_settings) != STATUS_OK){}
    2418:	4ecc      	ldr	r6, [pc, #816]	; (274c <main+0x3c4>)
    241a:	4dcd      	ldr	r5, [pc, #820]	; (2750 <main+0x3c8>)
    241c:	4ccd      	ldr	r4, [pc, #820]	; (2754 <main+0x3cc>)
    241e:	1c30      	adds	r0, r6, #0
    2420:	1c29      	adds	r1, r5, #0
    2422:	aa04      	add	r2, sp, #16
    2424:	47a0      	blx	r4
    2426:	2800      	cmp	r0, #0
    2428:	d1f9      	bne.n	241e <main+0x96>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    242a:	4cc8      	ldr	r4, [pc, #800]	; (274c <main+0x3c4>)
    242c:	4bca      	ldr	r3, [pc, #808]	; (2758 <main+0x3d0>)
    242e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2430:	4aca      	ldr	r2, [pc, #808]	; (275c <main+0x3d4>)
    2432:	4bcb      	ldr	r3, [pc, #812]	; (2760 <main+0x3d8>)
    2434:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2436:	4acb      	ldr	r2, [pc, #812]	; (2764 <main+0x3dc>)
    2438:	4bcb      	ldr	r3, [pc, #812]	; (2768 <main+0x3e0>)
    243a:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    243c:	1c20      	adds	r0, r4, #0
    243e:	49c4      	ldr	r1, [pc, #784]	; (2750 <main+0x3c8>)
    2440:	aa04      	add	r2, sp, #16
    2442:	4bc4      	ldr	r3, [pc, #784]	; (2754 <main+0x3cc>)
    2444:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2446:	4ec9      	ldr	r6, [pc, #804]	; (276c <main+0x3e4>)
    2448:	6833      	ldr	r3, [r6, #0]
    244a:	6898      	ldr	r0, [r3, #8]
    244c:	2100      	movs	r1, #0
    244e:	4dc8      	ldr	r5, [pc, #800]	; (2770 <main+0x3e8>)
    2450:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2452:	6833      	ldr	r3, [r6, #0]
    2454:	6858      	ldr	r0, [r3, #4]
    2456:	2100      	movs	r1, #0
    2458:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    245a:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    245c:	1c28      	adds	r0, r5, #0
    245e:	4bc5      	ldr	r3, [pc, #788]	; (2774 <main+0x3ec>)
    2460:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2462:	221f      	movs	r2, #31
    2464:	4010      	ands	r0, r2
    2466:	2201      	movs	r2, #1
    2468:	4082      	lsls	r2, r0
    246a:	4bc3      	ldr	r3, [pc, #780]	; (2778 <main+0x3f0>)
    246c:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    246e:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2470:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2472:	2a00      	cmp	r2, #0
    2474:	d1fc      	bne.n	2470 <main+0xe8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2476:	682a      	ldr	r2, [r5, #0]
    2478:	2302      	movs	r3, #2
    247a:	4313      	orrs	r3, r2
    247c:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    247e:	ae15      	add	r6, sp, #84	; 0x54
    2480:	2701      	movs	r7, #1
    2482:	7077      	strb	r7, [r6, #1]
	config->powersave  = false;
    2484:	2400      	movs	r4, #0
    2486:	2500      	movs	r5, #0
    2488:	70b4      	strb	r4, [r6, #2]
	struct port_config pinconf;
		
	
	//led_sys
	port_get_config_defaults(&pinconf);
	pinconf.direction = PORT_PIN_DIR_OUTPUT;
    248a:	7037      	strb	r7, [r6, #0]
	port_pin_set_config(LED_SYS, &pinconf);
    248c:	2011      	movs	r0, #17
    248e:	1c31      	adds	r1, r6, #0
    2490:	4aba      	ldr	r2, [pc, #744]	; (277c <main+0x3f4>)
    2492:	4690      	mov	r8, r2
    2494:	4790      	blx	r2
	
	//led_usart
	port_pin_set_config(LED_usart, &pinconf);
    2496:	2010      	movs	r0, #16
    2498:	1c31      	adds	r1, r6, #0
    249a:	47c0      	blx	r8
	//led_adc
	port_pin_set_config(LED_ADC, &pinconf);
    249c:	2012      	movs	r0, #18
    249e:	1c31      	adds	r1, r6, #0
    24a0:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    24a2:	a914      	add	r1, sp, #80	; 0x50
    24a4:	704c      	strb	r4, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    24a6:	70cc      	strb	r4, [r1, #3]
	/* Configure analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    24a8:	708c      	strb	r4, [r1, #2]
	config.mux_position = MUX_PA03B_DAC_VREFP;
    24aa:	700f      	strb	r7, [r1, #0]
	
	system_pinmux_pin_set_config(PIN_PA03, &config);
    24ac:	2003      	movs	r0, #3
    24ae:	4bb4      	ldr	r3, [pc, #720]	; (2780 <main+0x3f8>)
    24b0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    24b2:	466b      	mov	r3, sp
    24b4:	741c      	strb	r4, [r3, #16]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    24b6:	759c      	strb	r4, [r3, #22]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    24b8:	2300      	movs	r3, #0
    24ba:	466e      	mov	r6, sp
    24bc:	8334      	strh	r4, [r6, #24]
	config->run_in_standby             = false;
    24be:	7473      	strb	r3, [r6, #17]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    24c0:	76b5      	strb	r5, [r6, #26]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    24c2:	76f5      	strb	r5, [r6, #27]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    24c4:	7735      	strb	r5, [r6, #28]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    24c6:	77b5      	strb	r5, [r6, #30]
	config->oneshot                    = false;
    24c8:	7775      	strb	r5, [r6, #29]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    24ca:	a808      	add	r0, sp, #32
    24cc:	7005      	strb	r5, [r0, #0]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    24ce:	9409      	str	r4, [sp, #36]	; 0x24
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    24d0:	940a      	str	r4, [sp, #40]	; 0x28

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    24d2:	a90b      	add	r1, sp, #44	; 0x2c
    24d4:	700d      	strb	r5, [r1, #0]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    24d6:	940c      	str	r4, [sp, #48]	; 0x30
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    24d8:	940d      	str	r4, [sp, #52]	; 0x34

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    24da:	8774      	strh	r4, [r6, #58]	; 0x3a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    24dc:	87b4      	strh	r4, [r6, #60]	; 0x3c
//Copy-paste the following setup code to your user application:
static void configure_tc(uint8_t period)
{
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    24de:	2204      	movs	r2, #4
    24e0:	74b2      	strb	r2, [r6, #18]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    24e2:	22a0      	movs	r2, #160	; 0xa0
    24e4:	00d2      	lsls	r2, r2, #3
    24e6:	82b2      	strh	r2, [r6, #20]
	//config_tc.wave_generation = TC_WAVE;
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    24e8:	22ff      	movs	r2, #255	; 0xff
    24ea:	212a      	movs	r1, #42	; 0x2a
    24ec:	ac04      	add	r4, sp, #16
    24ee:	5462      	strb	r2, [r4, r1]
	config_tc.counter_8_bit.period = period;
    24f0:	2129      	movs	r1, #41	; 0x29
    24f2:	5462      	strb	r2, [r4, r1]
	config_tc.counter_8_bit.value = 0x00;	
    24f4:	2228      	movs	r2, #40	; 0x28
    24f6:	54a3      	strb	r3, [r4, r2]
	
	config_tc.pwm_channel[0].enabled = false;
// 	config_tc.pwm_channel[0].pin_out = PWM_OUT_PIN;
// 	config_tc.pwm_channel[0].pin_mux = PWM_OUT_MUX;
	tc_init(&tc_instance, TC3, &config_tc);
    24f8:	4ca2      	ldr	r4, [pc, #648]	; (2784 <main+0x3fc>)
    24fa:	1c20      	adds	r0, r4, #0
    24fc:	49a2      	ldr	r1, [pc, #648]	; (2788 <main+0x400>)
    24fe:	aa04      	add	r2, sp, #16
    2500:	4ba2      	ldr	r3, [pc, #648]	; (278c <main+0x404>)
    2502:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2504:	6823      	ldr	r3, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2506:	227f      	movs	r2, #127	; 0x7f
    2508:	7bd9      	ldrb	r1, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    250a:	4391      	bics	r1, r2
    250c:	d1fc      	bne.n	2508 <main+0x180>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    250e:	8819      	ldrh	r1, [r3, #0]
    2510:	2202      	movs	r2, #2
    2512:	430a      	orrs	r2, r1
    2514:	801a      	strh	r2, [r3, #0]
	tc_enable(&tc_instance);
}
//Register in callback
static void configure_tc_callbacks(void)
{
	tc_register_callback(	&tc_instance,	tc_callback_update_display, TC_CALLBACK_OVERFLOW);
    2516:	4c9b      	ldr	r4, [pc, #620]	; (2784 <main+0x3fc>)
    2518:	1c20      	adds	r0, r4, #0
    251a:	499d      	ldr	r1, [pc, #628]	; (2790 <main+0x408>)
    251c:	2200      	movs	r2, #0
    251e:	4b9d      	ldr	r3, [pc, #628]	; (2794 <main+0x40c>)
    2520:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2522:	6820      	ldr	r0, [r4, #0]
    2524:	4b9c      	ldr	r3, [pc, #624]	; (2798 <main+0x410>)
    2526:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2528:	4b9c      	ldr	r3, [pc, #624]	; (279c <main+0x414>)
    252a:	5c1b      	ldrb	r3, [r3, r0]
    252c:	211f      	movs	r1, #31
    252e:	4019      	ands	r1, r3
    2530:	2301      	movs	r3, #1
    2532:	1c1e      	adds	r6, r3, #0
    2534:	408e      	lsls	r6, r1
    2536:	4a90      	ldr	r2, [pc, #576]	; (2778 <main+0x3f0>)
    2538:	6016      	str	r6, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    253a:	7e61      	ldrb	r1, [r4, #25]
    253c:	2201      	movs	r2, #1
    253e:	430a      	orrs	r2, r1
    2540:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    2542:	6822      	ldr	r2, [r4, #0]
    2544:	7353      	strb	r3, [r2, #13]
}

static void configure_adc(void)
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    2546:	a804      	add	r0, sp, #16
    2548:	4b95      	ldr	r3, [pc, #596]	; (27a0 <main+0x418>)
    254a:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
    254c:	2300      	movs	r3, #0
    254e:	9306      	str	r3, [sp, #24]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
    2550:	22e0      	movs	r2, #224	; 0xe0
    2552:	00d2      	lsls	r2, r2, #3
    2554:	4668      	mov	r0, sp
    2556:	8242      	strh	r2, [r0, #18]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
    2558:	2203      	movs	r2, #3
    255a:	7442      	strb	r2, [r0, #17]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    255c:	7703      	strb	r3, [r0, #28]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
    255e:	2310      	movs	r3, #16
    2560:	7503      	strb	r3, [r0, #20]
	
	adc_init(&adc_instance, ADC, &config_adc);
    2562:	4c90      	ldr	r4, [pc, #576]	; (27a4 <main+0x41c>)
    2564:	1c20      	adds	r0, r4, #0
    2566:	4990      	ldr	r1, [pc, #576]	; (27a8 <main+0x420>)
    2568:	aa04      	add	r2, sp, #16
    256a:	4b90      	ldr	r3, [pc, #576]	; (27ac <main+0x424>)
    256c:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    256e:	6823      	ldr	r3, [r4, #0]
    2570:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    2572:	b252      	sxtb	r2, r2
    2574:	2a00      	cmp	r2, #0
    2576:	dbfb      	blt.n	2570 <main+0x1e8>
    2578:	2180      	movs	r1, #128	; 0x80
    257a:	0409      	lsls	r1, r1, #16
    257c:	4a7e      	ldr	r2, [pc, #504]	; (2778 <main+0x3f0>)
    257e:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2580:	7819      	ldrb	r1, [r3, #0]
    2582:	2202      	movs	r2, #2
    2584:	430a      	orrs	r2, r1
    2586:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2588:	4b86      	ldr	r3, [pc, #536]	; (27a4 <main+0x41c>)
    258a:	681b      	ldr	r3, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    258c:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    258e:	b252      	sxtb	r2, r2
    2590:	2a00      	cmp	r2, #0
    2592:	dbfb      	blt.n	258c <main+0x204>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
    2594:	4c83      	ldr	r4, [pc, #524]	; (27a4 <main+0x41c>)
    2596:	1c20      	adds	r0, r4, #0
    2598:	4985      	ldr	r1, [pc, #532]	; (27b0 <main+0x428>)
    259a:	2200      	movs	r2, #0
    259c:	4b85      	ldr	r3, [pc, #532]	; (27b4 <main+0x42c>)
    259e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    25a0:	2201      	movs	r2, #1
    25a2:	7ee1      	ldrb	r1, [r4, #27]
    25a4:	2301      	movs	r3, #1
    25a6:	430b      	orrs	r3, r1
    25a8:	76e3      	strb	r3, [r4, #27]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    25aa:	4c83      	ldr	r4, [pc, #524]	; (27b8 <main+0x430>)
    25ac:	2309      	movs	r3, #9
    25ae:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    25b0:	2300      	movs	r3, #0
    25b2:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    25b4:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    25b6:	4669      	mov	r1, sp
    25b8:	744a      	strb	r2, [r1, #17]
	config->powersave  = false;
    25ba:	748b      	strb	r3, [r1, #18]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    25bc:	740a      	strb	r2, [r1, #16]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    25be:	2009      	movs	r0, #9
    25c0:	a904      	add	r1, sp, #16
    25c2:	4b6e      	ldr	r3, [pc, #440]	; (277c <main+0x3f4>)
    25c4:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    25c6:	7823      	ldrb	r3, [r4, #0]
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    25c8:	0959      	lsrs	r1, r3, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ca:	09d8      	lsrs	r0, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25cc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ce:	2800      	cmp	r0, #0
    25d0:	d102      	bne.n	25d8 <main+0x250>
		return &(ports[port_index]->Group[group_index]);
    25d2:	01ca      	lsls	r2, r1, #7
    25d4:	4c79      	ldr	r4, [pc, #484]	; (27bc <main+0x434>)
    25d6:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    25d8:	271f      	movs	r7, #31
    25da:	403b      	ands	r3, r7
    25dc:	2401      	movs	r4, #1
    25de:	1c26      	adds	r6, r4, #0
    25e0:	409e      	lsls	r6, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    25e2:	6196      	str	r6, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    25e4:	4668      	mov	r0, sp
    25e6:	7404      	strb	r4, [r0, #16]
	config->data_order       = SPI_DATA_ORDER_MSB;
    25e8:	2300      	movs	r3, #0
    25ea:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    25ec:	9306      	str	r3, [sp, #24]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
    25ee:	2280      	movs	r2, #128	; 0x80
    25f0:	0252      	lsls	r2, r2, #9
    25f2:	9207      	str	r2, [sp, #28]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    25f4:	a908      	add	r1, sp, #32
    25f6:	700b      	strb	r3, [r1, #0]
	config->run_in_standby   = false;
    25f8:	2221      	movs	r2, #33	; 0x21
    25fa:	446a      	add	r2, sp
    25fc:	7013      	strb	r3, [r2, #0]
	config->receiver_enable  = true;
    25fe:	2622      	movs	r6, #34	; 0x22
    2600:	446e      	add	r6, sp
    2602:	7034      	strb	r4, [r6, #0]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    2604:	2023      	movs	r0, #35	; 0x23
    2606:	4468      	add	r0, sp
    2608:	7004      	strb	r4, [r0, #0]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    260a:	a909      	add	r1, sp, #36	; 0x24
    260c:	700b      	strb	r3, [r1, #0]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    260e:	2224      	movs	r2, #36	; 0x24
    2610:	ae04      	add	r6, sp, #16
    2612:	54b3      	strb	r3, [r6, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    2614:	930b      	str	r3, [sp, #44]	; 0x2c
    2616:	930c      	str	r3, [sp, #48]	; 0x30

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    2618:	4b69      	ldr	r3, [pc, #420]	; (27c0 <main+0x438>)
    261a:	930a      	str	r3, [sp, #40]	; 0x28
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_E;
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    261c:	2301      	movs	r3, #1
    261e:	425b      	negs	r3, r3
    2620:	930e      	str	r3, [sp, #56]	; 0x38
	/* Configure pad 1 as unused */
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    2622:	930f      	str	r3, [sp, #60]	; 0x3c
	/* Configure pad 2 for data out */
	config_spi_master.pinmux_pad2 = PINMUX_PA10C_SERCOM0_PAD2;
    2624:	4b67      	ldr	r3, [pc, #412]	; (27c4 <main+0x43c>)
    2626:	9310      	str	r3, [sp, #64]	; 0x40
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA11C_SERCOM0_PAD3;
    2628:	4b67      	ldr	r3, [pc, #412]	; (27c8 <main+0x440>)
    262a:	9311      	str	r3, [sp, #68]	; 0x44
	
	spi_init(&spi_master_instance, SERCOM0, &config_spi_master);
    262c:	4e67      	ldr	r6, [pc, #412]	; (27cc <main+0x444>)
    262e:	1c30      	adds	r0, r6, #0
    2630:	4967      	ldr	r1, [pc, #412]	; (27d0 <main+0x448>)
    2632:	aa04      	add	r2, sp, #16
    2634:	4b67      	ldr	r3, [pc, #412]	; (27d4 <main+0x44c>)
    2636:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2638:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    263a:	1c28      	adds	r0, r5, #0
    263c:	4b4d      	ldr	r3, [pc, #308]	; (2774 <main+0x3ec>)
    263e:	4798      	blx	r3
    2640:	4007      	ands	r7, r0
    2642:	40bc      	lsls	r4, r7
    2644:	4b4c      	ldr	r3, [pc, #304]	; (2778 <main+0x3f0>)
    2646:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2648:	6833      	ldr	r3, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    264a:	69da      	ldr	r2, [r3, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    264c:	2a00      	cmp	r2, #0
    264e:	d1fc      	bne.n	264a <main+0x2c2>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2650:	682a      	ldr	r2, [r5, #0]
    2652:	2302      	movs	r3, #2
    2654:	4313      	orrs	r3, r2
    2656:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    2658:	4c5c      	ldr	r4, [pc, #368]	; (27cc <main+0x444>)
    265a:	1c20      	adds	r0, r4, #0
    265c:	495e      	ldr	r1, [pc, #376]	; (27d8 <main+0x450>)
    265e:	2200      	movs	r2, #0
    2660:	4b5e      	ldr	r3, [pc, #376]	; (27dc <main+0x454>)
    2662:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    2664:	2337      	movs	r3, #55	; 0x37
    2666:	5ce1      	ldrb	r1, [r4, r3]
    2668:	2201      	movs	r2, #1
    266a:	430a      	orrs	r2, r1
    266c:	54e2      	strb	r2, [r4, r3]

	
	configure_spi_master();
	
	//Start reading
	adc_read_buffer_job(&adc_instance,adc_buffer,4);
    266e:	484d      	ldr	r0, [pc, #308]	; (27a4 <main+0x41c>)
    2670:	495b      	ldr	r1, [pc, #364]	; (27e0 <main+0x458>)
    2672:	2204      	movs	r2, #4
    2674:	4b5b      	ldr	r3, [pc, #364]	; (27e4 <main+0x45c>)
    2676:	4798      	blx	r3
		sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	}else
	{
		sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    2678:	485b      	ldr	r0, [pc, #364]	; (27e8 <main+0x460>)
    267a:	4683      	mov	fp, r0
	
	
	while (true) {
		/* Infinite loop */

			float adc_v = (float)adc_avg/UINT16_MAX*3.28;
    267c:	4c5b      	ldr	r4, [pc, #364]	; (27ec <main+0x464>)
    267e:	8820      	ldrh	r0, [r4, #0]
    2680:	4d5b      	ldr	r5, [pc, #364]	; (27f0 <main+0x468>)
    2682:	47a8      	blx	r5
    2684:	4e5b      	ldr	r6, [pc, #364]	; (27f4 <main+0x46c>)
    2686:	495c      	ldr	r1, [pc, #368]	; (27f8 <main+0x470>)
    2688:	47b0      	blx	r6
    268a:	4c5c      	ldr	r4, [pc, #368]	; (27fc <main+0x474>)
    268c:	47a0      	blx	r4
    268e:	4b27      	ldr	r3, [pc, #156]	; (272c <main+0x3a4>)
    2690:	4a25      	ldr	r2, [pc, #148]	; (2728 <main+0x3a0>)
    2692:	4f5b      	ldr	r7, [pc, #364]	; (2800 <main+0x478>)
    2694:	47b8      	blx	r7
    2696:	4b5b      	ldr	r3, [pc, #364]	; (2804 <main+0x47c>)
    2698:	4798      	blx	r3
    269a:	9002      	str	r0, [sp, #8]

			sseg_num+=sseg_num/1000;
    269c:	4f5a      	ldr	r7, [pc, #360]	; (2808 <main+0x480>)
    269e:	6838      	ldr	r0, [r7, #0]
    26a0:	4681      	mov	r9, r0
    26a2:	495a      	ldr	r1, [pc, #360]	; (280c <main+0x484>)
    26a4:	47b0      	blx	r6
    26a6:	1c01      	adds	r1, r0, #0
    26a8:	4648      	mov	r0, r9
    26aa:	4b59      	ldr	r3, [pc, #356]	; (2810 <main+0x488>)
    26ac:	4798      	blx	r3
    26ae:	6038      	str	r0, [r7, #0]
			sseg_brightness ++;
    26b0:	4b58      	ldr	r3, [pc, #352]	; (2814 <main+0x48c>)
    26b2:	781a      	ldrb	r2, [r3, #0]
    26b4:	3201      	adds	r2, #1
    26b6:	b2d2      	uxtb	r2, r2
    26b8:	701a      	strb	r2, [r3, #0]
			set_seg_disp_num(sseg_brightness);
    26ba:	781b      	ldrb	r3, [r3, #0]
    26bc:	b2df      	uxtb	r7, r3
    26be:	1c38      	adds	r0, r7, #0
    26c0:	47a8      	blx	r5
    26c2:	9001      	str	r0, [sp, #4]
{
	if (num < 0)
	{
		num =-num;
	}
	if (num > 999.99)
    26c4:	47a0      	blx	r4
    26c6:	1c04      	adds	r4, r0, #0
    26c8:	1c0d      	adds	r5, r1, #0
    26ca:	4a19      	ldr	r2, [pc, #100]	; (2730 <main+0x3a8>)
    26cc:	4b19      	ldr	r3, [pc, #100]	; (2734 <main+0x3ac>)
    26ce:	4e52      	ldr	r6, [pc, #328]	; (2818 <main+0x490>)
    26d0:	47b0      	blx	r6
    26d2:	2800      	cmp	r0, #0
    26d4:	d100      	bne.n	26d8 <main+0x350>
    26d6:	e0a9      	b.n	282c <main+0x4a4>
	{
		sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    26d8:	4850      	ldr	r0, [pc, #320]	; (281c <main+0x494>)
    26da:	4680      	mov	r8, r0
    26dc:	1c38      	adds	r0, r7, #0
    26de:	21fa      	movs	r1, #250	; 0xfa
    26e0:	0089      	lsls	r1, r1, #2
    26e2:	47c0      	blx	r8
    26e4:	4e4e      	ldr	r6, [pc, #312]	; (2820 <main+0x498>)
    26e6:	210a      	movs	r1, #10
    26e8:	47b0      	blx	r6
    26ea:	b2c8      	uxtb	r0, r1
    26ec:	4d4d      	ldr	r5, [pc, #308]	; (2824 <main+0x49c>)
    26ee:	47a8      	blx	r5
    26f0:	4c4d      	ldr	r4, [pc, #308]	; (2828 <main+0x4a0>)
    26f2:	7020      	strb	r0, [r4, #0]
		sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    26f4:	1c38      	adds	r0, r7, #0
    26f6:	2164      	movs	r1, #100	; 0x64
    26f8:	47c0      	blx	r8
    26fa:	210a      	movs	r1, #10
    26fc:	47b0      	blx	r6
    26fe:	b2c8      	uxtb	r0, r1
    2700:	47a8      	blx	r5
    2702:	7060      	strb	r0, [r4, #1]
		sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    2704:	1c38      	adds	r0, r7, #0
    2706:	210a      	movs	r1, #10
    2708:	47c0      	blx	r8
    270a:	210a      	movs	r1, #10
    270c:	47b0      	blx	r6
    270e:	b2c8      	uxtb	r0, r1
    2710:	47a8      	blx	r5
    2712:	70a0      	strb	r0, [r4, #2]
		sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    2714:	1c38      	adds	r0, r7, #0
    2716:	210a      	movs	r1, #10
    2718:	47b0      	blx	r6
    271a:	b2c8      	uxtb	r0, r1
    271c:	47a8      	blx	r5
    271e:	3880      	subs	r0, #128	; 0x80
    2720:	70e0      	strb	r0, [r4, #3]
    2722:	e130      	b.n	2986 <main+0x5fe>
    2724:	46c0      	nop			; (mov r8, r8)
    2726:	46c0      	nop			; (mov r8, r8)
    2728:	a3d70a3d 	.word	0xa3d70a3d
    272c:	400a3d70 	.word	0x400a3d70
    2730:	851eb852 	.word	0x851eb852
    2734:	408f3feb 	.word	0x408f3feb
    2738:	00001c71 	.word	0x00001c71
    273c:	00000111 	.word	0x00000111
    2740:	00180002 	.word	0x00180002
    2744:	00170002 	.word	0x00170002
    2748:	00002cec 	.word	0x00002cec
    274c:	20000148 	.word	0x20000148
    2750:	42001400 	.word	0x42001400
    2754:	00001105 	.word	0x00001105
    2758:	20000144 	.word	0x20000144
    275c:	00002299 	.word	0x00002299
    2760:	20000140 	.word	0x20000140
    2764:	0000226d 	.word	0x0000226d
    2768:	2000013c 	.word	0x2000013c
    276c:	20000074 	.word	0x20000074
    2770:	00002ab5 	.word	0x00002ab5
    2774:	00001025 	.word	0x00001025
    2778:	e000e100 	.word	0xe000e100
    277c:	000006e9 	.word	0x000006e9
    2780:	00001c41 	.word	0x00001c41
    2784:	200001c8 	.word	0x200001c8
    2788:	42002c00 	.word	0x42002c00
    278c:	00001cd5 	.word	0x00001cd5
    2790:	000022cd 	.word	0x000022cd
    2794:	00001f81 	.word	0x00001f81
    2798:	00001c9d 	.word	0x00001c9d
    279c:	0000821c 	.word	0x0000821c
    27a0:	0000014d 	.word	0x0000014d
    27a4:	200001e4 	.word	0x200001e4
    27a8:	42004000 	.word	0x42004000
    27ac:	00000195 	.word	0x00000195
    27b0:	00002239 	.word	0x00002239
    27b4:	00000689 	.word	0x00000689
    27b8:	200001c4 	.word	0x200001c4
    27bc:	41004400 	.word	0x41004400
    27c0:	000f4240 	.word	0x000f4240
    27c4:	000a0002 	.word	0x000a0002
    27c8:	000b0002 	.word	0x000b0002
    27cc:	20000188 	.word	0x20000188
    27d0:	42000800 	.word	0x42000800
    27d4:	00000a85 	.word	0x00000a85
    27d8:	000022b1 	.word	0x000022b1
    27dc:	00000d89 	.word	0x00000d89
    27e0:	20000180 	.word	0x20000180
    27e4:	0000069d 	.word	0x0000069d
    27e8:	41200000 	.word	0x41200000
    27ec:	2000010e 	.word	0x2000010e
    27f0:	00006005 	.word	0x00006005
    27f4:	00005781 	.word	0x00005781
    27f8:	477fff00 	.word	0x477fff00
    27fc:	00007c91 	.word	0x00007c91
    2800:	00006fbd 	.word	0x00006fbd
    2804:	00007d35 	.word	0x00007d35
    2808:	2000000c 	.word	0x2000000c
    280c:	447a0000 	.word	0x447a0000
    2810:	000054a9 	.word	0x000054a9
    2814:	20000204 	.word	0x20000204
    2818:	0000540d 	.word	0x0000540d
    281c:	000052f5 	.word	0x000052f5
    2820:	000053a1 	.word	0x000053a1
    2824:	00002209 	.word	0x00002209
    2828:	2000017c 	.word	0x2000017c
	}else 	if (num > 99.99)
    282c:	1c20      	adds	r0, r4, #0
    282e:	1c29      	adds	r1, r5, #0
    2830:	4b62      	ldr	r3, [pc, #392]	; (29bc <main+0x634>)
    2832:	4a61      	ldr	r2, [pc, #388]	; (29b8 <main+0x630>)
    2834:	4e64      	ldr	r6, [pc, #400]	; (29c8 <main+0x640>)
    2836:	47b0      	blx	r6
    2838:	2800      	cmp	r0, #0
    283a:	d02c      	beq.n	2896 <main+0x50e>
	{
		sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    283c:	4863      	ldr	r0, [pc, #396]	; (29cc <main+0x644>)
    283e:	4682      	mov	sl, r0
    2840:	1c38      	adds	r0, r7, #0
    2842:	2164      	movs	r1, #100	; 0x64
    2844:	47d0      	blx	sl
    2846:	4962      	ldr	r1, [pc, #392]	; (29d0 <main+0x648>)
    2848:	4688      	mov	r8, r1
    284a:	210a      	movs	r1, #10
    284c:	47c0      	blx	r8
    284e:	b2c8      	uxtb	r0, r1
    2850:	4d60      	ldr	r5, [pc, #384]	; (29d4 <main+0x64c>)
    2852:	47a8      	blx	r5
    2854:	4c60      	ldr	r4, [pc, #384]	; (29d8 <main+0x650>)
    2856:	7020      	strb	r0, [r4, #0]
		sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    2858:	1c38      	adds	r0, r7, #0
    285a:	210a      	movs	r1, #10
    285c:	47d0      	blx	sl
    285e:	210a      	movs	r1, #10
    2860:	47c0      	blx	r8
    2862:	b2c8      	uxtb	r0, r1
    2864:	47a8      	blx	r5
    2866:	7060      	strb	r0, [r4, #1]
		sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    2868:	1c38      	adds	r0, r7, #0
    286a:	210a      	movs	r1, #10
    286c:	47c0      	blx	r8
    286e:	b2c8      	uxtb	r0, r1
    2870:	47a8      	blx	r5
    2872:	3880      	subs	r0, #128	; 0x80
    2874:	70a0      	strb	r0, [r4, #2]
		sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    2876:	1c38      	adds	r0, r7, #0
    2878:	4b58      	ldr	r3, [pc, #352]	; (29dc <main+0x654>)
    287a:	4798      	blx	r3
    287c:	1c01      	adds	r1, r0, #0
    287e:	9801      	ldr	r0, [sp, #4]
    2880:	4b57      	ldr	r3, [pc, #348]	; (29e0 <main+0x658>)
    2882:	4798      	blx	r3
    2884:	4659      	mov	r1, fp
    2886:	4b57      	ldr	r3, [pc, #348]	; (29e4 <main+0x65c>)
    2888:	4798      	blx	r3
    288a:	4b57      	ldr	r3, [pc, #348]	; (29e8 <main+0x660>)
    288c:	4798      	blx	r3
    288e:	b2c0      	uxtb	r0, r0
    2890:	47a8      	blx	r5
    2892:	70e0      	strb	r0, [r4, #3]
    2894:	e077      	b.n	2986 <main+0x5fe>
	}else if (num > 9.999)
    2896:	1c20      	adds	r0, r4, #0
    2898:	1c29      	adds	r1, r5, #0
    289a:	4a49      	ldr	r2, [pc, #292]	; (29c0 <main+0x638>)
    289c:	4b49      	ldr	r3, [pc, #292]	; (29c4 <main+0x63c>)
    289e:	4c4a      	ldr	r4, [pc, #296]	; (29c8 <main+0x640>)
    28a0:	47a0      	blx	r4
    28a2:	2800      	cmp	r0, #0
    28a4:	d036      	beq.n	2914 <main+0x58c>
	{
		sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    28a6:	1c38      	adds	r0, r7, #0
    28a8:	210a      	movs	r1, #10
    28aa:	4b48      	ldr	r3, [pc, #288]	; (29cc <main+0x644>)
    28ac:	4798      	blx	r3
    28ae:	4a48      	ldr	r2, [pc, #288]	; (29d0 <main+0x648>)
    28b0:	4690      	mov	r8, r2
    28b2:	210a      	movs	r1, #10
    28b4:	4790      	blx	r2
    28b6:	b2c8      	uxtb	r0, r1
    28b8:	4d46      	ldr	r5, [pc, #280]	; (29d4 <main+0x64c>)
    28ba:	47a8      	blx	r5
    28bc:	4c46      	ldr	r4, [pc, #280]	; (29d8 <main+0x650>)
    28be:	7020      	strb	r0, [r4, #0]
		sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    28c0:	1c38      	adds	r0, r7, #0
    28c2:	210a      	movs	r1, #10
    28c4:	47c0      	blx	r8
    28c6:	b2c8      	uxtb	r0, r1
    28c8:	47a8      	blx	r5
    28ca:	3880      	subs	r0, #128	; 0x80
    28cc:	7060      	strb	r0, [r4, #1]
		sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    28ce:	4b43      	ldr	r3, [pc, #268]	; (29dc <main+0x654>)
    28d0:	469a      	mov	sl, r3
    28d2:	1c38      	adds	r0, r7, #0
    28d4:	4798      	blx	r3
    28d6:	1c01      	adds	r1, r0, #0
    28d8:	4e41      	ldr	r6, [pc, #260]	; (29e0 <main+0x658>)
    28da:	46b1      	mov	r9, r6
    28dc:	9801      	ldr	r0, [sp, #4]
    28de:	47b0      	blx	r6
    28e0:	4940      	ldr	r1, [pc, #256]	; (29e4 <main+0x65c>)
    28e2:	4688      	mov	r8, r1
    28e4:	4659      	mov	r1, fp
    28e6:	47c0      	blx	r8
    28e8:	4f3f      	ldr	r7, [pc, #252]	; (29e8 <main+0x660>)
    28ea:	47b8      	blx	r7
    28ec:	b2c0      	uxtb	r0, r0
    28ee:	47a8      	blx	r5
    28f0:	70a0      	strb	r0, [r4, #2]
		sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    28f2:	9801      	ldr	r0, [sp, #4]
    28f4:	4659      	mov	r1, fp
    28f6:	47c0      	blx	r8
    28f8:	1c06      	adds	r6, r0, #0
    28fa:	4b3c      	ldr	r3, [pc, #240]	; (29ec <main+0x664>)
    28fc:	4798      	blx	r3
    28fe:	47d0      	blx	sl
    2900:	1c01      	adds	r1, r0, #0
    2902:	1c30      	adds	r0, r6, #0
    2904:	47c8      	blx	r9
    2906:	4659      	mov	r1, fp
    2908:	47c0      	blx	r8
    290a:	47b8      	blx	r7
    290c:	b2c0      	uxtb	r0, r0
    290e:	47a8      	blx	r5
    2910:	70e0      	strb	r0, [r4, #3]
    2912:	e038      	b.n	2986 <main+0x5fe>
	}else
	{
		sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    2914:	1c38      	adds	r0, r7, #0
    2916:	4a2f      	ldr	r2, [pc, #188]	; (29d4 <main+0x64c>)
    2918:	4690      	mov	r8, r2
    291a:	4790      	blx	r2
    291c:	4d2e      	ldr	r5, [pc, #184]	; (29d8 <main+0x650>)
    291e:	3880      	subs	r0, #128	; 0x80
    2920:	7028      	strb	r0, [r5, #0]
		sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    2922:	1c38      	adds	r0, r7, #0
    2924:	4c2d      	ldr	r4, [pc, #180]	; (29dc <main+0x654>)
    2926:	47a0      	blx	r4
    2928:	1c01      	adds	r1, r0, #0
    292a:	4e2d      	ldr	r6, [pc, #180]	; (29e0 <main+0x658>)
    292c:	46b2      	mov	sl, r6
    292e:	9801      	ldr	r0, [sp, #4]
    2930:	47b0      	blx	r6
    2932:	4c2c      	ldr	r4, [pc, #176]	; (29e4 <main+0x65c>)
    2934:	4659      	mov	r1, fp
    2936:	47a0      	blx	r4
    2938:	492b      	ldr	r1, [pc, #172]	; (29e8 <main+0x660>)
    293a:	4689      	mov	r9, r1
    293c:	4788      	blx	r1
    293e:	b2c0      	uxtb	r0, r0
    2940:	47c0      	blx	r8
    2942:	7068      	strb	r0, [r5, #1]
		sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    2944:	9801      	ldr	r0, [sp, #4]
    2946:	4659      	mov	r1, fp
    2948:	47a0      	blx	r4
    294a:	1c06      	adds	r6, r0, #0
    294c:	4f27      	ldr	r7, [pc, #156]	; (29ec <main+0x664>)
    294e:	47b8      	blx	r7
    2950:	4a22      	ldr	r2, [pc, #136]	; (29dc <main+0x654>)
    2952:	4790      	blx	r2
    2954:	1c01      	adds	r1, r0, #0
    2956:	1c30      	adds	r0, r6, #0
    2958:	47d0      	blx	sl
    295a:	4659      	mov	r1, fp
    295c:	47a0      	blx	r4
    295e:	47c8      	blx	r9
    2960:	b2c0      	uxtb	r0, r0
    2962:	47c0      	blx	r8
    2964:	70a8      	strb	r0, [r5, #2]
		sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    2966:	9801      	ldr	r0, [sp, #4]
    2968:	4921      	ldr	r1, [pc, #132]	; (29f0 <main+0x668>)
    296a:	47a0      	blx	r4
    296c:	1c06      	adds	r6, r0, #0
    296e:	47b8      	blx	r7
    2970:	4b1a      	ldr	r3, [pc, #104]	; (29dc <main+0x654>)
    2972:	4798      	blx	r3
    2974:	1c01      	adds	r1, r0, #0
    2976:	1c30      	adds	r0, r6, #0
    2978:	47d0      	blx	sl
    297a:	4659      	mov	r1, fp
    297c:	47a0      	blx	r4
    297e:	47c8      	blx	r9
    2980:	b2c0      	uxtb	r0, r0
    2982:	47c0      	blx	r8
    2984:	70e8      	strb	r0, [r5, #3]
			sseg_brightness ++;
			set_seg_disp_num(sseg_brightness);
			

		
			printf("woo!! disp at %f\n\r", sseg_num);
    2986:	4c1b      	ldr	r4, [pc, #108]	; (29f4 <main+0x66c>)
    2988:	46a0      	mov	r8, r4
    298a:	4b1b      	ldr	r3, [pc, #108]	; (29f8 <main+0x670>)
    298c:	6818      	ldr	r0, [r3, #0]
    298e:	47a0      	blx	r4
    2990:	1c02      	adds	r2, r0, #0
    2992:	1c0b      	adds	r3, r1, #0
    2994:	4819      	ldr	r0, [pc, #100]	; (29fc <main+0x674>)
    2996:	4c1a      	ldr	r4, [pc, #104]	; (2a00 <main+0x678>)
    2998:	47a0      	blx	r4
    299a:	4d1a      	ldr	r5, [pc, #104]	; (2a04 <main+0x67c>)
    299c:	2680      	movs	r6, #128	; 0x80
    299e:	02b6      	lsls	r6, r6, #10
    29a0:	61ae      	str	r6, [r5, #24]
			
			port_pin_set_output_level(LED_SYS, true);
			
			printf("adc %.3f\n\r", adc_v);
    29a2:	9802      	ldr	r0, [sp, #8]
    29a4:	47c0      	blx	r8
    29a6:	1c02      	adds	r2, r0, #0
    29a8:	1c0b      	adds	r3, r1, #0
    29aa:	4817      	ldr	r0, [pc, #92]	; (2a08 <main+0x680>)
    29ac:	47a0      	blx	r4
			printf("\n\r");
    29ae:	4817      	ldr	r0, [pc, #92]	; (2a0c <main+0x684>)
    29b0:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    29b2:	616e      	str	r6, [r5, #20]
    29b4:	e662      	b.n	267c <main+0x2f4>
    29b6:	46c0      	nop			; (mov r8, r8)
    29b8:	28f5c28f 	.word	0x28f5c28f
    29bc:	4058ff5c 	.word	0x4058ff5c
    29c0:	ed916873 	.word	0xed916873
    29c4:	4023ff7c 	.word	0x4023ff7c
    29c8:	0000540d 	.word	0x0000540d
    29cc:	000052f5 	.word	0x000052f5
    29d0:	000053a1 	.word	0x000053a1
    29d4:	00002209 	.word	0x00002209
    29d8:	2000017c 	.word	0x2000017c
    29dc:	00005f4d 	.word	0x00005f4d
    29e0:	00005c21 	.word	0x00005c21
    29e4:	000059cd 	.word	0x000059cd
    29e8:	00005479 	.word	0x00005479
    29ec:	00005f0d 	.word	0x00005f0d
    29f0:	42c80000 	.word	0x42c80000
    29f4:	00007c91 	.word	0x00007c91
    29f8:	2000000c 	.word	0x2000000c
    29fc:	00008220 	.word	0x00008220
    2a00:	00002a81 	.word	0x00002a81
    2a04:	41004400 	.word	0x41004400
    2a08:	00008234 	.word	0x00008234
    2a0c:	00008230 	.word	0x00008230

00002a10 <__libc_init_array>:
    2a10:	b570      	push	{r4, r5, r6, lr}
    2a12:	4b0e      	ldr	r3, [pc, #56]	; (2a4c <__libc_init_array+0x3c>)
    2a14:	4d0e      	ldr	r5, [pc, #56]	; (2a50 <__libc_init_array+0x40>)
    2a16:	2400      	movs	r4, #0
    2a18:	1aed      	subs	r5, r5, r3
    2a1a:	10ad      	asrs	r5, r5, #2
    2a1c:	1c1e      	adds	r6, r3, #0
    2a1e:	42ac      	cmp	r4, r5
    2a20:	d004      	beq.n	2a2c <__libc_init_array+0x1c>
    2a22:	00a3      	lsls	r3, r4, #2
    2a24:	58f3      	ldr	r3, [r6, r3]
    2a26:	4798      	blx	r3
    2a28:	3401      	adds	r4, #1
    2a2a:	e7f8      	b.n	2a1e <__libc_init_array+0xe>
    2a2c:	f005 fd6a 	bl	8504 <_init>
    2a30:	4b08      	ldr	r3, [pc, #32]	; (2a54 <__libc_init_array+0x44>)
    2a32:	4d09      	ldr	r5, [pc, #36]	; (2a58 <__libc_init_array+0x48>)
    2a34:	2400      	movs	r4, #0
    2a36:	1aed      	subs	r5, r5, r3
    2a38:	10ad      	asrs	r5, r5, #2
    2a3a:	1c1e      	adds	r6, r3, #0
    2a3c:	42ac      	cmp	r4, r5
    2a3e:	d004      	beq.n	2a4a <__libc_init_array+0x3a>
    2a40:	00a3      	lsls	r3, r4, #2
    2a42:	58f3      	ldr	r3, [r6, r3]
    2a44:	4798      	blx	r3
    2a46:	3401      	adds	r4, #1
    2a48:	e7f8      	b.n	2a3c <__libc_init_array+0x2c>
    2a4a:	bd70      	pop	{r4, r5, r6, pc}
    2a4c:	00008510 	.word	0x00008510
    2a50:	00008510 	.word	0x00008510
    2a54:	00008510 	.word	0x00008510
    2a58:	00008514 	.word	0x00008514

00002a5c <memcpy>:
    2a5c:	b510      	push	{r4, lr}
    2a5e:	2300      	movs	r3, #0
    2a60:	4293      	cmp	r3, r2
    2a62:	d003      	beq.n	2a6c <memcpy+0x10>
    2a64:	5ccc      	ldrb	r4, [r1, r3]
    2a66:	54c4      	strb	r4, [r0, r3]
    2a68:	3301      	adds	r3, #1
    2a6a:	e7f9      	b.n	2a60 <memcpy+0x4>
    2a6c:	bd10      	pop	{r4, pc}

00002a6e <memset>:
    2a6e:	1c03      	adds	r3, r0, #0
    2a70:	1882      	adds	r2, r0, r2
    2a72:	4293      	cmp	r3, r2
    2a74:	d002      	beq.n	2a7c <memset+0xe>
    2a76:	7019      	strb	r1, [r3, #0]
    2a78:	3301      	adds	r3, #1
    2a7a:	e7fa      	b.n	2a72 <memset+0x4>
    2a7c:	4770      	bx	lr
	...

00002a80 <iprintf>:
    2a80:	b40f      	push	{r0, r1, r2, r3}
    2a82:	4b0b      	ldr	r3, [pc, #44]	; (2ab0 <iprintf+0x30>)
    2a84:	b513      	push	{r0, r1, r4, lr}
    2a86:	681c      	ldr	r4, [r3, #0]
    2a88:	2c00      	cmp	r4, #0
    2a8a:	d005      	beq.n	2a98 <iprintf+0x18>
    2a8c:	69a3      	ldr	r3, [r4, #24]
    2a8e:	2b00      	cmp	r3, #0
    2a90:	d102      	bne.n	2a98 <iprintf+0x18>
    2a92:	1c20      	adds	r0, r4, #0
    2a94:	f001 fe62 	bl	475c <__sinit>
    2a98:	ab05      	add	r3, sp, #20
    2a9a:	68a1      	ldr	r1, [r4, #8]
    2a9c:	1c20      	adds	r0, r4, #0
    2a9e:	9a04      	ldr	r2, [sp, #16]
    2aa0:	9301      	str	r3, [sp, #4]
    2aa2:	f000 f8bf 	bl	2c24 <_vfiprintf_r>
    2aa6:	bc16      	pop	{r1, r2, r4}
    2aa8:	bc08      	pop	{r3}
    2aaa:	b004      	add	sp, #16
    2aac:	4718      	bx	r3
    2aae:	46c0      	nop			; (mov r8, r8)
    2ab0:	20000074 	.word	0x20000074

00002ab4 <setbuf>:
    2ab4:	b508      	push	{r3, lr}
    2ab6:	424a      	negs	r2, r1
    2ab8:	414a      	adcs	r2, r1
    2aba:	2380      	movs	r3, #128	; 0x80
    2abc:	0052      	lsls	r2, r2, #1
    2abe:	00db      	lsls	r3, r3, #3
    2ac0:	f000 f802 	bl	2ac8 <setvbuf>
    2ac4:	bd08      	pop	{r3, pc}
	...

00002ac8 <setvbuf>:
    2ac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2aca:	1c1e      	adds	r6, r3, #0
    2acc:	4b3c      	ldr	r3, [pc, #240]	; (2bc0 <setvbuf+0xf8>)
    2ace:	1c04      	adds	r4, r0, #0
    2ad0:	681d      	ldr	r5, [r3, #0]
    2ad2:	1c0f      	adds	r7, r1, #0
    2ad4:	9201      	str	r2, [sp, #4]
    2ad6:	2d00      	cmp	r5, #0
    2ad8:	d005      	beq.n	2ae6 <setvbuf+0x1e>
    2ada:	69aa      	ldr	r2, [r5, #24]
    2adc:	2a00      	cmp	r2, #0
    2ade:	d102      	bne.n	2ae6 <setvbuf+0x1e>
    2ae0:	1c28      	adds	r0, r5, #0
    2ae2:	f001 fe3b 	bl	475c <__sinit>
    2ae6:	4b37      	ldr	r3, [pc, #220]	; (2bc4 <setvbuf+0xfc>)
    2ae8:	429c      	cmp	r4, r3
    2aea:	d101      	bne.n	2af0 <setvbuf+0x28>
    2aec:	686c      	ldr	r4, [r5, #4]
    2aee:	e008      	b.n	2b02 <setvbuf+0x3a>
    2af0:	4b35      	ldr	r3, [pc, #212]	; (2bc8 <setvbuf+0x100>)
    2af2:	429c      	cmp	r4, r3
    2af4:	d101      	bne.n	2afa <setvbuf+0x32>
    2af6:	68ac      	ldr	r4, [r5, #8]
    2af8:	e003      	b.n	2b02 <setvbuf+0x3a>
    2afa:	4b34      	ldr	r3, [pc, #208]	; (2bcc <setvbuf+0x104>)
    2afc:	429c      	cmp	r4, r3
    2afe:	d100      	bne.n	2b02 <setvbuf+0x3a>
    2b00:	68ec      	ldr	r4, [r5, #12]
    2b02:	9b01      	ldr	r3, [sp, #4]
    2b04:	2b02      	cmp	r3, #2
    2b06:	d857      	bhi.n	2bb8 <setvbuf+0xf0>
    2b08:	2e00      	cmp	r6, #0
    2b0a:	db55      	blt.n	2bb8 <setvbuf+0xf0>
    2b0c:	1c28      	adds	r0, r5, #0
    2b0e:	1c21      	adds	r1, r4, #0
    2b10:	f001 fda4 	bl	465c <_fflush_r>
    2b14:	2300      	movs	r3, #0
    2b16:	6063      	str	r3, [r4, #4]
    2b18:	61a3      	str	r3, [r4, #24]
    2b1a:	89a3      	ldrh	r3, [r4, #12]
    2b1c:	061a      	lsls	r2, r3, #24
    2b1e:	d503      	bpl.n	2b28 <setvbuf+0x60>
    2b20:	1c28      	adds	r0, r5, #0
    2b22:	6921      	ldr	r1, [r4, #16]
    2b24:	f002 f9f0 	bl	4f08 <_free_r>
    2b28:	89a3      	ldrh	r3, [r4, #12]
    2b2a:	2283      	movs	r2, #131	; 0x83
    2b2c:	4393      	bics	r3, r2
    2b2e:	81a3      	strh	r3, [r4, #12]
    2b30:	9b01      	ldr	r3, [sp, #4]
    2b32:	2b02      	cmp	r3, #2
    2b34:	d013      	beq.n	2b5e <setvbuf+0x96>
    2b36:	2f00      	cmp	r7, #0
    2b38:	d125      	bne.n	2b86 <setvbuf+0xbe>
    2b3a:	2e00      	cmp	r6, #0
    2b3c:	d101      	bne.n	2b42 <setvbuf+0x7a>
    2b3e:	2680      	movs	r6, #128	; 0x80
    2b40:	00f6      	lsls	r6, r6, #3
    2b42:	1c30      	adds	r0, r6, #0
    2b44:	f001 fece 	bl	48e4 <malloc>
    2b48:	1e07      	subs	r7, r0, #0
    2b4a:	d118      	bne.n	2b7e <setvbuf+0xb6>
    2b4c:	2080      	movs	r0, #128	; 0x80
    2b4e:	00c0      	lsls	r0, r0, #3
    2b50:	f001 fec8 	bl	48e4 <malloc>
    2b54:	1e07      	subs	r7, r0, #0
    2b56:	d110      	bne.n	2b7a <setvbuf+0xb2>
    2b58:	2001      	movs	r0, #1
    2b5a:	4240      	negs	r0, r0
    2b5c:	e000      	b.n	2b60 <setvbuf+0x98>
    2b5e:	2000      	movs	r0, #0
    2b60:	89a3      	ldrh	r3, [r4, #12]
    2b62:	2202      	movs	r2, #2
    2b64:	4313      	orrs	r3, r2
    2b66:	81a3      	strh	r3, [r4, #12]
    2b68:	2300      	movs	r3, #0
    2b6a:	60a3      	str	r3, [r4, #8]
    2b6c:	1c23      	adds	r3, r4, #0
    2b6e:	3347      	adds	r3, #71	; 0x47
    2b70:	6023      	str	r3, [r4, #0]
    2b72:	6123      	str	r3, [r4, #16]
    2b74:	2301      	movs	r3, #1
    2b76:	6163      	str	r3, [r4, #20]
    2b78:	e020      	b.n	2bbc <setvbuf+0xf4>
    2b7a:	2680      	movs	r6, #128	; 0x80
    2b7c:	00f6      	lsls	r6, r6, #3
    2b7e:	89a3      	ldrh	r3, [r4, #12]
    2b80:	2280      	movs	r2, #128	; 0x80
    2b82:	4313      	orrs	r3, r2
    2b84:	81a3      	strh	r3, [r4, #12]
    2b86:	9a01      	ldr	r2, [sp, #4]
    2b88:	2a01      	cmp	r2, #1
    2b8a:	d104      	bne.n	2b96 <setvbuf+0xce>
    2b8c:	89a3      	ldrh	r3, [r4, #12]
    2b8e:	4313      	orrs	r3, r2
    2b90:	81a3      	strh	r3, [r4, #12]
    2b92:	4273      	negs	r3, r6
    2b94:	61a3      	str	r3, [r4, #24]
    2b96:	4b0e      	ldr	r3, [pc, #56]	; (2bd0 <setvbuf+0x108>)
    2b98:	2000      	movs	r0, #0
    2b9a:	62ab      	str	r3, [r5, #40]	; 0x28
    2b9c:	89a3      	ldrh	r3, [r4, #12]
    2b9e:	6027      	str	r7, [r4, #0]
    2ba0:	6127      	str	r7, [r4, #16]
    2ba2:	6166      	str	r6, [r4, #20]
    2ba4:	071a      	lsls	r2, r3, #28
    2ba6:	d509      	bpl.n	2bbc <setvbuf+0xf4>
    2ba8:	2203      	movs	r2, #3
    2baa:	4013      	ands	r3, r2
    2bac:	425a      	negs	r2, r3
    2bae:	4153      	adcs	r3, r2
    2bb0:	425b      	negs	r3, r3
    2bb2:	401e      	ands	r6, r3
    2bb4:	60a6      	str	r6, [r4, #8]
    2bb6:	e001      	b.n	2bbc <setvbuf+0xf4>
    2bb8:	2001      	movs	r0, #1
    2bba:	4240      	negs	r0, r0
    2bbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2bbe:	46c0      	nop			; (mov r8, r8)
    2bc0:	20000074 	.word	0x20000074
    2bc4:	0000829c 	.word	0x0000829c
    2bc8:	000082bc 	.word	0x000082bc
    2bcc:	000082dc 	.word	0x000082dc
    2bd0:	000046b5 	.word	0x000046b5

00002bd4 <__sfputc_r>:
    2bd4:	6893      	ldr	r3, [r2, #8]
    2bd6:	b510      	push	{r4, lr}
    2bd8:	3b01      	subs	r3, #1
    2bda:	6093      	str	r3, [r2, #8]
    2bdc:	2b00      	cmp	r3, #0
    2bde:	da05      	bge.n	2bec <__sfputc_r+0x18>
    2be0:	6994      	ldr	r4, [r2, #24]
    2be2:	42a3      	cmp	r3, r4
    2be4:	db08      	blt.n	2bf8 <__sfputc_r+0x24>
    2be6:	b2cb      	uxtb	r3, r1
    2be8:	2b0a      	cmp	r3, #10
    2bea:	d005      	beq.n	2bf8 <__sfputc_r+0x24>
    2bec:	6813      	ldr	r3, [r2, #0]
    2bee:	1c58      	adds	r0, r3, #1
    2bf0:	6010      	str	r0, [r2, #0]
    2bf2:	7019      	strb	r1, [r3, #0]
    2bf4:	b2c8      	uxtb	r0, r1
    2bf6:	e001      	b.n	2bfc <__sfputc_r+0x28>
    2bf8:	f000 fd74 	bl	36e4 <__swbuf_r>
    2bfc:	bd10      	pop	{r4, pc}

00002bfe <__sfputs_r>:
    2bfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c00:	1c06      	adds	r6, r0, #0
    2c02:	1c0f      	adds	r7, r1, #0
    2c04:	1c14      	adds	r4, r2, #0
    2c06:	18d5      	adds	r5, r2, r3
    2c08:	42ac      	cmp	r4, r5
    2c0a:	d008      	beq.n	2c1e <__sfputs_r+0x20>
    2c0c:	7821      	ldrb	r1, [r4, #0]
    2c0e:	1c30      	adds	r0, r6, #0
    2c10:	1c3a      	adds	r2, r7, #0
    2c12:	f7ff ffdf 	bl	2bd4 <__sfputc_r>
    2c16:	3401      	adds	r4, #1
    2c18:	1c43      	adds	r3, r0, #1
    2c1a:	d1f5      	bne.n	2c08 <__sfputs_r+0xa>
    2c1c:	e000      	b.n	2c20 <__sfputs_r+0x22>
    2c1e:	2000      	movs	r0, #0
    2c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00002c24 <_vfiprintf_r>:
    2c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c26:	b09f      	sub	sp, #124	; 0x7c
    2c28:	1c06      	adds	r6, r0, #0
    2c2a:	1c0f      	adds	r7, r1, #0
    2c2c:	9203      	str	r2, [sp, #12]
    2c2e:	9305      	str	r3, [sp, #20]
    2c30:	2800      	cmp	r0, #0
    2c32:	d004      	beq.n	2c3e <_vfiprintf_r+0x1a>
    2c34:	6981      	ldr	r1, [r0, #24]
    2c36:	2900      	cmp	r1, #0
    2c38:	d101      	bne.n	2c3e <_vfiprintf_r+0x1a>
    2c3a:	f001 fd8f 	bl	475c <__sinit>
    2c3e:	4b75      	ldr	r3, [pc, #468]	; (2e14 <_vfiprintf_r+0x1f0>)
    2c40:	429f      	cmp	r7, r3
    2c42:	d101      	bne.n	2c48 <_vfiprintf_r+0x24>
    2c44:	6877      	ldr	r7, [r6, #4]
    2c46:	e008      	b.n	2c5a <_vfiprintf_r+0x36>
    2c48:	4b73      	ldr	r3, [pc, #460]	; (2e18 <_vfiprintf_r+0x1f4>)
    2c4a:	429f      	cmp	r7, r3
    2c4c:	d101      	bne.n	2c52 <_vfiprintf_r+0x2e>
    2c4e:	68b7      	ldr	r7, [r6, #8]
    2c50:	e003      	b.n	2c5a <_vfiprintf_r+0x36>
    2c52:	4b72      	ldr	r3, [pc, #456]	; (2e1c <_vfiprintf_r+0x1f8>)
    2c54:	429f      	cmp	r7, r3
    2c56:	d100      	bne.n	2c5a <_vfiprintf_r+0x36>
    2c58:	68f7      	ldr	r7, [r6, #12]
    2c5a:	89bb      	ldrh	r3, [r7, #12]
    2c5c:	071a      	lsls	r2, r3, #28
    2c5e:	d50a      	bpl.n	2c76 <_vfiprintf_r+0x52>
    2c60:	693b      	ldr	r3, [r7, #16]
    2c62:	2b00      	cmp	r3, #0
    2c64:	d007      	beq.n	2c76 <_vfiprintf_r+0x52>
    2c66:	ad06      	add	r5, sp, #24
    2c68:	2300      	movs	r3, #0
    2c6a:	616b      	str	r3, [r5, #20]
    2c6c:	2320      	movs	r3, #32
    2c6e:	766b      	strb	r3, [r5, #25]
    2c70:	2330      	movs	r3, #48	; 0x30
    2c72:	76ab      	strb	r3, [r5, #26]
    2c74:	e03b      	b.n	2cee <_vfiprintf_r+0xca>
    2c76:	1c30      	adds	r0, r6, #0
    2c78:	1c39      	adds	r1, r7, #0
    2c7a:	f000 fd8b 	bl	3794 <__swsetup_r>
    2c7e:	2800      	cmp	r0, #0
    2c80:	d0f1      	beq.n	2c66 <_vfiprintf_r+0x42>
    2c82:	2001      	movs	r0, #1
    2c84:	4240      	negs	r0, r0
    2c86:	e0c2      	b.n	2e0e <_vfiprintf_r+0x1ea>
    2c88:	9a05      	ldr	r2, [sp, #20]
    2c8a:	1d11      	adds	r1, r2, #4
    2c8c:	6812      	ldr	r2, [r2, #0]
    2c8e:	9105      	str	r1, [sp, #20]
    2c90:	2a00      	cmp	r2, #0
    2c92:	db76      	blt.n	2d82 <_vfiprintf_r+0x15e>
    2c94:	9209      	str	r2, [sp, #36]	; 0x24
    2c96:	3401      	adds	r4, #1
    2c98:	7823      	ldrb	r3, [r4, #0]
    2c9a:	2b2e      	cmp	r3, #46	; 0x2e
    2c9c:	d100      	bne.n	2ca0 <_vfiprintf_r+0x7c>
    2c9e:	e081      	b.n	2da4 <_vfiprintf_r+0x180>
    2ca0:	7821      	ldrb	r1, [r4, #0]
    2ca2:	485f      	ldr	r0, [pc, #380]	; (2e20 <_vfiprintf_r+0x1fc>)
    2ca4:	2203      	movs	r2, #3
    2ca6:	f001 fe27 	bl	48f8 <memchr>
    2caa:	2800      	cmp	r0, #0
    2cac:	d007      	beq.n	2cbe <_vfiprintf_r+0x9a>
    2cae:	495c      	ldr	r1, [pc, #368]	; (2e20 <_vfiprintf_r+0x1fc>)
    2cb0:	682a      	ldr	r2, [r5, #0]
    2cb2:	1a43      	subs	r3, r0, r1
    2cb4:	2040      	movs	r0, #64	; 0x40
    2cb6:	4098      	lsls	r0, r3
    2cb8:	4310      	orrs	r0, r2
    2cba:	6028      	str	r0, [r5, #0]
    2cbc:	3401      	adds	r4, #1
    2cbe:	7821      	ldrb	r1, [r4, #0]
    2cc0:	1c63      	adds	r3, r4, #1
    2cc2:	4858      	ldr	r0, [pc, #352]	; (2e24 <_vfiprintf_r+0x200>)
    2cc4:	2206      	movs	r2, #6
    2cc6:	9303      	str	r3, [sp, #12]
    2cc8:	7629      	strb	r1, [r5, #24]
    2cca:	f001 fe15 	bl	48f8 <memchr>
    2cce:	2800      	cmp	r0, #0
    2cd0:	d100      	bne.n	2cd4 <_vfiprintf_r+0xb0>
    2cd2:	e08a      	b.n	2dea <_vfiprintf_r+0x1c6>
    2cd4:	4b54      	ldr	r3, [pc, #336]	; (2e28 <_vfiprintf_r+0x204>)
    2cd6:	2b00      	cmp	r3, #0
    2cd8:	d17e      	bne.n	2dd8 <_vfiprintf_r+0x1b4>
    2cda:	9b05      	ldr	r3, [sp, #20]
    2cdc:	2207      	movs	r2, #7
    2cde:	3307      	adds	r3, #7
    2ce0:	4393      	bics	r3, r2
    2ce2:	3308      	adds	r3, #8
    2ce4:	9305      	str	r3, [sp, #20]
    2ce6:	696a      	ldr	r2, [r5, #20]
    2ce8:	9904      	ldr	r1, [sp, #16]
    2cea:	1853      	adds	r3, r2, r1
    2cec:	616b      	str	r3, [r5, #20]
    2cee:	9c03      	ldr	r4, [sp, #12]
    2cf0:	7823      	ldrb	r3, [r4, #0]
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d104      	bne.n	2d00 <_vfiprintf_r+0xdc>
    2cf6:	9903      	ldr	r1, [sp, #12]
    2cf8:	1a61      	subs	r1, r4, r1
    2cfa:	9102      	str	r1, [sp, #8]
    2cfc:	d010      	beq.n	2d20 <_vfiprintf_r+0xfc>
    2cfe:	e003      	b.n	2d08 <_vfiprintf_r+0xe4>
    2d00:	2b25      	cmp	r3, #37	; 0x25
    2d02:	d0f8      	beq.n	2cf6 <_vfiprintf_r+0xd2>
    2d04:	3401      	adds	r4, #1
    2d06:	e7f3      	b.n	2cf0 <_vfiprintf_r+0xcc>
    2d08:	1c30      	adds	r0, r6, #0
    2d0a:	1c39      	adds	r1, r7, #0
    2d0c:	9a03      	ldr	r2, [sp, #12]
    2d0e:	9b02      	ldr	r3, [sp, #8]
    2d10:	f7ff ff75 	bl	2bfe <__sfputs_r>
    2d14:	3001      	adds	r0, #1
    2d16:	d075      	beq.n	2e04 <_vfiprintf_r+0x1e0>
    2d18:	696a      	ldr	r2, [r5, #20]
    2d1a:	9902      	ldr	r1, [sp, #8]
    2d1c:	1853      	adds	r3, r2, r1
    2d1e:	616b      	str	r3, [r5, #20]
    2d20:	7823      	ldrb	r3, [r4, #0]
    2d22:	2b00      	cmp	r3, #0
    2d24:	d06e      	beq.n	2e04 <_vfiprintf_r+0x1e0>
    2d26:	2201      	movs	r2, #1
    2d28:	4252      	negs	r2, r2
    2d2a:	606a      	str	r2, [r5, #4]
    2d2c:	466a      	mov	r2, sp
    2d2e:	2300      	movs	r3, #0
    2d30:	325b      	adds	r2, #91	; 0x5b
    2d32:	3401      	adds	r4, #1
    2d34:	602b      	str	r3, [r5, #0]
    2d36:	60eb      	str	r3, [r5, #12]
    2d38:	60ab      	str	r3, [r5, #8]
    2d3a:	7013      	strb	r3, [r2, #0]
    2d3c:	65ab      	str	r3, [r5, #88]	; 0x58
    2d3e:	7821      	ldrb	r1, [r4, #0]
    2d40:	483a      	ldr	r0, [pc, #232]	; (2e2c <_vfiprintf_r+0x208>)
    2d42:	2205      	movs	r2, #5
    2d44:	f001 fdd8 	bl	48f8 <memchr>
    2d48:	2800      	cmp	r0, #0
    2d4a:	d008      	beq.n	2d5e <_vfiprintf_r+0x13a>
    2d4c:	4a37      	ldr	r2, [pc, #220]	; (2e2c <_vfiprintf_r+0x208>)
    2d4e:	3401      	adds	r4, #1
    2d50:	1a83      	subs	r3, r0, r2
    2d52:	2001      	movs	r0, #1
    2d54:	4098      	lsls	r0, r3
    2d56:	682b      	ldr	r3, [r5, #0]
    2d58:	4318      	orrs	r0, r3
    2d5a:	6028      	str	r0, [r5, #0]
    2d5c:	e7ef      	b.n	2d3e <_vfiprintf_r+0x11a>
    2d5e:	682b      	ldr	r3, [r5, #0]
    2d60:	06d9      	lsls	r1, r3, #27
    2d62:	d503      	bpl.n	2d6c <_vfiprintf_r+0x148>
    2d64:	466a      	mov	r2, sp
    2d66:	2120      	movs	r1, #32
    2d68:	325b      	adds	r2, #91	; 0x5b
    2d6a:	7011      	strb	r1, [r2, #0]
    2d6c:	071a      	lsls	r2, r3, #28
    2d6e:	d503      	bpl.n	2d78 <_vfiprintf_r+0x154>
    2d70:	466a      	mov	r2, sp
    2d72:	212b      	movs	r1, #43	; 0x2b
    2d74:	325b      	adds	r2, #91	; 0x5b
    2d76:	7011      	strb	r1, [r2, #0]
    2d78:	7822      	ldrb	r2, [r4, #0]
    2d7a:	2a2a      	cmp	r2, #42	; 0x2a
    2d7c:	d084      	beq.n	2c88 <_vfiprintf_r+0x64>
    2d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2d80:	e005      	b.n	2d8e <_vfiprintf_r+0x16a>
    2d82:	4252      	negs	r2, r2
    2d84:	60ea      	str	r2, [r5, #12]
    2d86:	2202      	movs	r2, #2
    2d88:	4313      	orrs	r3, r2
    2d8a:	602b      	str	r3, [r5, #0]
    2d8c:	e783      	b.n	2c96 <_vfiprintf_r+0x72>
    2d8e:	7822      	ldrb	r2, [r4, #0]
    2d90:	3a30      	subs	r2, #48	; 0x30
    2d92:	2a09      	cmp	r2, #9
    2d94:	d804      	bhi.n	2da0 <_vfiprintf_r+0x17c>
    2d96:	210a      	movs	r1, #10
    2d98:	434b      	muls	r3, r1
    2d9a:	3401      	adds	r4, #1
    2d9c:	189b      	adds	r3, r3, r2
    2d9e:	e7f6      	b.n	2d8e <_vfiprintf_r+0x16a>
    2da0:	9309      	str	r3, [sp, #36]	; 0x24
    2da2:	e779      	b.n	2c98 <_vfiprintf_r+0x74>
    2da4:	7863      	ldrb	r3, [r4, #1]
    2da6:	2b2a      	cmp	r3, #42	; 0x2a
    2da8:	d109      	bne.n	2dbe <_vfiprintf_r+0x19a>
    2daa:	9b05      	ldr	r3, [sp, #20]
    2dac:	3402      	adds	r4, #2
    2dae:	1d1a      	adds	r2, r3, #4
    2db0:	681b      	ldr	r3, [r3, #0]
    2db2:	9205      	str	r2, [sp, #20]
    2db4:	2b00      	cmp	r3, #0
    2db6:	da0d      	bge.n	2dd4 <_vfiprintf_r+0x1b0>
    2db8:	2301      	movs	r3, #1
    2dba:	425b      	negs	r3, r3
    2dbc:	e00a      	b.n	2dd4 <_vfiprintf_r+0x1b0>
    2dbe:	3401      	adds	r4, #1
    2dc0:	2300      	movs	r3, #0
    2dc2:	7822      	ldrb	r2, [r4, #0]
    2dc4:	3a30      	subs	r2, #48	; 0x30
    2dc6:	2a09      	cmp	r2, #9
    2dc8:	d804      	bhi.n	2dd4 <_vfiprintf_r+0x1b0>
    2dca:	210a      	movs	r1, #10
    2dcc:	434b      	muls	r3, r1
    2dce:	3401      	adds	r4, #1
    2dd0:	189b      	adds	r3, r3, r2
    2dd2:	e7f6      	b.n	2dc2 <_vfiprintf_r+0x19e>
    2dd4:	9307      	str	r3, [sp, #28]
    2dd6:	e763      	b.n	2ca0 <_vfiprintf_r+0x7c>
    2dd8:	ab05      	add	r3, sp, #20
    2dda:	9300      	str	r3, [sp, #0]
    2ddc:	1c30      	adds	r0, r6, #0
    2dde:	1c29      	adds	r1, r5, #0
    2de0:	1c3a      	adds	r2, r7, #0
    2de2:	4b13      	ldr	r3, [pc, #76]	; (2e30 <_vfiprintf_r+0x20c>)
    2de4:	f000 f8c8 	bl	2f78 <_printf_float>
    2de8:	e007      	b.n	2dfa <_vfiprintf_r+0x1d6>
    2dea:	ab05      	add	r3, sp, #20
    2dec:	9300      	str	r3, [sp, #0]
    2dee:	1c30      	adds	r0, r6, #0
    2df0:	1c29      	adds	r1, r5, #0
    2df2:	1c3a      	adds	r2, r7, #0
    2df4:	4b0e      	ldr	r3, [pc, #56]	; (2e30 <_vfiprintf_r+0x20c>)
    2df6:	f000 fb5f 	bl	34b8 <_printf_i>
    2dfa:	9004      	str	r0, [sp, #16]
    2dfc:	9904      	ldr	r1, [sp, #16]
    2dfe:	3101      	adds	r1, #1
    2e00:	d000      	beq.n	2e04 <_vfiprintf_r+0x1e0>
    2e02:	e770      	b.n	2ce6 <_vfiprintf_r+0xc2>
    2e04:	89bb      	ldrh	r3, [r7, #12]
    2e06:	065a      	lsls	r2, r3, #25
    2e08:	d500      	bpl.n	2e0c <_vfiprintf_r+0x1e8>
    2e0a:	e73a      	b.n	2c82 <_vfiprintf_r+0x5e>
    2e0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2e0e:	b01f      	add	sp, #124	; 0x7c
    2e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	0000829c 	.word	0x0000829c
    2e18:	000082bc 	.word	0x000082bc
    2e1c:	000082dc 	.word	0x000082dc
    2e20:	0000824e 	.word	0x0000824e
    2e24:	00008252 	.word	0x00008252
    2e28:	00002f79 	.word	0x00002f79
    2e2c:	00008248 	.word	0x00008248
    2e30:	00002bff 	.word	0x00002bff
    2e34:	00000000 	.word	0x00000000

00002e38 <__cvt>:
    2e38:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e3a:	b08b      	sub	sp, #44	; 0x2c
    2e3c:	1c16      	adds	r6, r2, #0
    2e3e:	1c1c      	adds	r4, r3, #0
    2e40:	9912      	ldr	r1, [sp, #72]	; 0x48
    2e42:	d504      	bpl.n	2e4e <__cvt+0x16>
    2e44:	2280      	movs	r2, #128	; 0x80
    2e46:	0612      	lsls	r2, r2, #24
    2e48:	18a4      	adds	r4, r4, r2
    2e4a:	232d      	movs	r3, #45	; 0x2d
    2e4c:	e000      	b.n	2e50 <__cvt+0x18>
    2e4e:	2300      	movs	r3, #0
    2e50:	9f14      	ldr	r7, [sp, #80]	; 0x50
    2e52:	700b      	strb	r3, [r1, #0]
    2e54:	2320      	movs	r3, #32
    2e56:	439f      	bics	r7, r3
    2e58:	2f46      	cmp	r7, #70	; 0x46
    2e5a:	d008      	beq.n	2e6e <__cvt+0x36>
    2e5c:	1c3a      	adds	r2, r7, #0
    2e5e:	3a45      	subs	r2, #69	; 0x45
    2e60:	4251      	negs	r1, r2
    2e62:	414a      	adcs	r2, r1
    2e64:	9910      	ldr	r1, [sp, #64]	; 0x40
    2e66:	2302      	movs	r3, #2
    2e68:	1889      	adds	r1, r1, r2
    2e6a:	9110      	str	r1, [sp, #64]	; 0x40
    2e6c:	e000      	b.n	2e70 <__cvt+0x38>
    2e6e:	2303      	movs	r3, #3
    2e70:	9300      	str	r3, [sp, #0]
    2e72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2e74:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2e76:	9302      	str	r3, [sp, #8]
    2e78:	ab08      	add	r3, sp, #32
    2e7a:	9303      	str	r3, [sp, #12]
    2e7c:	ab09      	add	r3, sp, #36	; 0x24
    2e7e:	9201      	str	r2, [sp, #4]
    2e80:	9304      	str	r3, [sp, #16]
    2e82:	1c32      	adds	r2, r6, #0
    2e84:	1c23      	adds	r3, r4, #0
    2e86:	f000 fd83 	bl	3990 <_dtoa_r>
    2e8a:	1c05      	adds	r5, r0, #0
    2e8c:	2f47      	cmp	r7, #71	; 0x47
    2e8e:	d102      	bne.n	2e96 <__cvt+0x5e>
    2e90:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e92:	07c9      	lsls	r1, r1, #31
    2e94:	d52c      	bpl.n	2ef0 <__cvt+0xb8>
    2e96:	9910      	ldr	r1, [sp, #64]	; 0x40
    2e98:	1869      	adds	r1, r5, r1
    2e9a:	9107      	str	r1, [sp, #28]
    2e9c:	2f46      	cmp	r7, #70	; 0x46
    2e9e:	d114      	bne.n	2eca <__cvt+0x92>
    2ea0:	782b      	ldrb	r3, [r5, #0]
    2ea2:	2b30      	cmp	r3, #48	; 0x30
    2ea4:	d10c      	bne.n	2ec0 <__cvt+0x88>
    2ea6:	1c30      	adds	r0, r6, #0
    2ea8:	1c21      	adds	r1, r4, #0
    2eaa:	4b16      	ldr	r3, [pc, #88]	; (2f04 <__cvt+0xcc>)
    2eac:	4a14      	ldr	r2, [pc, #80]	; (2f00 <__cvt+0xc8>)
    2eae:	f002 fa93 	bl	53d8 <__aeabi_dcmpeq>
    2eb2:	2800      	cmp	r0, #0
    2eb4:	d104      	bne.n	2ec0 <__cvt+0x88>
    2eb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2eb8:	2301      	movs	r3, #1
    2eba:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2ebc:	1a9b      	subs	r3, r3, r2
    2ebe:	600b      	str	r3, [r1, #0]
    2ec0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2ec2:	9907      	ldr	r1, [sp, #28]
    2ec4:	6813      	ldr	r3, [r2, #0]
    2ec6:	18c9      	adds	r1, r1, r3
    2ec8:	9107      	str	r1, [sp, #28]
    2eca:	1c30      	adds	r0, r6, #0
    2ecc:	1c21      	adds	r1, r4, #0
    2ece:	4b0d      	ldr	r3, [pc, #52]	; (2f04 <__cvt+0xcc>)
    2ed0:	4a0b      	ldr	r2, [pc, #44]	; (2f00 <__cvt+0xc8>)
    2ed2:	f002 fa81 	bl	53d8 <__aeabi_dcmpeq>
    2ed6:	2800      	cmp	r0, #0
    2ed8:	d001      	beq.n	2ede <__cvt+0xa6>
    2eda:	9a07      	ldr	r2, [sp, #28]
    2edc:	9209      	str	r2, [sp, #36]	; 0x24
    2ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2ee0:	9907      	ldr	r1, [sp, #28]
    2ee2:	428b      	cmp	r3, r1
    2ee4:	d204      	bcs.n	2ef0 <__cvt+0xb8>
    2ee6:	1c5a      	adds	r2, r3, #1
    2ee8:	9209      	str	r2, [sp, #36]	; 0x24
    2eea:	2230      	movs	r2, #48	; 0x30
    2eec:	701a      	strb	r2, [r3, #0]
    2eee:	e7f6      	b.n	2ede <__cvt+0xa6>
    2ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2ef2:	1c28      	adds	r0, r5, #0
    2ef4:	1b5a      	subs	r2, r3, r5
    2ef6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    2ef8:	601a      	str	r2, [r3, #0]
    2efa:	b00b      	add	sp, #44	; 0x2c
    2efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2efe:	46c0      	nop			; (mov r8, r8)
	...

00002f08 <__exponent>:
    2f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f0a:	232b      	movs	r3, #43	; 0x2b
    2f0c:	b085      	sub	sp, #20
    2f0e:	1c05      	adds	r5, r0, #0
    2f10:	1c0c      	adds	r4, r1, #0
    2f12:	7002      	strb	r2, [r0, #0]
    2f14:	1c86      	adds	r6, r0, #2
    2f16:	2900      	cmp	r1, #0
    2f18:	da01      	bge.n	2f1e <__exponent+0x16>
    2f1a:	424c      	negs	r4, r1
    2f1c:	232d      	movs	r3, #45	; 0x2d
    2f1e:	706b      	strb	r3, [r5, #1]
    2f20:	2c09      	cmp	r4, #9
    2f22:	dd1e      	ble.n	2f62 <__exponent+0x5a>
    2f24:	466f      	mov	r7, sp
    2f26:	370e      	adds	r7, #14
    2f28:	1c20      	adds	r0, r4, #0
    2f2a:	210a      	movs	r1, #10
    2f2c:	9701      	str	r7, [sp, #4]
    2f2e:	f002 fa37 	bl	53a0 <__aeabi_idivmod>
    2f32:	3130      	adds	r1, #48	; 0x30
    2f34:	7039      	strb	r1, [r7, #0]
    2f36:	1c20      	adds	r0, r4, #0
    2f38:	210a      	movs	r1, #10
    2f3a:	f002 f9db 	bl	52f4 <__aeabi_idiv>
    2f3e:	3f01      	subs	r7, #1
    2f40:	1e04      	subs	r4, r0, #0
    2f42:	2c09      	cmp	r4, #9
    2f44:	dcf0      	bgt.n	2f28 <__exponent+0x20>
    2f46:	9b01      	ldr	r3, [sp, #4]
    2f48:	3430      	adds	r4, #48	; 0x30
    2f4a:	3b01      	subs	r3, #1
    2f4c:	701c      	strb	r4, [r3, #0]
    2f4e:	466a      	mov	r2, sp
    2f50:	320f      	adds	r2, #15
    2f52:	1c30      	adds	r0, r6, #0
    2f54:	4293      	cmp	r3, r2
    2f56:	d209      	bcs.n	2f6c <__exponent+0x64>
    2f58:	781a      	ldrb	r2, [r3, #0]
    2f5a:	3301      	adds	r3, #1
    2f5c:	7032      	strb	r2, [r6, #0]
    2f5e:	3601      	adds	r6, #1
    2f60:	e7f5      	b.n	2f4e <__exponent+0x46>
    2f62:	2330      	movs	r3, #48	; 0x30
    2f64:	18e4      	adds	r4, r4, r3
    2f66:	7033      	strb	r3, [r6, #0]
    2f68:	1cb0      	adds	r0, r6, #2
    2f6a:	7074      	strb	r4, [r6, #1]
    2f6c:	1b40      	subs	r0, r0, r5
    2f6e:	b005      	add	sp, #20
    2f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f72:	0000      	movs	r0, r0
    2f74:	0000      	movs	r0, r0
	...

00002f78 <_printf_float>:
    2f78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f7a:	b093      	sub	sp, #76	; 0x4c
    2f7c:	1c0c      	adds	r4, r1, #0
    2f7e:	920a      	str	r2, [sp, #40]	; 0x28
    2f80:	930b      	str	r3, [sp, #44]	; 0x2c
    2f82:	9e18      	ldr	r6, [sp, #96]	; 0x60
    2f84:	1c05      	adds	r5, r0, #0
    2f86:	f001 fc59 	bl	483c <_localeconv_r>
    2f8a:	6800      	ldr	r0, [r0, #0]
    2f8c:	900c      	str	r0, [sp, #48]	; 0x30
    2f8e:	f002 f8df 	bl	5150 <strlen>
    2f92:	2300      	movs	r3, #0
    2f94:	9310      	str	r3, [sp, #64]	; 0x40
    2f96:	6833      	ldr	r3, [r6, #0]
    2f98:	2207      	movs	r2, #7
    2f9a:	3307      	adds	r3, #7
    2f9c:	4393      	bics	r3, r2
    2f9e:	1c1a      	adds	r2, r3, #0
    2fa0:	3208      	adds	r2, #8
    2fa2:	900d      	str	r0, [sp, #52]	; 0x34
    2fa4:	7e27      	ldrb	r7, [r4, #24]
    2fa6:	6818      	ldr	r0, [r3, #0]
    2fa8:	6859      	ldr	r1, [r3, #4]
    2faa:	6032      	str	r2, [r6, #0]
    2fac:	64a0      	str	r0, [r4, #72]	; 0x48
    2fae:	64e1      	str	r1, [r4, #76]	; 0x4c
    2fb0:	f002 f846 	bl	5040 <__fpclassifyd>
    2fb4:	2801      	cmp	r0, #1
    2fb6:	d119      	bne.n	2fec <_printf_float+0x74>
    2fb8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2fba:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2fbc:	4bb9      	ldr	r3, [pc, #740]	; (32a4 <_printf_float+0x32c>)
    2fbe:	4ab8      	ldr	r2, [pc, #736]	; (32a0 <_printf_float+0x328>)
    2fc0:	f002 fa10 	bl	53e4 <__aeabi_dcmplt>
    2fc4:	2800      	cmp	r0, #0
    2fc6:	d003      	beq.n	2fd0 <_printf_float+0x58>
    2fc8:	1c23      	adds	r3, r4, #0
    2fca:	222d      	movs	r2, #45	; 0x2d
    2fcc:	3343      	adds	r3, #67	; 0x43
    2fce:	701a      	strb	r2, [r3, #0]
    2fd0:	2f47      	cmp	r7, #71	; 0x47
    2fd2:	d801      	bhi.n	2fd8 <_printf_float+0x60>
    2fd4:	4eb4      	ldr	r6, [pc, #720]	; (32a8 <_printf_float+0x330>)
    2fd6:	e000      	b.n	2fda <_printf_float+0x62>
    2fd8:	4eb4      	ldr	r6, [pc, #720]	; (32ac <_printf_float+0x334>)
    2fda:	2303      	movs	r3, #3
    2fdc:	6820      	ldr	r0, [r4, #0]
    2fde:	6123      	str	r3, [r4, #16]
    2fe0:	2304      	movs	r3, #4
    2fe2:	4398      	bics	r0, r3
    2fe4:	2100      	movs	r1, #0
    2fe6:	6020      	str	r0, [r4, #0]
    2fe8:	9109      	str	r1, [sp, #36]	; 0x24
    2fea:	e091      	b.n	3110 <_printf_float+0x198>
    2fec:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2fee:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2ff0:	f002 f826 	bl	5040 <__fpclassifyd>
    2ff4:	6823      	ldr	r3, [r4, #0]
    2ff6:	2800      	cmp	r0, #0
    2ff8:	d10c      	bne.n	3014 <_printf_float+0x9c>
    2ffa:	2f47      	cmp	r7, #71	; 0x47
    2ffc:	d801      	bhi.n	3002 <_printf_float+0x8a>
    2ffe:	4eac      	ldr	r6, [pc, #688]	; (32b0 <_printf_float+0x338>)
    3000:	e000      	b.n	3004 <_printf_float+0x8c>
    3002:	4eac      	ldr	r6, [pc, #688]	; (32b4 <_printf_float+0x33c>)
    3004:	2203      	movs	r2, #3
    3006:	6122      	str	r2, [r4, #16]
    3008:	2204      	movs	r2, #4
    300a:	4393      	bics	r3, r2
    300c:	2200      	movs	r2, #0
    300e:	6023      	str	r3, [r4, #0]
    3010:	9209      	str	r2, [sp, #36]	; 0x24
    3012:	e07d      	b.n	3110 <_printf_float+0x198>
    3014:	6862      	ldr	r2, [r4, #4]
    3016:	1c56      	adds	r6, r2, #1
    3018:	d101      	bne.n	301e <_printf_float+0xa6>
    301a:	2206      	movs	r2, #6
    301c:	e007      	b.n	302e <_printf_float+0xb6>
    301e:	2120      	movs	r1, #32
    3020:	1c38      	adds	r0, r7, #0
    3022:	4388      	bics	r0, r1
    3024:	2847      	cmp	r0, #71	; 0x47
    3026:	d103      	bne.n	3030 <_printf_float+0xb8>
    3028:	2a00      	cmp	r2, #0
    302a:	d101      	bne.n	3030 <_printf_float+0xb8>
    302c:	2201      	movs	r2, #1
    302e:	6062      	str	r2, [r4, #4]
    3030:	2280      	movs	r2, #128	; 0x80
    3032:	00d2      	lsls	r2, r2, #3
    3034:	4313      	orrs	r3, r2
    3036:	6023      	str	r3, [r4, #0]
    3038:	9301      	str	r3, [sp, #4]
    303a:	466b      	mov	r3, sp
    303c:	333b      	adds	r3, #59	; 0x3b
    303e:	9302      	str	r3, [sp, #8]
    3040:	ab0f      	add	r3, sp, #60	; 0x3c
    3042:	6861      	ldr	r1, [r4, #4]
    3044:	9303      	str	r3, [sp, #12]
    3046:	ab10      	add	r3, sp, #64	; 0x40
    3048:	9305      	str	r3, [sp, #20]
    304a:	2300      	movs	r3, #0
    304c:	9100      	str	r1, [sp, #0]
    304e:	9306      	str	r3, [sp, #24]
    3050:	9704      	str	r7, [sp, #16]
    3052:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3054:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3056:	1c28      	adds	r0, r5, #0
    3058:	f7ff feee 	bl	2e38 <__cvt>
    305c:	2320      	movs	r3, #32
    305e:	1c3a      	adds	r2, r7, #0
    3060:	1c06      	adds	r6, r0, #0
    3062:	439a      	bics	r2, r3
    3064:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3066:	2a47      	cmp	r2, #71	; 0x47
    3068:	d107      	bne.n	307a <_printf_float+0x102>
    306a:	1ccb      	adds	r3, r1, #3
    306c:	db02      	blt.n	3074 <_printf_float+0xfc>
    306e:	6860      	ldr	r0, [r4, #4]
    3070:	4281      	cmp	r1, r0
    3072:	dd2e      	ble.n	30d2 <_printf_float+0x15a>
    3074:	3f02      	subs	r7, #2
    3076:	b2ff      	uxtb	r7, r7
    3078:	e001      	b.n	307e <_printf_float+0x106>
    307a:	2f65      	cmp	r7, #101	; 0x65
    307c:	d812      	bhi.n	30a4 <_printf_float+0x12c>
    307e:	1c20      	adds	r0, r4, #0
    3080:	3901      	subs	r1, #1
    3082:	1c3a      	adds	r2, r7, #0
    3084:	3050      	adds	r0, #80	; 0x50
    3086:	910f      	str	r1, [sp, #60]	; 0x3c
    3088:	f7ff ff3e 	bl	2f08 <__exponent>
    308c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    308e:	9009      	str	r0, [sp, #36]	; 0x24
    3090:	18c2      	adds	r2, r0, r3
    3092:	6122      	str	r2, [r4, #16]
    3094:	2b01      	cmp	r3, #1
    3096:	dc02      	bgt.n	309e <_printf_float+0x126>
    3098:	6821      	ldr	r1, [r4, #0]
    309a:	07c9      	lsls	r1, r1, #31
    309c:	d52f      	bpl.n	30fe <_printf_float+0x186>
    309e:	3201      	adds	r2, #1
    30a0:	6122      	str	r2, [r4, #16]
    30a2:	e02c      	b.n	30fe <_printf_float+0x186>
    30a4:	2f66      	cmp	r7, #102	; 0x66
    30a6:	d115      	bne.n	30d4 <_printf_float+0x15c>
    30a8:	6863      	ldr	r3, [r4, #4]
    30aa:	2900      	cmp	r1, #0
    30ac:	dd08      	ble.n	30c0 <_printf_float+0x148>
    30ae:	6121      	str	r1, [r4, #16]
    30b0:	2b00      	cmp	r3, #0
    30b2:	d102      	bne.n	30ba <_printf_float+0x142>
    30b4:	6822      	ldr	r2, [r4, #0]
    30b6:	07d2      	lsls	r2, r2, #31
    30b8:	d51d      	bpl.n	30f6 <_printf_float+0x17e>
    30ba:	3301      	adds	r3, #1
    30bc:	18c9      	adds	r1, r1, r3
    30be:	e011      	b.n	30e4 <_printf_float+0x16c>
    30c0:	2b00      	cmp	r3, #0
    30c2:	d103      	bne.n	30cc <_printf_float+0x154>
    30c4:	6820      	ldr	r0, [r4, #0]
    30c6:	2201      	movs	r2, #1
    30c8:	4210      	tst	r0, r2
    30ca:	d000      	beq.n	30ce <_printf_float+0x156>
    30cc:	1c9a      	adds	r2, r3, #2
    30ce:	6122      	str	r2, [r4, #16]
    30d0:	e011      	b.n	30f6 <_printf_float+0x17e>
    30d2:	2767      	movs	r7, #103	; 0x67
    30d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    30d6:	4291      	cmp	r1, r2
    30d8:	db06      	blt.n	30e8 <_printf_float+0x170>
    30da:	6822      	ldr	r2, [r4, #0]
    30dc:	6121      	str	r1, [r4, #16]
    30de:	07d2      	lsls	r2, r2, #31
    30e0:	d509      	bpl.n	30f6 <_printf_float+0x17e>
    30e2:	3101      	adds	r1, #1
    30e4:	6121      	str	r1, [r4, #16]
    30e6:	e006      	b.n	30f6 <_printf_float+0x17e>
    30e8:	2301      	movs	r3, #1
    30ea:	2900      	cmp	r1, #0
    30ec:	dc01      	bgt.n	30f2 <_printf_float+0x17a>
    30ee:	2302      	movs	r3, #2
    30f0:	1a5b      	subs	r3, r3, r1
    30f2:	18d3      	adds	r3, r2, r3
    30f4:	6123      	str	r3, [r4, #16]
    30f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    30f8:	2000      	movs	r0, #0
    30fa:	65a3      	str	r3, [r4, #88]	; 0x58
    30fc:	9009      	str	r0, [sp, #36]	; 0x24
    30fe:	466b      	mov	r3, sp
    3100:	333b      	adds	r3, #59	; 0x3b
    3102:	781b      	ldrb	r3, [r3, #0]
    3104:	2b00      	cmp	r3, #0
    3106:	d003      	beq.n	3110 <_printf_float+0x198>
    3108:	1c23      	adds	r3, r4, #0
    310a:	222d      	movs	r2, #45	; 0x2d
    310c:	3343      	adds	r3, #67	; 0x43
    310e:	701a      	strb	r2, [r3, #0]
    3110:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3112:	1c28      	adds	r0, r5, #0
    3114:	9100      	str	r1, [sp, #0]
    3116:	aa11      	add	r2, sp, #68	; 0x44
    3118:	1c21      	adds	r1, r4, #0
    311a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    311c:	f000 f958 	bl	33d0 <_printf_common>
    3120:	3001      	adds	r0, #1
    3122:	d102      	bne.n	312a <_printf_float+0x1b2>
    3124:	2001      	movs	r0, #1
    3126:	4240      	negs	r0, r0
    3128:	e14c      	b.n	33c4 <_printf_float+0x44c>
    312a:	6822      	ldr	r2, [r4, #0]
    312c:	0553      	lsls	r3, r2, #21
    312e:	d404      	bmi.n	313a <_printf_float+0x1c2>
    3130:	1c28      	adds	r0, r5, #0
    3132:	990a      	ldr	r1, [sp, #40]	; 0x28
    3134:	1c32      	adds	r2, r6, #0
    3136:	6923      	ldr	r3, [r4, #16]
    3138:	e067      	b.n	320a <_printf_float+0x292>
    313a:	2f65      	cmp	r7, #101	; 0x65
    313c:	d800      	bhi.n	3140 <_printf_float+0x1c8>
    313e:	e0e0      	b.n	3302 <_printf_float+0x38a>
    3140:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3142:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3144:	4b57      	ldr	r3, [pc, #348]	; (32a4 <_printf_float+0x32c>)
    3146:	4a56      	ldr	r2, [pc, #344]	; (32a0 <_printf_float+0x328>)
    3148:	f002 f946 	bl	53d8 <__aeabi_dcmpeq>
    314c:	2800      	cmp	r0, #0
    314e:	d02b      	beq.n	31a8 <_printf_float+0x230>
    3150:	1c28      	adds	r0, r5, #0
    3152:	990a      	ldr	r1, [sp, #40]	; 0x28
    3154:	4a58      	ldr	r2, [pc, #352]	; (32b8 <_printf_float+0x340>)
    3156:	2301      	movs	r3, #1
    3158:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    315a:	47b0      	blx	r6
    315c:	3001      	adds	r0, #1
    315e:	d0e1      	beq.n	3124 <_printf_float+0x1ac>
    3160:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3162:	9810      	ldr	r0, [sp, #64]	; 0x40
    3164:	4287      	cmp	r7, r0
    3166:	db07      	blt.n	3178 <_printf_float+0x200>
    3168:	6821      	ldr	r1, [r4, #0]
    316a:	07c9      	lsls	r1, r1, #31
    316c:	d404      	bmi.n	3178 <_printf_float+0x200>
    316e:	6827      	ldr	r7, [r4, #0]
    3170:	07bf      	lsls	r7, r7, #30
    3172:	d500      	bpl.n	3176 <_printf_float+0x1fe>
    3174:	e10e      	b.n	3394 <_printf_float+0x41c>
    3176:	e113      	b.n	33a0 <_printf_float+0x428>
    3178:	1c28      	adds	r0, r5, #0
    317a:	990a      	ldr	r1, [sp, #40]	; 0x28
    317c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    317e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3180:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3182:	47b0      	blx	r6
    3184:	3001      	adds	r0, #1
    3186:	d0cd      	beq.n	3124 <_printf_float+0x1ac>
    3188:	2600      	movs	r6, #0
    318a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    318c:	3b01      	subs	r3, #1
    318e:	429e      	cmp	r6, r3
    3190:	daed      	bge.n	316e <_printf_float+0x1f6>
    3192:	1c22      	adds	r2, r4, #0
    3194:	1c28      	adds	r0, r5, #0
    3196:	990a      	ldr	r1, [sp, #40]	; 0x28
    3198:	321a      	adds	r2, #26
    319a:	2301      	movs	r3, #1
    319c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    319e:	47b8      	blx	r7
    31a0:	3001      	adds	r0, #1
    31a2:	d0bf      	beq.n	3124 <_printf_float+0x1ac>
    31a4:	3601      	adds	r6, #1
    31a6:	e7f0      	b.n	318a <_printf_float+0x212>
    31a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    31aa:	2800      	cmp	r0, #0
    31ac:	dc30      	bgt.n	3210 <_printf_float+0x298>
    31ae:	1c28      	adds	r0, r5, #0
    31b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    31b2:	4a41      	ldr	r2, [pc, #260]	; (32b8 <_printf_float+0x340>)
    31b4:	2301      	movs	r3, #1
    31b6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    31b8:	47b8      	blx	r7
    31ba:	3001      	adds	r0, #1
    31bc:	d0b2      	beq.n	3124 <_printf_float+0x1ac>
    31be:	980f      	ldr	r0, [sp, #60]	; 0x3c
    31c0:	2800      	cmp	r0, #0
    31c2:	d105      	bne.n	31d0 <_printf_float+0x258>
    31c4:	9910      	ldr	r1, [sp, #64]	; 0x40
    31c6:	2900      	cmp	r1, #0
    31c8:	d102      	bne.n	31d0 <_printf_float+0x258>
    31ca:	6822      	ldr	r2, [r4, #0]
    31cc:	07d2      	lsls	r2, r2, #31
    31ce:	d5ce      	bpl.n	316e <_printf_float+0x1f6>
    31d0:	1c28      	adds	r0, r5, #0
    31d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    31d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    31d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    31d8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    31da:	47b8      	blx	r7
    31dc:	3001      	adds	r0, #1
    31de:	d0a1      	beq.n	3124 <_printf_float+0x1ac>
    31e0:	2700      	movs	r7, #0
    31e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    31e4:	9709      	str	r7, [sp, #36]	; 0x24
    31e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    31e8:	4243      	negs	r3, r0
    31ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    31ec:	1c28      	adds	r0, r5, #0
    31ee:	429f      	cmp	r7, r3
    31f0:	da09      	bge.n	3206 <_printf_float+0x28e>
    31f2:	1c22      	adds	r2, r4, #0
    31f4:	321a      	adds	r2, #26
    31f6:	2301      	movs	r3, #1
    31f8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    31fa:	47b8      	blx	r7
    31fc:	3001      	adds	r0, #1
    31fe:	d091      	beq.n	3124 <_printf_float+0x1ac>
    3200:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3202:	3701      	adds	r7, #1
    3204:	e7ed      	b.n	31e2 <_printf_float+0x26a>
    3206:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3208:	1c32      	adds	r2, r6, #0
    320a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    320c:	47b0      	blx	r6
    320e:	e0b5      	b.n	337c <_printf_float+0x404>
    3210:	9f10      	ldr	r7, [sp, #64]	; 0x40
    3212:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3214:	9708      	str	r7, [sp, #32]
    3216:	429f      	cmp	r7, r3
    3218:	dd00      	ble.n	321c <_printf_float+0x2a4>
    321a:	9308      	str	r3, [sp, #32]
    321c:	9f08      	ldr	r7, [sp, #32]
    321e:	2f00      	cmp	r7, #0
    3220:	dc01      	bgt.n	3226 <_printf_float+0x2ae>
    3222:	2700      	movs	r7, #0
    3224:	e014      	b.n	3250 <_printf_float+0x2d8>
    3226:	1c28      	adds	r0, r5, #0
    3228:	990a      	ldr	r1, [sp, #40]	; 0x28
    322a:	1c32      	adds	r2, r6, #0
    322c:	9b08      	ldr	r3, [sp, #32]
    322e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3230:	47b8      	blx	r7
    3232:	3001      	adds	r0, #1
    3234:	d1f5      	bne.n	3222 <_printf_float+0x2aa>
    3236:	e775      	b.n	3124 <_printf_float+0x1ac>
    3238:	1c22      	adds	r2, r4, #0
    323a:	1c28      	adds	r0, r5, #0
    323c:	990a      	ldr	r1, [sp, #40]	; 0x28
    323e:	321a      	adds	r2, #26
    3240:	2301      	movs	r3, #1
    3242:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3244:	47b8      	blx	r7
    3246:	3001      	adds	r0, #1
    3248:	d100      	bne.n	324c <_printf_float+0x2d4>
    324a:	e76b      	b.n	3124 <_printf_float+0x1ac>
    324c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    324e:	3701      	adds	r7, #1
    3250:	9709      	str	r7, [sp, #36]	; 0x24
    3252:	9f08      	ldr	r7, [sp, #32]
    3254:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3256:	43fa      	mvns	r2, r7
    3258:	17d2      	asrs	r2, r2, #31
    325a:	403a      	ands	r2, r7
    325c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    325e:	1a9a      	subs	r2, r3, r2
    3260:	4297      	cmp	r7, r2
    3262:	dbe9      	blt.n	3238 <_printf_float+0x2c0>
    3264:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3266:	9910      	ldr	r1, [sp, #64]	; 0x40
    3268:	18f3      	adds	r3, r6, r3
    326a:	9309      	str	r3, [sp, #36]	; 0x24
    326c:	4288      	cmp	r0, r1
    326e:	db0e      	blt.n	328e <_printf_float+0x316>
    3270:	6822      	ldr	r2, [r4, #0]
    3272:	07d2      	lsls	r2, r2, #31
    3274:	d40b      	bmi.n	328e <_printf_float+0x316>
    3276:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3278:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    327a:	18f6      	adds	r6, r6, r3
    327c:	1bdb      	subs	r3, r3, r7
    327e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3280:	1bf6      	subs	r6, r6, r7
    3282:	429e      	cmp	r6, r3
    3284:	dd00      	ble.n	3288 <_printf_float+0x310>
    3286:	1c1e      	adds	r6, r3, #0
    3288:	2e00      	cmp	r6, #0
    328a:	dc17      	bgt.n	32bc <_printf_float+0x344>
    328c:	e01f      	b.n	32ce <_printf_float+0x356>
    328e:	1c28      	adds	r0, r5, #0
    3290:	990a      	ldr	r1, [sp, #40]	; 0x28
    3292:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3294:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3296:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3298:	47b8      	blx	r7
    329a:	3001      	adds	r0, #1
    329c:	d1eb      	bne.n	3276 <_printf_float+0x2fe>
    329e:	e741      	b.n	3124 <_printf_float+0x1ac>
	...
    32a8:	00008259 	.word	0x00008259
    32ac:	0000825d 	.word	0x0000825d
    32b0:	00008261 	.word	0x00008261
    32b4:	00008265 	.word	0x00008265
    32b8:	00008269 	.word	0x00008269
    32bc:	1c28      	adds	r0, r5, #0
    32be:	990a      	ldr	r1, [sp, #40]	; 0x28
    32c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    32c2:	1c33      	adds	r3, r6, #0
    32c4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    32c6:	47b8      	blx	r7
    32c8:	3001      	adds	r0, #1
    32ca:	d100      	bne.n	32ce <_printf_float+0x356>
    32cc:	e72a      	b.n	3124 <_printf_float+0x1ac>
    32ce:	2700      	movs	r7, #0
    32d0:	e00b      	b.n	32ea <_printf_float+0x372>
    32d2:	1c22      	adds	r2, r4, #0
    32d4:	1c28      	adds	r0, r5, #0
    32d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    32d8:	321a      	adds	r2, #26
    32da:	2301      	movs	r3, #1
    32dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    32de:	47b8      	blx	r7
    32e0:	3001      	adds	r0, #1
    32e2:	d100      	bne.n	32e6 <_printf_float+0x36e>
    32e4:	e71e      	b.n	3124 <_printf_float+0x1ac>
    32e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    32e8:	3701      	adds	r7, #1
    32ea:	9709      	str	r7, [sp, #36]	; 0x24
    32ec:	9810      	ldr	r0, [sp, #64]	; 0x40
    32ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
    32f0:	43f3      	mvns	r3, r6
    32f2:	17db      	asrs	r3, r3, #31
    32f4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    32f6:	1a42      	subs	r2, r0, r1
    32f8:	4033      	ands	r3, r6
    32fa:	1ad3      	subs	r3, r2, r3
    32fc:	429f      	cmp	r7, r3
    32fe:	dbe8      	blt.n	32d2 <_printf_float+0x35a>
    3300:	e735      	b.n	316e <_printf_float+0x1f6>
    3302:	9810      	ldr	r0, [sp, #64]	; 0x40
    3304:	2801      	cmp	r0, #1
    3306:	dc02      	bgt.n	330e <_printf_float+0x396>
    3308:	2301      	movs	r3, #1
    330a:	421a      	tst	r2, r3
    330c:	d03a      	beq.n	3384 <_printf_float+0x40c>
    330e:	1c28      	adds	r0, r5, #0
    3310:	990a      	ldr	r1, [sp, #40]	; 0x28
    3312:	1c32      	adds	r2, r6, #0
    3314:	2301      	movs	r3, #1
    3316:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3318:	47b8      	blx	r7
    331a:	3001      	adds	r0, #1
    331c:	d100      	bne.n	3320 <_printf_float+0x3a8>
    331e:	e701      	b.n	3124 <_printf_float+0x1ac>
    3320:	1c28      	adds	r0, r5, #0
    3322:	990a      	ldr	r1, [sp, #40]	; 0x28
    3324:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3328:	47b8      	blx	r7
    332a:	3001      	adds	r0, #1
    332c:	d100      	bne.n	3330 <_printf_float+0x3b8>
    332e:	e6f9      	b.n	3124 <_printf_float+0x1ac>
    3330:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3332:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3334:	4b25      	ldr	r3, [pc, #148]	; (33cc <_printf_float+0x454>)
    3336:	4a24      	ldr	r2, [pc, #144]	; (33c8 <_printf_float+0x450>)
    3338:	f002 f84e 	bl	53d8 <__aeabi_dcmpeq>
    333c:	2800      	cmp	r0, #0
    333e:	d001      	beq.n	3344 <_printf_float+0x3cc>
    3340:	2600      	movs	r6, #0
    3342:	e010      	b.n	3366 <_printf_float+0x3ee>
    3344:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3346:	1c72      	adds	r2, r6, #1
    3348:	3b01      	subs	r3, #1
    334a:	1c28      	adds	r0, r5, #0
    334c:	990a      	ldr	r1, [sp, #40]	; 0x28
    334e:	e01c      	b.n	338a <_printf_float+0x412>
    3350:	1c22      	adds	r2, r4, #0
    3352:	1c28      	adds	r0, r5, #0
    3354:	990a      	ldr	r1, [sp, #40]	; 0x28
    3356:	321a      	adds	r2, #26
    3358:	2301      	movs	r3, #1
    335a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    335c:	47b8      	blx	r7
    335e:	3001      	adds	r0, #1
    3360:	d100      	bne.n	3364 <_printf_float+0x3ec>
    3362:	e6df      	b.n	3124 <_printf_float+0x1ac>
    3364:	3601      	adds	r6, #1
    3366:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3368:	3b01      	subs	r3, #1
    336a:	429e      	cmp	r6, r3
    336c:	dbf0      	blt.n	3350 <_printf_float+0x3d8>
    336e:	1c22      	adds	r2, r4, #0
    3370:	1c28      	adds	r0, r5, #0
    3372:	990a      	ldr	r1, [sp, #40]	; 0x28
    3374:	3250      	adds	r2, #80	; 0x50
    3376:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3378:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    337a:	47b8      	blx	r7
    337c:	3001      	adds	r0, #1
    337e:	d000      	beq.n	3382 <_printf_float+0x40a>
    3380:	e6f5      	b.n	316e <_printf_float+0x1f6>
    3382:	e6cf      	b.n	3124 <_printf_float+0x1ac>
    3384:	990a      	ldr	r1, [sp, #40]	; 0x28
    3386:	1c28      	adds	r0, r5, #0
    3388:	1c32      	adds	r2, r6, #0
    338a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    338c:	47b0      	blx	r6
    338e:	3001      	adds	r0, #1
    3390:	d1ed      	bne.n	336e <_printf_float+0x3f6>
    3392:	e6c7      	b.n	3124 <_printf_float+0x1ac>
    3394:	2600      	movs	r6, #0
    3396:	68e0      	ldr	r0, [r4, #12]
    3398:	9911      	ldr	r1, [sp, #68]	; 0x44
    339a:	1a43      	subs	r3, r0, r1
    339c:	429e      	cmp	r6, r3
    339e:	db05      	blt.n	33ac <_printf_float+0x434>
    33a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    33a2:	68e0      	ldr	r0, [r4, #12]
    33a4:	4298      	cmp	r0, r3
    33a6:	da0d      	bge.n	33c4 <_printf_float+0x44c>
    33a8:	1c18      	adds	r0, r3, #0
    33aa:	e00b      	b.n	33c4 <_printf_float+0x44c>
    33ac:	1c22      	adds	r2, r4, #0
    33ae:	1c28      	adds	r0, r5, #0
    33b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    33b2:	3219      	adds	r2, #25
    33b4:	2301      	movs	r3, #1
    33b6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    33b8:	47b8      	blx	r7
    33ba:	3001      	adds	r0, #1
    33bc:	d100      	bne.n	33c0 <_printf_float+0x448>
    33be:	e6b1      	b.n	3124 <_printf_float+0x1ac>
    33c0:	3601      	adds	r6, #1
    33c2:	e7e8      	b.n	3396 <_printf_float+0x41e>
    33c4:	b013      	add	sp, #76	; 0x4c
    33c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000033d0 <_printf_common>:
    33d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    33d2:	1c15      	adds	r5, r2, #0
    33d4:	9301      	str	r3, [sp, #4]
    33d6:	690a      	ldr	r2, [r1, #16]
    33d8:	688b      	ldr	r3, [r1, #8]
    33da:	1c06      	adds	r6, r0, #0
    33dc:	1c0c      	adds	r4, r1, #0
    33de:	4293      	cmp	r3, r2
    33e0:	da00      	bge.n	33e4 <_printf_common+0x14>
    33e2:	1c13      	adds	r3, r2, #0
    33e4:	1c22      	adds	r2, r4, #0
    33e6:	602b      	str	r3, [r5, #0]
    33e8:	3243      	adds	r2, #67	; 0x43
    33ea:	7812      	ldrb	r2, [r2, #0]
    33ec:	2a00      	cmp	r2, #0
    33ee:	d001      	beq.n	33f4 <_printf_common+0x24>
    33f0:	3301      	adds	r3, #1
    33f2:	602b      	str	r3, [r5, #0]
    33f4:	6820      	ldr	r0, [r4, #0]
    33f6:	0680      	lsls	r0, r0, #26
    33f8:	d502      	bpl.n	3400 <_printf_common+0x30>
    33fa:	682b      	ldr	r3, [r5, #0]
    33fc:	3302      	adds	r3, #2
    33fe:	602b      	str	r3, [r5, #0]
    3400:	6821      	ldr	r1, [r4, #0]
    3402:	2706      	movs	r7, #6
    3404:	400f      	ands	r7, r1
    3406:	d01f      	beq.n	3448 <_printf_common+0x78>
    3408:	1c23      	adds	r3, r4, #0
    340a:	3343      	adds	r3, #67	; 0x43
    340c:	781b      	ldrb	r3, [r3, #0]
    340e:	1e5a      	subs	r2, r3, #1
    3410:	4193      	sbcs	r3, r2
    3412:	6822      	ldr	r2, [r4, #0]
    3414:	0692      	lsls	r2, r2, #26
    3416:	d51f      	bpl.n	3458 <_printf_common+0x88>
    3418:	18e1      	adds	r1, r4, r3
    341a:	3140      	adds	r1, #64	; 0x40
    341c:	2030      	movs	r0, #48	; 0x30
    341e:	70c8      	strb	r0, [r1, #3]
    3420:	1c21      	adds	r1, r4, #0
    3422:	1c5a      	adds	r2, r3, #1
    3424:	3145      	adds	r1, #69	; 0x45
    3426:	7809      	ldrb	r1, [r1, #0]
    3428:	18a2      	adds	r2, r4, r2
    342a:	3240      	adds	r2, #64	; 0x40
    342c:	3302      	adds	r3, #2
    342e:	70d1      	strb	r1, [r2, #3]
    3430:	e012      	b.n	3458 <_printf_common+0x88>
    3432:	1c22      	adds	r2, r4, #0
    3434:	1c30      	adds	r0, r6, #0
    3436:	9901      	ldr	r1, [sp, #4]
    3438:	3219      	adds	r2, #25
    343a:	2301      	movs	r3, #1
    343c:	9f08      	ldr	r7, [sp, #32]
    343e:	47b8      	blx	r7
    3440:	3001      	adds	r0, #1
    3442:	d011      	beq.n	3468 <_printf_common+0x98>
    3444:	9f00      	ldr	r7, [sp, #0]
    3446:	3701      	adds	r7, #1
    3448:	9700      	str	r7, [sp, #0]
    344a:	68e0      	ldr	r0, [r4, #12]
    344c:	6829      	ldr	r1, [r5, #0]
    344e:	9f00      	ldr	r7, [sp, #0]
    3450:	1a43      	subs	r3, r0, r1
    3452:	429f      	cmp	r7, r3
    3454:	dbed      	blt.n	3432 <_printf_common+0x62>
    3456:	e7d7      	b.n	3408 <_printf_common+0x38>
    3458:	1c22      	adds	r2, r4, #0
    345a:	1c30      	adds	r0, r6, #0
    345c:	9901      	ldr	r1, [sp, #4]
    345e:	3243      	adds	r2, #67	; 0x43
    3460:	9f08      	ldr	r7, [sp, #32]
    3462:	47b8      	blx	r7
    3464:	3001      	adds	r0, #1
    3466:	d102      	bne.n	346e <_printf_common+0x9e>
    3468:	2001      	movs	r0, #1
    346a:	4240      	negs	r0, r0
    346c:	e023      	b.n	34b6 <_printf_common+0xe6>
    346e:	6820      	ldr	r0, [r4, #0]
    3470:	2106      	movs	r1, #6
    3472:	682b      	ldr	r3, [r5, #0]
    3474:	68e2      	ldr	r2, [r4, #12]
    3476:	4001      	ands	r1, r0
    3478:	2500      	movs	r5, #0
    347a:	2904      	cmp	r1, #4
    347c:	d103      	bne.n	3486 <_printf_common+0xb6>
    347e:	1ad5      	subs	r5, r2, r3
    3480:	43eb      	mvns	r3, r5
    3482:	17db      	asrs	r3, r3, #31
    3484:	401d      	ands	r5, r3
    3486:	68a2      	ldr	r2, [r4, #8]
    3488:	6923      	ldr	r3, [r4, #16]
    348a:	429a      	cmp	r2, r3
    348c:	dd01      	ble.n	3492 <_printf_common+0xc2>
    348e:	1ad3      	subs	r3, r2, r3
    3490:	18ed      	adds	r5, r5, r3
    3492:	2700      	movs	r7, #0
    3494:	9700      	str	r7, [sp, #0]
    3496:	9f00      	ldr	r7, [sp, #0]
    3498:	42af      	cmp	r7, r5
    349a:	da0b      	bge.n	34b4 <_printf_common+0xe4>
    349c:	1c22      	adds	r2, r4, #0
    349e:	1c30      	adds	r0, r6, #0
    34a0:	9901      	ldr	r1, [sp, #4]
    34a2:	321a      	adds	r2, #26
    34a4:	2301      	movs	r3, #1
    34a6:	9f08      	ldr	r7, [sp, #32]
    34a8:	47b8      	blx	r7
    34aa:	3001      	adds	r0, #1
    34ac:	d0dc      	beq.n	3468 <_printf_common+0x98>
    34ae:	9f00      	ldr	r7, [sp, #0]
    34b0:	3701      	adds	r7, #1
    34b2:	e7ef      	b.n	3494 <_printf_common+0xc4>
    34b4:	2000      	movs	r0, #0
    34b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000034b8 <_printf_i>:
    34b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34ba:	1c0d      	adds	r5, r1, #0
    34bc:	b08b      	sub	sp, #44	; 0x2c
    34be:	3543      	adds	r5, #67	; 0x43
    34c0:	9206      	str	r2, [sp, #24]
    34c2:	9005      	str	r0, [sp, #20]
    34c4:	9307      	str	r3, [sp, #28]
    34c6:	9504      	str	r5, [sp, #16]
    34c8:	7e0b      	ldrb	r3, [r1, #24]
    34ca:	1c0c      	adds	r4, r1, #0
    34cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    34ce:	2b6e      	cmp	r3, #110	; 0x6e
    34d0:	d100      	bne.n	34d4 <_printf_i+0x1c>
    34d2:	e0a7      	b.n	3624 <_printf_i+0x16c>
    34d4:	d811      	bhi.n	34fa <_printf_i+0x42>
    34d6:	2b63      	cmp	r3, #99	; 0x63
    34d8:	d022      	beq.n	3520 <_printf_i+0x68>
    34da:	d809      	bhi.n	34f0 <_printf_i+0x38>
    34dc:	2b00      	cmp	r3, #0
    34de:	d100      	bne.n	34e2 <_printf_i+0x2a>
    34e0:	e0b0      	b.n	3644 <_printf_i+0x18c>
    34e2:	2b58      	cmp	r3, #88	; 0x58
    34e4:	d000      	beq.n	34e8 <_printf_i+0x30>
    34e6:	e0c0      	b.n	366a <_printf_i+0x1b2>
    34e8:	3145      	adds	r1, #69	; 0x45
    34ea:	700b      	strb	r3, [r1, #0]
    34ec:	4d7b      	ldr	r5, [pc, #492]	; (36dc <_printf_i+0x224>)
    34ee:	e04e      	b.n	358e <_printf_i+0xd6>
    34f0:	2b64      	cmp	r3, #100	; 0x64
    34f2:	d01c      	beq.n	352e <_printf_i+0x76>
    34f4:	2b69      	cmp	r3, #105	; 0x69
    34f6:	d01a      	beq.n	352e <_printf_i+0x76>
    34f8:	e0b7      	b.n	366a <_printf_i+0x1b2>
    34fa:	2b73      	cmp	r3, #115	; 0x73
    34fc:	d100      	bne.n	3500 <_printf_i+0x48>
    34fe:	e0a5      	b.n	364c <_printf_i+0x194>
    3500:	d809      	bhi.n	3516 <_printf_i+0x5e>
    3502:	2b6f      	cmp	r3, #111	; 0x6f
    3504:	d029      	beq.n	355a <_printf_i+0xa2>
    3506:	2b70      	cmp	r3, #112	; 0x70
    3508:	d000      	beq.n	350c <_printf_i+0x54>
    350a:	e0ae      	b.n	366a <_printf_i+0x1b2>
    350c:	680e      	ldr	r6, [r1, #0]
    350e:	2320      	movs	r3, #32
    3510:	4333      	orrs	r3, r6
    3512:	600b      	str	r3, [r1, #0]
    3514:	e036      	b.n	3584 <_printf_i+0xcc>
    3516:	2b75      	cmp	r3, #117	; 0x75
    3518:	d01f      	beq.n	355a <_printf_i+0xa2>
    351a:	2b78      	cmp	r3, #120	; 0x78
    351c:	d032      	beq.n	3584 <_printf_i+0xcc>
    351e:	e0a4      	b.n	366a <_printf_i+0x1b2>
    3520:	6813      	ldr	r3, [r2, #0]
    3522:	1c0d      	adds	r5, r1, #0
    3524:	1d19      	adds	r1, r3, #4
    3526:	3542      	adds	r5, #66	; 0x42
    3528:	6011      	str	r1, [r2, #0]
    352a:	681b      	ldr	r3, [r3, #0]
    352c:	e09f      	b.n	366e <_printf_i+0x1b6>
    352e:	6821      	ldr	r1, [r4, #0]
    3530:	6813      	ldr	r3, [r2, #0]
    3532:	060e      	lsls	r6, r1, #24
    3534:	d503      	bpl.n	353e <_printf_i+0x86>
    3536:	1d19      	adds	r1, r3, #4
    3538:	6011      	str	r1, [r2, #0]
    353a:	681e      	ldr	r6, [r3, #0]
    353c:	e005      	b.n	354a <_printf_i+0x92>
    353e:	0648      	lsls	r0, r1, #25
    3540:	d5f9      	bpl.n	3536 <_printf_i+0x7e>
    3542:	1d19      	adds	r1, r3, #4
    3544:	6011      	str	r1, [r2, #0]
    3546:	2100      	movs	r1, #0
    3548:	5e5e      	ldrsh	r6, [r3, r1]
    354a:	4b64      	ldr	r3, [pc, #400]	; (36dc <_printf_i+0x224>)
    354c:	2e00      	cmp	r6, #0
    354e:	da3b      	bge.n	35c8 <_printf_i+0x110>
    3550:	9d04      	ldr	r5, [sp, #16]
    3552:	222d      	movs	r2, #45	; 0x2d
    3554:	4276      	negs	r6, r6
    3556:	702a      	strb	r2, [r5, #0]
    3558:	e036      	b.n	35c8 <_printf_i+0x110>
    355a:	6821      	ldr	r1, [r4, #0]
    355c:	6813      	ldr	r3, [r2, #0]
    355e:	060e      	lsls	r6, r1, #24
    3560:	d503      	bpl.n	356a <_printf_i+0xb2>
    3562:	1d19      	adds	r1, r3, #4
    3564:	6011      	str	r1, [r2, #0]
    3566:	681e      	ldr	r6, [r3, #0]
    3568:	e004      	b.n	3574 <_printf_i+0xbc>
    356a:	0648      	lsls	r0, r1, #25
    356c:	d5f9      	bpl.n	3562 <_printf_i+0xaa>
    356e:	1d19      	adds	r1, r3, #4
    3570:	881e      	ldrh	r6, [r3, #0]
    3572:	6011      	str	r1, [r2, #0]
    3574:	4b59      	ldr	r3, [pc, #356]	; (36dc <_printf_i+0x224>)
    3576:	7e22      	ldrb	r2, [r4, #24]
    3578:	9303      	str	r3, [sp, #12]
    357a:	2708      	movs	r7, #8
    357c:	2a6f      	cmp	r2, #111	; 0x6f
    357e:	d01e      	beq.n	35be <_printf_i+0x106>
    3580:	270a      	movs	r7, #10
    3582:	e01c      	b.n	35be <_printf_i+0x106>
    3584:	1c23      	adds	r3, r4, #0
    3586:	2178      	movs	r1, #120	; 0x78
    3588:	3345      	adds	r3, #69	; 0x45
    358a:	4d55      	ldr	r5, [pc, #340]	; (36e0 <_printf_i+0x228>)
    358c:	7019      	strb	r1, [r3, #0]
    358e:	6811      	ldr	r1, [r2, #0]
    3590:	6823      	ldr	r3, [r4, #0]
    3592:	1d08      	adds	r0, r1, #4
    3594:	9503      	str	r5, [sp, #12]
    3596:	6010      	str	r0, [r2, #0]
    3598:	061e      	lsls	r6, r3, #24
    359a:	d501      	bpl.n	35a0 <_printf_i+0xe8>
    359c:	680e      	ldr	r6, [r1, #0]
    359e:	e002      	b.n	35a6 <_printf_i+0xee>
    35a0:	0658      	lsls	r0, r3, #25
    35a2:	d5fb      	bpl.n	359c <_printf_i+0xe4>
    35a4:	880e      	ldrh	r6, [r1, #0]
    35a6:	07d9      	lsls	r1, r3, #31
    35a8:	d502      	bpl.n	35b0 <_printf_i+0xf8>
    35aa:	2220      	movs	r2, #32
    35ac:	4313      	orrs	r3, r2
    35ae:	6023      	str	r3, [r4, #0]
    35b0:	2710      	movs	r7, #16
    35b2:	2e00      	cmp	r6, #0
    35b4:	d103      	bne.n	35be <_printf_i+0x106>
    35b6:	6822      	ldr	r2, [r4, #0]
    35b8:	2320      	movs	r3, #32
    35ba:	439a      	bics	r2, r3
    35bc:	6022      	str	r2, [r4, #0]
    35be:	1c23      	adds	r3, r4, #0
    35c0:	2200      	movs	r2, #0
    35c2:	3343      	adds	r3, #67	; 0x43
    35c4:	701a      	strb	r2, [r3, #0]
    35c6:	e001      	b.n	35cc <_printf_i+0x114>
    35c8:	9303      	str	r3, [sp, #12]
    35ca:	270a      	movs	r7, #10
    35cc:	6863      	ldr	r3, [r4, #4]
    35ce:	60a3      	str	r3, [r4, #8]
    35d0:	2b00      	cmp	r3, #0
    35d2:	db03      	blt.n	35dc <_printf_i+0x124>
    35d4:	6825      	ldr	r5, [r4, #0]
    35d6:	2204      	movs	r2, #4
    35d8:	4395      	bics	r5, r2
    35da:	6025      	str	r5, [r4, #0]
    35dc:	2e00      	cmp	r6, #0
    35de:	d102      	bne.n	35e6 <_printf_i+0x12e>
    35e0:	9d04      	ldr	r5, [sp, #16]
    35e2:	2b00      	cmp	r3, #0
    35e4:	d00e      	beq.n	3604 <_printf_i+0x14c>
    35e6:	9d04      	ldr	r5, [sp, #16]
    35e8:	1c30      	adds	r0, r6, #0
    35ea:	1c39      	adds	r1, r7, #0
    35ec:	f001 fe78 	bl	52e0 <__aeabi_uidivmod>
    35f0:	9803      	ldr	r0, [sp, #12]
    35f2:	3d01      	subs	r5, #1
    35f4:	5c43      	ldrb	r3, [r0, r1]
    35f6:	1c30      	adds	r0, r6, #0
    35f8:	702b      	strb	r3, [r5, #0]
    35fa:	1c39      	adds	r1, r7, #0
    35fc:	f001 fe2c 	bl	5258 <__aeabi_uidiv>
    3600:	1e06      	subs	r6, r0, #0
    3602:	d1f1      	bne.n	35e8 <_printf_i+0x130>
    3604:	2f08      	cmp	r7, #8
    3606:	d109      	bne.n	361c <_printf_i+0x164>
    3608:	6821      	ldr	r1, [r4, #0]
    360a:	07c9      	lsls	r1, r1, #31
    360c:	d506      	bpl.n	361c <_printf_i+0x164>
    360e:	6862      	ldr	r2, [r4, #4]
    3610:	6923      	ldr	r3, [r4, #16]
    3612:	429a      	cmp	r2, r3
    3614:	dc02      	bgt.n	361c <_printf_i+0x164>
    3616:	3d01      	subs	r5, #1
    3618:	2330      	movs	r3, #48	; 0x30
    361a:	702b      	strb	r3, [r5, #0]
    361c:	9e04      	ldr	r6, [sp, #16]
    361e:	1b73      	subs	r3, r6, r5
    3620:	6123      	str	r3, [r4, #16]
    3622:	e02a      	b.n	367a <_printf_i+0x1c2>
    3624:	6808      	ldr	r0, [r1, #0]
    3626:	6813      	ldr	r3, [r2, #0]
    3628:	6949      	ldr	r1, [r1, #20]
    362a:	0605      	lsls	r5, r0, #24
    362c:	d504      	bpl.n	3638 <_printf_i+0x180>
    362e:	1d18      	adds	r0, r3, #4
    3630:	6010      	str	r0, [r2, #0]
    3632:	681b      	ldr	r3, [r3, #0]
    3634:	6019      	str	r1, [r3, #0]
    3636:	e005      	b.n	3644 <_printf_i+0x18c>
    3638:	0646      	lsls	r6, r0, #25
    363a:	d5f8      	bpl.n	362e <_printf_i+0x176>
    363c:	1d18      	adds	r0, r3, #4
    363e:	6010      	str	r0, [r2, #0]
    3640:	681b      	ldr	r3, [r3, #0]
    3642:	8019      	strh	r1, [r3, #0]
    3644:	2300      	movs	r3, #0
    3646:	6123      	str	r3, [r4, #16]
    3648:	9d04      	ldr	r5, [sp, #16]
    364a:	e016      	b.n	367a <_printf_i+0x1c2>
    364c:	6813      	ldr	r3, [r2, #0]
    364e:	1d19      	adds	r1, r3, #4
    3650:	6011      	str	r1, [r2, #0]
    3652:	681d      	ldr	r5, [r3, #0]
    3654:	1c28      	adds	r0, r5, #0
    3656:	f001 fd7b 	bl	5150 <strlen>
    365a:	6863      	ldr	r3, [r4, #4]
    365c:	6120      	str	r0, [r4, #16]
    365e:	4298      	cmp	r0, r3
    3660:	d900      	bls.n	3664 <_printf_i+0x1ac>
    3662:	6123      	str	r3, [r4, #16]
    3664:	6920      	ldr	r0, [r4, #16]
    3666:	6060      	str	r0, [r4, #4]
    3668:	e004      	b.n	3674 <_printf_i+0x1bc>
    366a:	1c25      	adds	r5, r4, #0
    366c:	3542      	adds	r5, #66	; 0x42
    366e:	702b      	strb	r3, [r5, #0]
    3670:	2301      	movs	r3, #1
    3672:	6123      	str	r3, [r4, #16]
    3674:	9e04      	ldr	r6, [sp, #16]
    3676:	2300      	movs	r3, #0
    3678:	7033      	strb	r3, [r6, #0]
    367a:	9e07      	ldr	r6, [sp, #28]
    367c:	9805      	ldr	r0, [sp, #20]
    367e:	9600      	str	r6, [sp, #0]
    3680:	1c21      	adds	r1, r4, #0
    3682:	aa09      	add	r2, sp, #36	; 0x24
    3684:	9b06      	ldr	r3, [sp, #24]
    3686:	f7ff fea3 	bl	33d0 <_printf_common>
    368a:	3001      	adds	r0, #1
    368c:	d102      	bne.n	3694 <_printf_i+0x1dc>
    368e:	2001      	movs	r0, #1
    3690:	4240      	negs	r0, r0
    3692:	e021      	b.n	36d8 <_printf_i+0x220>
    3694:	1c2a      	adds	r2, r5, #0
    3696:	9805      	ldr	r0, [sp, #20]
    3698:	9906      	ldr	r1, [sp, #24]
    369a:	6923      	ldr	r3, [r4, #16]
    369c:	9d07      	ldr	r5, [sp, #28]
    369e:	47a8      	blx	r5
    36a0:	3001      	adds	r0, #1
    36a2:	d0f4      	beq.n	368e <_printf_i+0x1d6>
    36a4:	6826      	ldr	r6, [r4, #0]
    36a6:	07b6      	lsls	r6, r6, #30
    36a8:	d405      	bmi.n	36b6 <_printf_i+0x1fe>
    36aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    36ac:	68e0      	ldr	r0, [r4, #12]
    36ae:	4298      	cmp	r0, r3
    36b0:	da12      	bge.n	36d8 <_printf_i+0x220>
    36b2:	1c18      	adds	r0, r3, #0
    36b4:	e010      	b.n	36d8 <_printf_i+0x220>
    36b6:	2500      	movs	r5, #0
    36b8:	68e0      	ldr	r0, [r4, #12]
    36ba:	9909      	ldr	r1, [sp, #36]	; 0x24
    36bc:	1a43      	subs	r3, r0, r1
    36be:	429d      	cmp	r5, r3
    36c0:	daf3      	bge.n	36aa <_printf_i+0x1f2>
    36c2:	1c22      	adds	r2, r4, #0
    36c4:	9805      	ldr	r0, [sp, #20]
    36c6:	9906      	ldr	r1, [sp, #24]
    36c8:	3219      	adds	r2, #25
    36ca:	2301      	movs	r3, #1
    36cc:	9e07      	ldr	r6, [sp, #28]
    36ce:	47b0      	blx	r6
    36d0:	3001      	adds	r0, #1
    36d2:	d0dc      	beq.n	368e <_printf_i+0x1d6>
    36d4:	3501      	adds	r5, #1
    36d6:	e7ef      	b.n	36b8 <_printf_i+0x200>
    36d8:	b00b      	add	sp, #44	; 0x2c
    36da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36dc:	0000826b 	.word	0x0000826b
    36e0:	0000827c 	.word	0x0000827c

000036e4 <__swbuf_r>:
    36e4:	b570      	push	{r4, r5, r6, lr}
    36e6:	1c05      	adds	r5, r0, #0
    36e8:	1c0e      	adds	r6, r1, #0
    36ea:	1c14      	adds	r4, r2, #0
    36ec:	2800      	cmp	r0, #0
    36ee:	d004      	beq.n	36fa <__swbuf_r+0x16>
    36f0:	6982      	ldr	r2, [r0, #24]
    36f2:	2a00      	cmp	r2, #0
    36f4:	d101      	bne.n	36fa <__swbuf_r+0x16>
    36f6:	f001 f831 	bl	475c <__sinit>
    36fa:	4b23      	ldr	r3, [pc, #140]	; (3788 <__swbuf_r+0xa4>)
    36fc:	429c      	cmp	r4, r3
    36fe:	d101      	bne.n	3704 <__swbuf_r+0x20>
    3700:	686c      	ldr	r4, [r5, #4]
    3702:	e008      	b.n	3716 <__swbuf_r+0x32>
    3704:	4b21      	ldr	r3, [pc, #132]	; (378c <__swbuf_r+0xa8>)
    3706:	429c      	cmp	r4, r3
    3708:	d101      	bne.n	370e <__swbuf_r+0x2a>
    370a:	68ac      	ldr	r4, [r5, #8]
    370c:	e003      	b.n	3716 <__swbuf_r+0x32>
    370e:	4b20      	ldr	r3, [pc, #128]	; (3790 <__swbuf_r+0xac>)
    3710:	429c      	cmp	r4, r3
    3712:	d100      	bne.n	3716 <__swbuf_r+0x32>
    3714:	68ec      	ldr	r4, [r5, #12]
    3716:	69a3      	ldr	r3, [r4, #24]
    3718:	60a3      	str	r3, [r4, #8]
    371a:	89a3      	ldrh	r3, [r4, #12]
    371c:	071a      	lsls	r2, r3, #28
    371e:	d50a      	bpl.n	3736 <__swbuf_r+0x52>
    3720:	6923      	ldr	r3, [r4, #16]
    3722:	2b00      	cmp	r3, #0
    3724:	d007      	beq.n	3736 <__swbuf_r+0x52>
    3726:	6822      	ldr	r2, [r4, #0]
    3728:	6923      	ldr	r3, [r4, #16]
    372a:	b2f6      	uxtb	r6, r6
    372c:	1ad0      	subs	r0, r2, r3
    372e:	6962      	ldr	r2, [r4, #20]
    3730:	4290      	cmp	r0, r2
    3732:	db0f      	blt.n	3754 <__swbuf_r+0x70>
    3734:	e008      	b.n	3748 <__swbuf_r+0x64>
    3736:	1c28      	adds	r0, r5, #0
    3738:	1c21      	adds	r1, r4, #0
    373a:	f000 f82b 	bl	3794 <__swsetup_r>
    373e:	2800      	cmp	r0, #0
    3740:	d0f1      	beq.n	3726 <__swbuf_r+0x42>
    3742:	2001      	movs	r0, #1
    3744:	4240      	negs	r0, r0
    3746:	e01d      	b.n	3784 <__swbuf_r+0xa0>
    3748:	1c28      	adds	r0, r5, #0
    374a:	1c21      	adds	r1, r4, #0
    374c:	f000 ff86 	bl	465c <_fflush_r>
    3750:	2800      	cmp	r0, #0
    3752:	d1f6      	bne.n	3742 <__swbuf_r+0x5e>
    3754:	68a3      	ldr	r3, [r4, #8]
    3756:	3001      	adds	r0, #1
    3758:	3b01      	subs	r3, #1
    375a:	60a3      	str	r3, [r4, #8]
    375c:	6823      	ldr	r3, [r4, #0]
    375e:	1c5a      	adds	r2, r3, #1
    3760:	6022      	str	r2, [r4, #0]
    3762:	701e      	strb	r6, [r3, #0]
    3764:	6963      	ldr	r3, [r4, #20]
    3766:	4298      	cmp	r0, r3
    3768:	d005      	beq.n	3776 <__swbuf_r+0x92>
    376a:	89a3      	ldrh	r3, [r4, #12]
    376c:	1c30      	adds	r0, r6, #0
    376e:	07da      	lsls	r2, r3, #31
    3770:	d508      	bpl.n	3784 <__swbuf_r+0xa0>
    3772:	2e0a      	cmp	r6, #10
    3774:	d106      	bne.n	3784 <__swbuf_r+0xa0>
    3776:	1c28      	adds	r0, r5, #0
    3778:	1c21      	adds	r1, r4, #0
    377a:	f000 ff6f 	bl	465c <_fflush_r>
    377e:	2800      	cmp	r0, #0
    3780:	d1df      	bne.n	3742 <__swbuf_r+0x5e>
    3782:	1c30      	adds	r0, r6, #0
    3784:	bd70      	pop	{r4, r5, r6, pc}
    3786:	46c0      	nop			; (mov r8, r8)
    3788:	0000829c 	.word	0x0000829c
    378c:	000082bc 	.word	0x000082bc
    3790:	000082dc 	.word	0x000082dc

00003794 <__swsetup_r>:
    3794:	4b34      	ldr	r3, [pc, #208]	; (3868 <__swsetup_r+0xd4>)
    3796:	b570      	push	{r4, r5, r6, lr}
    3798:	681d      	ldr	r5, [r3, #0]
    379a:	1c06      	adds	r6, r0, #0
    379c:	1c0c      	adds	r4, r1, #0
    379e:	2d00      	cmp	r5, #0
    37a0:	d005      	beq.n	37ae <__swsetup_r+0x1a>
    37a2:	69a9      	ldr	r1, [r5, #24]
    37a4:	2900      	cmp	r1, #0
    37a6:	d102      	bne.n	37ae <__swsetup_r+0x1a>
    37a8:	1c28      	adds	r0, r5, #0
    37aa:	f000 ffd7 	bl	475c <__sinit>
    37ae:	4b2f      	ldr	r3, [pc, #188]	; (386c <__swsetup_r+0xd8>)
    37b0:	429c      	cmp	r4, r3
    37b2:	d101      	bne.n	37b8 <__swsetup_r+0x24>
    37b4:	686c      	ldr	r4, [r5, #4]
    37b6:	e008      	b.n	37ca <__swsetup_r+0x36>
    37b8:	4b2d      	ldr	r3, [pc, #180]	; (3870 <__swsetup_r+0xdc>)
    37ba:	429c      	cmp	r4, r3
    37bc:	d101      	bne.n	37c2 <__swsetup_r+0x2e>
    37be:	68ac      	ldr	r4, [r5, #8]
    37c0:	e003      	b.n	37ca <__swsetup_r+0x36>
    37c2:	4b2c      	ldr	r3, [pc, #176]	; (3874 <__swsetup_r+0xe0>)
    37c4:	429c      	cmp	r4, r3
    37c6:	d100      	bne.n	37ca <__swsetup_r+0x36>
    37c8:	68ec      	ldr	r4, [r5, #12]
    37ca:	89a2      	ldrh	r2, [r4, #12]
    37cc:	b293      	uxth	r3, r2
    37ce:	0719      	lsls	r1, r3, #28
    37d0:	d421      	bmi.n	3816 <__swsetup_r+0x82>
    37d2:	06d9      	lsls	r1, r3, #27
    37d4:	d405      	bmi.n	37e2 <__swsetup_r+0x4e>
    37d6:	2309      	movs	r3, #9
    37d8:	6033      	str	r3, [r6, #0]
    37da:	2340      	movs	r3, #64	; 0x40
    37dc:	431a      	orrs	r2, r3
    37de:	81a2      	strh	r2, [r4, #12]
    37e0:	e03f      	b.n	3862 <__swsetup_r+0xce>
    37e2:	075a      	lsls	r2, r3, #29
    37e4:	d513      	bpl.n	380e <__swsetup_r+0x7a>
    37e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    37e8:	2900      	cmp	r1, #0
    37ea:	d008      	beq.n	37fe <__swsetup_r+0x6a>
    37ec:	1c23      	adds	r3, r4, #0
    37ee:	3344      	adds	r3, #68	; 0x44
    37f0:	4299      	cmp	r1, r3
    37f2:	d002      	beq.n	37fa <__swsetup_r+0x66>
    37f4:	1c30      	adds	r0, r6, #0
    37f6:	f001 fb87 	bl	4f08 <_free_r>
    37fa:	2300      	movs	r3, #0
    37fc:	6363      	str	r3, [r4, #52]	; 0x34
    37fe:	89a3      	ldrh	r3, [r4, #12]
    3800:	2224      	movs	r2, #36	; 0x24
    3802:	4393      	bics	r3, r2
    3804:	81a3      	strh	r3, [r4, #12]
    3806:	2300      	movs	r3, #0
    3808:	6063      	str	r3, [r4, #4]
    380a:	6923      	ldr	r3, [r4, #16]
    380c:	6023      	str	r3, [r4, #0]
    380e:	89a3      	ldrh	r3, [r4, #12]
    3810:	2208      	movs	r2, #8
    3812:	4313      	orrs	r3, r2
    3814:	81a3      	strh	r3, [r4, #12]
    3816:	6921      	ldr	r1, [r4, #16]
    3818:	2900      	cmp	r1, #0
    381a:	d10b      	bne.n	3834 <__swsetup_r+0xa0>
    381c:	89a3      	ldrh	r3, [r4, #12]
    381e:	22a0      	movs	r2, #160	; 0xa0
    3820:	0092      	lsls	r2, r2, #2
    3822:	401a      	ands	r2, r3
    3824:	2380      	movs	r3, #128	; 0x80
    3826:	009b      	lsls	r3, r3, #2
    3828:	429a      	cmp	r2, r3
    382a:	d003      	beq.n	3834 <__swsetup_r+0xa0>
    382c:	1c30      	adds	r0, r6, #0
    382e:	1c21      	adds	r1, r4, #0
    3830:	f001 f808 	bl	4844 <__smakebuf_r>
    3834:	89a3      	ldrh	r3, [r4, #12]
    3836:	2201      	movs	r2, #1
    3838:	401a      	ands	r2, r3
    383a:	d005      	beq.n	3848 <__swsetup_r+0xb4>
    383c:	6961      	ldr	r1, [r4, #20]
    383e:	2200      	movs	r2, #0
    3840:	60a2      	str	r2, [r4, #8]
    3842:	424a      	negs	r2, r1
    3844:	61a2      	str	r2, [r4, #24]
    3846:	e003      	b.n	3850 <__swsetup_r+0xbc>
    3848:	0799      	lsls	r1, r3, #30
    384a:	d400      	bmi.n	384e <__swsetup_r+0xba>
    384c:	6962      	ldr	r2, [r4, #20]
    384e:	60a2      	str	r2, [r4, #8]
    3850:	6922      	ldr	r2, [r4, #16]
    3852:	2000      	movs	r0, #0
    3854:	4282      	cmp	r2, r0
    3856:	d106      	bne.n	3866 <__swsetup_r+0xd2>
    3858:	0619      	lsls	r1, r3, #24
    385a:	d504      	bpl.n	3866 <__swsetup_r+0xd2>
    385c:	2240      	movs	r2, #64	; 0x40
    385e:	4313      	orrs	r3, r2
    3860:	81a3      	strh	r3, [r4, #12]
    3862:	2001      	movs	r0, #1
    3864:	4240      	negs	r0, r0
    3866:	bd70      	pop	{r4, r5, r6, pc}
    3868:	20000074 	.word	0x20000074
    386c:	0000829c 	.word	0x0000829c
    3870:	000082bc 	.word	0x000082bc
    3874:	000082dc 	.word	0x000082dc

00003878 <quorem>:
    3878:	b5f0      	push	{r4, r5, r6, r7, lr}
    387a:	b089      	sub	sp, #36	; 0x24
    387c:	9106      	str	r1, [sp, #24]
    387e:	690b      	ldr	r3, [r1, #16]
    3880:	6901      	ldr	r1, [r0, #16]
    3882:	1c05      	adds	r5, r0, #0
    3884:	2600      	movs	r6, #0
    3886:	4299      	cmp	r1, r3
    3888:	db7f      	blt.n	398a <quorem+0x112>
    388a:	9c06      	ldr	r4, [sp, #24]
    388c:	1e5f      	subs	r7, r3, #1
    388e:	3414      	adds	r4, #20
    3890:	9404      	str	r4, [sp, #16]
    3892:	9904      	ldr	r1, [sp, #16]
    3894:	00bc      	lsls	r4, r7, #2
    3896:	1909      	adds	r1, r1, r4
    3898:	1c02      	adds	r2, r0, #0
    389a:	680b      	ldr	r3, [r1, #0]
    389c:	3214      	adds	r2, #20
    389e:	9105      	str	r1, [sp, #20]
    38a0:	1914      	adds	r4, r2, r4
    38a2:	1c19      	adds	r1, r3, #0
    38a4:	3101      	adds	r1, #1
    38a6:	6820      	ldr	r0, [r4, #0]
    38a8:	9203      	str	r2, [sp, #12]
    38aa:	f001 fcd5 	bl	5258 <__aeabi_uidiv>
    38ae:	9002      	str	r0, [sp, #8]
    38b0:	42b0      	cmp	r0, r6
    38b2:	d038      	beq.n	3926 <quorem+0xae>
    38b4:	9904      	ldr	r1, [sp, #16]
    38b6:	9b03      	ldr	r3, [sp, #12]
    38b8:	468c      	mov	ip, r1
    38ba:	9601      	str	r6, [sp, #4]
    38bc:	9607      	str	r6, [sp, #28]
    38be:	4662      	mov	r2, ip
    38c0:	3204      	adds	r2, #4
    38c2:	4694      	mov	ip, r2
    38c4:	3a04      	subs	r2, #4
    38c6:	ca40      	ldmia	r2!, {r6}
    38c8:	9902      	ldr	r1, [sp, #8]
    38ca:	b2b0      	uxth	r0, r6
    38cc:	4348      	muls	r0, r1
    38ce:	0c31      	lsrs	r1, r6, #16
    38d0:	9e02      	ldr	r6, [sp, #8]
    38d2:	9a01      	ldr	r2, [sp, #4]
    38d4:	4371      	muls	r1, r6
    38d6:	1810      	adds	r0, r2, r0
    38d8:	0c02      	lsrs	r2, r0, #16
    38da:	1851      	adds	r1, r2, r1
    38dc:	0c0a      	lsrs	r2, r1, #16
    38de:	9201      	str	r2, [sp, #4]
    38e0:	681a      	ldr	r2, [r3, #0]
    38e2:	b280      	uxth	r0, r0
    38e4:	b296      	uxth	r6, r2
    38e6:	9a07      	ldr	r2, [sp, #28]
    38e8:	b289      	uxth	r1, r1
    38ea:	18b6      	adds	r6, r6, r2
    38ec:	1a30      	subs	r0, r6, r0
    38ee:	681e      	ldr	r6, [r3, #0]
    38f0:	0c32      	lsrs	r2, r6, #16
    38f2:	1a52      	subs	r2, r2, r1
    38f4:	1406      	asrs	r6, r0, #16
    38f6:	1992      	adds	r2, r2, r6
    38f8:	1411      	asrs	r1, r2, #16
    38fa:	b280      	uxth	r0, r0
    38fc:	0412      	lsls	r2, r2, #16
    38fe:	9e05      	ldr	r6, [sp, #20]
    3900:	4310      	orrs	r0, r2
    3902:	9107      	str	r1, [sp, #28]
    3904:	c301      	stmia	r3!, {r0}
    3906:	4566      	cmp	r6, ip
    3908:	d2d9      	bcs.n	38be <quorem+0x46>
    390a:	6821      	ldr	r1, [r4, #0]
    390c:	2900      	cmp	r1, #0
    390e:	d10a      	bne.n	3926 <quorem+0xae>
    3910:	9e03      	ldr	r6, [sp, #12]
    3912:	3c04      	subs	r4, #4
    3914:	42b4      	cmp	r4, r6
    3916:	d801      	bhi.n	391c <quorem+0xa4>
    3918:	612f      	str	r7, [r5, #16]
    391a:	e004      	b.n	3926 <quorem+0xae>
    391c:	6821      	ldr	r1, [r4, #0]
    391e:	2900      	cmp	r1, #0
    3920:	d1fa      	bne.n	3918 <quorem+0xa0>
    3922:	3f01      	subs	r7, #1
    3924:	e7f4      	b.n	3910 <quorem+0x98>
    3926:	1c28      	adds	r0, r5, #0
    3928:	9906      	ldr	r1, [sp, #24]
    392a:	f001 fa05 	bl	4d38 <__mcmp>
    392e:	2800      	cmp	r0, #0
    3930:	db2a      	blt.n	3988 <quorem+0x110>
    3932:	9c02      	ldr	r4, [sp, #8]
    3934:	9a03      	ldr	r2, [sp, #12]
    3936:	3401      	adds	r4, #1
    3938:	9b04      	ldr	r3, [sp, #16]
    393a:	9402      	str	r4, [sp, #8]
    393c:	2400      	movs	r4, #0
    393e:	6811      	ldr	r1, [r2, #0]
    3940:	cb40      	ldmia	r3!, {r6}
    3942:	b288      	uxth	r0, r1
    3944:	1900      	adds	r0, r0, r4
    3946:	6814      	ldr	r4, [r2, #0]
    3948:	b2b1      	uxth	r1, r6
    394a:	1a40      	subs	r0, r0, r1
    394c:	0c36      	lsrs	r6, r6, #16
    394e:	0c21      	lsrs	r1, r4, #16
    3950:	1b89      	subs	r1, r1, r6
    3952:	1404      	asrs	r4, r0, #16
    3954:	1909      	adds	r1, r1, r4
    3956:	140c      	asrs	r4, r1, #16
    3958:	b280      	uxth	r0, r0
    395a:	0409      	lsls	r1, r1, #16
    395c:	9e05      	ldr	r6, [sp, #20]
    395e:	4301      	orrs	r1, r0
    3960:	c202      	stmia	r2!, {r1}
    3962:	429e      	cmp	r6, r3
    3964:	d2eb      	bcs.n	393e <quorem+0xc6>
    3966:	9c03      	ldr	r4, [sp, #12]
    3968:	00bb      	lsls	r3, r7, #2
    396a:	18e3      	adds	r3, r4, r3
    396c:	681e      	ldr	r6, [r3, #0]
    396e:	2e00      	cmp	r6, #0
    3970:	d10a      	bne.n	3988 <quorem+0x110>
    3972:	9c03      	ldr	r4, [sp, #12]
    3974:	3b04      	subs	r3, #4
    3976:	42a3      	cmp	r3, r4
    3978:	d801      	bhi.n	397e <quorem+0x106>
    397a:	612f      	str	r7, [r5, #16]
    397c:	e004      	b.n	3988 <quorem+0x110>
    397e:	681e      	ldr	r6, [r3, #0]
    3980:	2e00      	cmp	r6, #0
    3982:	d1fa      	bne.n	397a <quorem+0x102>
    3984:	3f01      	subs	r7, #1
    3986:	e7f4      	b.n	3972 <quorem+0xfa>
    3988:	9e02      	ldr	r6, [sp, #8]
    398a:	1c30      	adds	r0, r6, #0
    398c:	b009      	add	sp, #36	; 0x24
    398e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003990 <_dtoa_r>:
    3990:	b5f0      	push	{r4, r5, r6, r7, lr}
    3992:	6a44      	ldr	r4, [r0, #36]	; 0x24
    3994:	b09b      	sub	sp, #108	; 0x6c
    3996:	9007      	str	r0, [sp, #28]
    3998:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    399a:	9204      	str	r2, [sp, #16]
    399c:	9305      	str	r3, [sp, #20]
    399e:	2c00      	cmp	r4, #0
    39a0:	d108      	bne.n	39b4 <_dtoa_r+0x24>
    39a2:	2010      	movs	r0, #16
    39a4:	f000 ff9e 	bl	48e4 <malloc>
    39a8:	9907      	ldr	r1, [sp, #28]
    39aa:	6248      	str	r0, [r1, #36]	; 0x24
    39ac:	6044      	str	r4, [r0, #4]
    39ae:	6084      	str	r4, [r0, #8]
    39b0:	6004      	str	r4, [r0, #0]
    39b2:	60c4      	str	r4, [r0, #12]
    39b4:	9c07      	ldr	r4, [sp, #28]
    39b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    39b8:	6819      	ldr	r1, [r3, #0]
    39ba:	2900      	cmp	r1, #0
    39bc:	d00a      	beq.n	39d4 <_dtoa_r+0x44>
    39be:	685b      	ldr	r3, [r3, #4]
    39c0:	2201      	movs	r2, #1
    39c2:	409a      	lsls	r2, r3
    39c4:	604b      	str	r3, [r1, #4]
    39c6:	608a      	str	r2, [r1, #8]
    39c8:	1c20      	adds	r0, r4, #0
    39ca:	f000 ffd8 	bl	497e <_Bfree>
    39ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
    39d0:	2200      	movs	r2, #0
    39d2:	601a      	str	r2, [r3, #0]
    39d4:	9805      	ldr	r0, [sp, #20]
    39d6:	2800      	cmp	r0, #0
    39d8:	da05      	bge.n	39e6 <_dtoa_r+0x56>
    39da:	2301      	movs	r3, #1
    39dc:	602b      	str	r3, [r5, #0]
    39de:	0043      	lsls	r3, r0, #1
    39e0:	085b      	lsrs	r3, r3, #1
    39e2:	9305      	str	r3, [sp, #20]
    39e4:	e001      	b.n	39ea <_dtoa_r+0x5a>
    39e6:	2300      	movs	r3, #0
    39e8:	602b      	str	r3, [r5, #0]
    39ea:	9e05      	ldr	r6, [sp, #20]
    39ec:	4bbe      	ldr	r3, [pc, #760]	; (3ce8 <_dtoa_r+0x358>)
    39ee:	1c32      	adds	r2, r6, #0
    39f0:	401a      	ands	r2, r3
    39f2:	429a      	cmp	r2, r3
    39f4:	d118      	bne.n	3a28 <_dtoa_r+0x98>
    39f6:	4bbd      	ldr	r3, [pc, #756]	; (3cec <_dtoa_r+0x35c>)
    39f8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    39fa:	9d04      	ldr	r5, [sp, #16]
    39fc:	6023      	str	r3, [r4, #0]
    39fe:	2d00      	cmp	r5, #0
    3a00:	d101      	bne.n	3a06 <_dtoa_r+0x76>
    3a02:	0336      	lsls	r6, r6, #12
    3a04:	d001      	beq.n	3a0a <_dtoa_r+0x7a>
    3a06:	48ba      	ldr	r0, [pc, #744]	; (3cf0 <_dtoa_r+0x360>)
    3a08:	e000      	b.n	3a0c <_dtoa_r+0x7c>
    3a0a:	48ba      	ldr	r0, [pc, #744]	; (3cf4 <_dtoa_r+0x364>)
    3a0c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3a0e:	2c00      	cmp	r4, #0
    3a10:	d101      	bne.n	3a16 <_dtoa_r+0x86>
    3a12:	f000 fd93 	bl	453c <_dtoa_r+0xbac>
    3a16:	78c2      	ldrb	r2, [r0, #3]
    3a18:	1cc3      	adds	r3, r0, #3
    3a1a:	2a00      	cmp	r2, #0
    3a1c:	d000      	beq.n	3a20 <_dtoa_r+0x90>
    3a1e:	3305      	adds	r3, #5
    3a20:	9d24      	ldr	r5, [sp, #144]	; 0x90
    3a22:	602b      	str	r3, [r5, #0]
    3a24:	f000 fd8a 	bl	453c <_dtoa_r+0xbac>
    3a28:	9c04      	ldr	r4, [sp, #16]
    3a2a:	9d05      	ldr	r5, [sp, #20]
    3a2c:	4ba5      	ldr	r3, [pc, #660]	; (3cc4 <_dtoa_r+0x334>)
    3a2e:	4aa4      	ldr	r2, [pc, #656]	; (3cc0 <_dtoa_r+0x330>)
    3a30:	1c20      	adds	r0, r4, #0
    3a32:	1c29      	adds	r1, r5, #0
    3a34:	f001 fcd0 	bl	53d8 <__aeabi_dcmpeq>
    3a38:	1e07      	subs	r7, r0, #0
    3a3a:	d00c      	beq.n	3a56 <_dtoa_r+0xc6>
    3a3c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3a3e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    3a40:	2301      	movs	r3, #1
    3a42:	6023      	str	r3, [r4, #0]
    3a44:	2d00      	cmp	r5, #0
    3a46:	d101      	bne.n	3a4c <_dtoa_r+0xbc>
    3a48:	f000 fd75 	bl	4536 <_dtoa_r+0xba6>
    3a4c:	48aa      	ldr	r0, [pc, #680]	; (3cf8 <_dtoa_r+0x368>)
    3a4e:	6028      	str	r0, [r5, #0]
    3a50:	3801      	subs	r0, #1
    3a52:	f000 fd73 	bl	453c <_dtoa_r+0xbac>
    3a56:	ab19      	add	r3, sp, #100	; 0x64
    3a58:	9300      	str	r3, [sp, #0]
    3a5a:	ab18      	add	r3, sp, #96	; 0x60
    3a5c:	9301      	str	r3, [sp, #4]
    3a5e:	9807      	ldr	r0, [sp, #28]
    3a60:	1c2b      	adds	r3, r5, #0
    3a62:	1c22      	adds	r2, r4, #0
    3a64:	f001 f9ea 	bl	4e3c <__d2b>
    3a68:	0073      	lsls	r3, r6, #1
    3a6a:	900a      	str	r0, [sp, #40]	; 0x28
    3a6c:	0d5b      	lsrs	r3, r3, #21
    3a6e:	d009      	beq.n	3a84 <_dtoa_r+0xf4>
    3a70:	1c20      	adds	r0, r4, #0
    3a72:	4ca2      	ldr	r4, [pc, #648]	; (3cfc <_dtoa_r+0x36c>)
    3a74:	032a      	lsls	r2, r5, #12
    3a76:	0b12      	lsrs	r2, r2, #12
    3a78:	1c21      	adds	r1, r4, #0
    3a7a:	4311      	orrs	r1, r2
    3a7c:	4aa0      	ldr	r2, [pc, #640]	; (3d00 <_dtoa_r+0x370>)
    3a7e:	9716      	str	r7, [sp, #88]	; 0x58
    3a80:	189e      	adds	r6, r3, r2
    3a82:	e01b      	b.n	3abc <_dtoa_r+0x12c>
    3a84:	9b18      	ldr	r3, [sp, #96]	; 0x60
    3a86:	9c19      	ldr	r4, [sp, #100]	; 0x64
    3a88:	191d      	adds	r5, r3, r4
    3a8a:	4b9e      	ldr	r3, [pc, #632]	; (3d04 <_dtoa_r+0x374>)
    3a8c:	429d      	cmp	r5, r3
    3a8e:	db09      	blt.n	3aa4 <_dtoa_r+0x114>
    3a90:	499d      	ldr	r1, [pc, #628]	; (3d08 <_dtoa_r+0x378>)
    3a92:	9a04      	ldr	r2, [sp, #16]
    3a94:	4b9d      	ldr	r3, [pc, #628]	; (3d0c <_dtoa_r+0x37c>)
    3a96:	1868      	adds	r0, r5, r1
    3a98:	40c2      	lsrs	r2, r0
    3a9a:	1b5b      	subs	r3, r3, r5
    3a9c:	1c10      	adds	r0, r2, #0
    3a9e:	409e      	lsls	r6, r3
    3aa0:	4330      	orrs	r0, r6
    3aa2:	e004      	b.n	3aae <_dtoa_r+0x11e>
    3aa4:	489a      	ldr	r0, [pc, #616]	; (3d10 <_dtoa_r+0x380>)
    3aa6:	9b04      	ldr	r3, [sp, #16]
    3aa8:	1b40      	subs	r0, r0, r5
    3aaa:	4083      	lsls	r3, r0
    3aac:	1c18      	adds	r0, r3, #0
    3aae:	f004 f8bb 	bl	7c28 <__aeabi_ui2d>
    3ab2:	4c98      	ldr	r4, [pc, #608]	; (3d14 <_dtoa_r+0x384>)
    3ab4:	1e6e      	subs	r6, r5, #1
    3ab6:	2501      	movs	r5, #1
    3ab8:	1909      	adds	r1, r1, r4
    3aba:	9516      	str	r5, [sp, #88]	; 0x58
    3abc:	4a82      	ldr	r2, [pc, #520]	; (3cc8 <_dtoa_r+0x338>)
    3abe:	4b83      	ldr	r3, [pc, #524]	; (3ccc <_dtoa_r+0x33c>)
    3ac0:	f003 fd0c 	bl	74dc <__aeabi_dsub>
    3ac4:	4a82      	ldr	r2, [pc, #520]	; (3cd0 <_dtoa_r+0x340>)
    3ac6:	4b83      	ldr	r3, [pc, #524]	; (3cd4 <_dtoa_r+0x344>)
    3ac8:	f003 fa78 	bl	6fbc <__aeabi_dmul>
    3acc:	4a82      	ldr	r2, [pc, #520]	; (3cd8 <_dtoa_r+0x348>)
    3ace:	4b83      	ldr	r3, [pc, #524]	; (3cdc <_dtoa_r+0x34c>)
    3ad0:	f002 fae8 	bl	60a4 <__aeabi_dadd>
    3ad4:	1c04      	adds	r4, r0, #0
    3ad6:	1c30      	adds	r0, r6, #0
    3ad8:	1c0d      	adds	r5, r1, #0
    3ada:	f004 f867 	bl	7bac <__aeabi_i2d>
    3ade:	4a80      	ldr	r2, [pc, #512]	; (3ce0 <_dtoa_r+0x350>)
    3ae0:	4b80      	ldr	r3, [pc, #512]	; (3ce4 <_dtoa_r+0x354>)
    3ae2:	f003 fa6b 	bl	6fbc <__aeabi_dmul>
    3ae6:	1c02      	adds	r2, r0, #0
    3ae8:	1c0b      	adds	r3, r1, #0
    3aea:	1c20      	adds	r0, r4, #0
    3aec:	1c29      	adds	r1, r5, #0
    3aee:	f002 fad9 	bl	60a4 <__aeabi_dadd>
    3af2:	1c04      	adds	r4, r0, #0
    3af4:	1c0d      	adds	r5, r1, #0
    3af6:	f004 f825 	bl	7b44 <__aeabi_d2iz>
    3afa:	4b72      	ldr	r3, [pc, #456]	; (3cc4 <_dtoa_r+0x334>)
    3afc:	4a70      	ldr	r2, [pc, #448]	; (3cc0 <_dtoa_r+0x330>)
    3afe:	9006      	str	r0, [sp, #24]
    3b00:	1c29      	adds	r1, r5, #0
    3b02:	1c20      	adds	r0, r4, #0
    3b04:	f001 fc6e 	bl	53e4 <__aeabi_dcmplt>
    3b08:	2800      	cmp	r0, #0
    3b0a:	d00d      	beq.n	3b28 <_dtoa_r+0x198>
    3b0c:	9806      	ldr	r0, [sp, #24]
    3b0e:	f004 f84d 	bl	7bac <__aeabi_i2d>
    3b12:	1c0b      	adds	r3, r1, #0
    3b14:	1c02      	adds	r2, r0, #0
    3b16:	1c29      	adds	r1, r5, #0
    3b18:	1c20      	adds	r0, r4, #0
    3b1a:	f001 fc5d 	bl	53d8 <__aeabi_dcmpeq>
    3b1e:	9c06      	ldr	r4, [sp, #24]
    3b20:	4243      	negs	r3, r0
    3b22:	4143      	adcs	r3, r0
    3b24:	1ae4      	subs	r4, r4, r3
    3b26:	9406      	str	r4, [sp, #24]
    3b28:	9c06      	ldr	r4, [sp, #24]
    3b2a:	2501      	movs	r5, #1
    3b2c:	9513      	str	r5, [sp, #76]	; 0x4c
    3b2e:	2c16      	cmp	r4, #22
    3b30:	d810      	bhi.n	3b54 <_dtoa_r+0x1c4>
    3b32:	4a79      	ldr	r2, [pc, #484]	; (3d18 <_dtoa_r+0x388>)
    3b34:	00e3      	lsls	r3, r4, #3
    3b36:	18d3      	adds	r3, r2, r3
    3b38:	6818      	ldr	r0, [r3, #0]
    3b3a:	6859      	ldr	r1, [r3, #4]
    3b3c:	9a04      	ldr	r2, [sp, #16]
    3b3e:	9b05      	ldr	r3, [sp, #20]
    3b40:	f001 fc64 	bl	540c <__aeabi_dcmpgt>
    3b44:	2800      	cmp	r0, #0
    3b46:	d004      	beq.n	3b52 <_dtoa_r+0x1c2>
    3b48:	3c01      	subs	r4, #1
    3b4a:	2500      	movs	r5, #0
    3b4c:	9406      	str	r4, [sp, #24]
    3b4e:	9513      	str	r5, [sp, #76]	; 0x4c
    3b50:	e000      	b.n	3b54 <_dtoa_r+0x1c4>
    3b52:	9013      	str	r0, [sp, #76]	; 0x4c
    3b54:	9818      	ldr	r0, [sp, #96]	; 0x60
    3b56:	2400      	movs	r4, #0
    3b58:	1b86      	subs	r6, r0, r6
    3b5a:	1c35      	adds	r5, r6, #0
    3b5c:	9402      	str	r4, [sp, #8]
    3b5e:	3d01      	subs	r5, #1
    3b60:	9509      	str	r5, [sp, #36]	; 0x24
    3b62:	d504      	bpl.n	3b6e <_dtoa_r+0x1de>
    3b64:	9c09      	ldr	r4, [sp, #36]	; 0x24
    3b66:	2500      	movs	r5, #0
    3b68:	4264      	negs	r4, r4
    3b6a:	9402      	str	r4, [sp, #8]
    3b6c:	9509      	str	r5, [sp, #36]	; 0x24
    3b6e:	9c06      	ldr	r4, [sp, #24]
    3b70:	2c00      	cmp	r4, #0
    3b72:	db06      	blt.n	3b82 <_dtoa_r+0x1f2>
    3b74:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3b76:	9412      	str	r4, [sp, #72]	; 0x48
    3b78:	192d      	adds	r5, r5, r4
    3b7a:	2400      	movs	r4, #0
    3b7c:	9509      	str	r5, [sp, #36]	; 0x24
    3b7e:	940d      	str	r4, [sp, #52]	; 0x34
    3b80:	e007      	b.n	3b92 <_dtoa_r+0x202>
    3b82:	9c06      	ldr	r4, [sp, #24]
    3b84:	9d02      	ldr	r5, [sp, #8]
    3b86:	1b2d      	subs	r5, r5, r4
    3b88:	9502      	str	r5, [sp, #8]
    3b8a:	4265      	negs	r5, r4
    3b8c:	2400      	movs	r4, #0
    3b8e:	950d      	str	r5, [sp, #52]	; 0x34
    3b90:	9412      	str	r4, [sp, #72]	; 0x48
    3b92:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3b94:	2401      	movs	r4, #1
    3b96:	2d09      	cmp	r5, #9
    3b98:	d824      	bhi.n	3be4 <_dtoa_r+0x254>
    3b9a:	2d05      	cmp	r5, #5
    3b9c:	dd02      	ble.n	3ba4 <_dtoa_r+0x214>
    3b9e:	3d04      	subs	r5, #4
    3ba0:	9520      	str	r5, [sp, #128]	; 0x80
    3ba2:	2400      	movs	r4, #0
    3ba4:	9820      	ldr	r0, [sp, #128]	; 0x80
    3ba6:	3802      	subs	r0, #2
    3ba8:	2803      	cmp	r0, #3
    3baa:	d823      	bhi.n	3bf4 <_dtoa_r+0x264>
    3bac:	f001 fb4a 	bl	5244 <__gnu_thumb1_case_uqi>
    3bb0:	04020e06 	.word	0x04020e06
    3bb4:	2501      	movs	r5, #1
    3bb6:	e002      	b.n	3bbe <_dtoa_r+0x22e>
    3bb8:	2501      	movs	r5, #1
    3bba:	e008      	b.n	3bce <_dtoa_r+0x23e>
    3bbc:	2500      	movs	r5, #0
    3bbe:	9510      	str	r5, [sp, #64]	; 0x40
    3bc0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3bc2:	2d00      	cmp	r5, #0
    3bc4:	dd1f      	ble.n	3c06 <_dtoa_r+0x276>
    3bc6:	950c      	str	r5, [sp, #48]	; 0x30
    3bc8:	9508      	str	r5, [sp, #32]
    3bca:	e009      	b.n	3be0 <_dtoa_r+0x250>
    3bcc:	2500      	movs	r5, #0
    3bce:	9510      	str	r5, [sp, #64]	; 0x40
    3bd0:	9806      	ldr	r0, [sp, #24]
    3bd2:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3bd4:	182d      	adds	r5, r5, r0
    3bd6:	950c      	str	r5, [sp, #48]	; 0x30
    3bd8:	3501      	adds	r5, #1
    3bda:	9508      	str	r5, [sp, #32]
    3bdc:	2d00      	cmp	r5, #0
    3bde:	dd18      	ble.n	3c12 <_dtoa_r+0x282>
    3be0:	1c2b      	adds	r3, r5, #0
    3be2:	e017      	b.n	3c14 <_dtoa_r+0x284>
    3be4:	4263      	negs	r3, r4
    3be6:	2500      	movs	r5, #0
    3be8:	930c      	str	r3, [sp, #48]	; 0x30
    3bea:	9308      	str	r3, [sp, #32]
    3bec:	9520      	str	r5, [sp, #128]	; 0x80
    3bee:	9410      	str	r4, [sp, #64]	; 0x40
    3bf0:	2312      	movs	r3, #18
    3bf2:	e006      	b.n	3c02 <_dtoa_r+0x272>
    3bf4:	2501      	movs	r5, #1
    3bf6:	426b      	negs	r3, r5
    3bf8:	9510      	str	r5, [sp, #64]	; 0x40
    3bfa:	930c      	str	r3, [sp, #48]	; 0x30
    3bfc:	9308      	str	r3, [sp, #32]
    3bfe:	2500      	movs	r5, #0
    3c00:	2312      	movs	r3, #18
    3c02:	9521      	str	r5, [sp, #132]	; 0x84
    3c04:	e006      	b.n	3c14 <_dtoa_r+0x284>
    3c06:	2501      	movs	r5, #1
    3c08:	950c      	str	r5, [sp, #48]	; 0x30
    3c0a:	9508      	str	r5, [sp, #32]
    3c0c:	1c2b      	adds	r3, r5, #0
    3c0e:	9521      	str	r5, [sp, #132]	; 0x84
    3c10:	e000      	b.n	3c14 <_dtoa_r+0x284>
    3c12:	2301      	movs	r3, #1
    3c14:	9807      	ldr	r0, [sp, #28]
    3c16:	2200      	movs	r2, #0
    3c18:	6a45      	ldr	r5, [r0, #36]	; 0x24
    3c1a:	606a      	str	r2, [r5, #4]
    3c1c:	2204      	movs	r2, #4
    3c1e:	1c10      	adds	r0, r2, #0
    3c20:	3014      	adds	r0, #20
    3c22:	6869      	ldr	r1, [r5, #4]
    3c24:	4298      	cmp	r0, r3
    3c26:	d803      	bhi.n	3c30 <_dtoa_r+0x2a0>
    3c28:	3101      	adds	r1, #1
    3c2a:	6069      	str	r1, [r5, #4]
    3c2c:	0052      	lsls	r2, r2, #1
    3c2e:	e7f6      	b.n	3c1e <_dtoa_r+0x28e>
    3c30:	9807      	ldr	r0, [sp, #28]
    3c32:	f000 fe6c 	bl	490e <_Balloc>
    3c36:	6028      	str	r0, [r5, #0]
    3c38:	9d07      	ldr	r5, [sp, #28]
    3c3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3c3c:	9d08      	ldr	r5, [sp, #32]
    3c3e:	681b      	ldr	r3, [r3, #0]
    3c40:	930b      	str	r3, [sp, #44]	; 0x2c
    3c42:	2d0e      	cmp	r5, #14
    3c44:	d900      	bls.n	3c48 <_dtoa_r+0x2b8>
    3c46:	e187      	b.n	3f58 <_dtoa_r+0x5c8>
    3c48:	2c00      	cmp	r4, #0
    3c4a:	d100      	bne.n	3c4e <_dtoa_r+0x2be>
    3c4c:	e184      	b.n	3f58 <_dtoa_r+0x5c8>
    3c4e:	9c04      	ldr	r4, [sp, #16]
    3c50:	9d05      	ldr	r5, [sp, #20]
    3c52:	9414      	str	r4, [sp, #80]	; 0x50
    3c54:	9515      	str	r5, [sp, #84]	; 0x54
    3c56:	9d06      	ldr	r5, [sp, #24]
    3c58:	2d00      	cmp	r5, #0
    3c5a:	dd61      	ble.n	3d20 <_dtoa_r+0x390>
    3c5c:	1c2a      	adds	r2, r5, #0
    3c5e:	230f      	movs	r3, #15
    3c60:	401a      	ands	r2, r3
    3c62:	492d      	ldr	r1, [pc, #180]	; (3d18 <_dtoa_r+0x388>)
    3c64:	00d2      	lsls	r2, r2, #3
    3c66:	188a      	adds	r2, r1, r2
    3c68:	6814      	ldr	r4, [r2, #0]
    3c6a:	6855      	ldr	r5, [r2, #4]
    3c6c:	940e      	str	r4, [sp, #56]	; 0x38
    3c6e:	950f      	str	r5, [sp, #60]	; 0x3c
    3c70:	9d06      	ldr	r5, [sp, #24]
    3c72:	4c2a      	ldr	r4, [pc, #168]	; (3d1c <_dtoa_r+0x38c>)
    3c74:	112f      	asrs	r7, r5, #4
    3c76:	2502      	movs	r5, #2
    3c78:	06f8      	lsls	r0, r7, #27
    3c7a:	d517      	bpl.n	3cac <_dtoa_r+0x31c>
    3c7c:	401f      	ands	r7, r3
    3c7e:	9814      	ldr	r0, [sp, #80]	; 0x50
    3c80:	9915      	ldr	r1, [sp, #84]	; 0x54
    3c82:	6a22      	ldr	r2, [r4, #32]
    3c84:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3c86:	f002 fd2f 	bl	66e8 <__aeabi_ddiv>
    3c8a:	2503      	movs	r5, #3
    3c8c:	9004      	str	r0, [sp, #16]
    3c8e:	9105      	str	r1, [sp, #20]
    3c90:	e00c      	b.n	3cac <_dtoa_r+0x31c>
    3c92:	07f9      	lsls	r1, r7, #31
    3c94:	d508      	bpl.n	3ca8 <_dtoa_r+0x318>
    3c96:	980e      	ldr	r0, [sp, #56]	; 0x38
    3c98:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c9a:	6822      	ldr	r2, [r4, #0]
    3c9c:	6863      	ldr	r3, [r4, #4]
    3c9e:	f003 f98d 	bl	6fbc <__aeabi_dmul>
    3ca2:	900e      	str	r0, [sp, #56]	; 0x38
    3ca4:	910f      	str	r1, [sp, #60]	; 0x3c
    3ca6:	3501      	adds	r5, #1
    3ca8:	107f      	asrs	r7, r7, #1
    3caa:	3408      	adds	r4, #8
    3cac:	2f00      	cmp	r7, #0
    3cae:	d1f0      	bne.n	3c92 <_dtoa_r+0x302>
    3cb0:	9804      	ldr	r0, [sp, #16]
    3cb2:	9905      	ldr	r1, [sp, #20]
    3cb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3cb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3cb8:	f002 fd16 	bl	66e8 <__aeabi_ddiv>
    3cbc:	e04e      	b.n	3d5c <_dtoa_r+0x3cc>
    3cbe:	46c0      	nop			; (mov r8, r8)
	...
    3ccc:	3ff80000 	.word	0x3ff80000
    3cd0:	636f4361 	.word	0x636f4361
    3cd4:	3fd287a7 	.word	0x3fd287a7
    3cd8:	8b60c8b3 	.word	0x8b60c8b3
    3cdc:	3fc68a28 	.word	0x3fc68a28
    3ce0:	509f79fb 	.word	0x509f79fb
    3ce4:	3fd34413 	.word	0x3fd34413
    3ce8:	7ff00000 	.word	0x7ff00000
    3cec:	0000270f 	.word	0x0000270f
    3cf0:	00008296 	.word	0x00008296
    3cf4:	0000828d 	.word	0x0000828d
    3cf8:	0000826a 	.word	0x0000826a
    3cfc:	3ff00000 	.word	0x3ff00000
    3d00:	fffffc01 	.word	0xfffffc01
    3d04:	fffffbef 	.word	0xfffffbef
    3d08:	00000412 	.word	0x00000412
    3d0c:	fffffc0e 	.word	0xfffffc0e
    3d10:	fffffbee 	.word	0xfffffbee
    3d14:	fe100000 	.word	0xfe100000
    3d18:	00008308 	.word	0x00008308
    3d1c:	000083d0 	.word	0x000083d0
    3d20:	9c06      	ldr	r4, [sp, #24]
    3d22:	2502      	movs	r5, #2
    3d24:	4267      	negs	r7, r4
    3d26:	2f00      	cmp	r7, #0
    3d28:	d01a      	beq.n	3d60 <_dtoa_r+0x3d0>
    3d2a:	230f      	movs	r3, #15
    3d2c:	403b      	ands	r3, r7
    3d2e:	4acc      	ldr	r2, [pc, #816]	; (4060 <_dtoa_r+0x6d0>)
    3d30:	00db      	lsls	r3, r3, #3
    3d32:	18d3      	adds	r3, r2, r3
    3d34:	9814      	ldr	r0, [sp, #80]	; 0x50
    3d36:	9915      	ldr	r1, [sp, #84]	; 0x54
    3d38:	681a      	ldr	r2, [r3, #0]
    3d3a:	685b      	ldr	r3, [r3, #4]
    3d3c:	f003 f93e 	bl	6fbc <__aeabi_dmul>
    3d40:	4ec8      	ldr	r6, [pc, #800]	; (4064 <_dtoa_r+0x6d4>)
    3d42:	113f      	asrs	r7, r7, #4
    3d44:	2f00      	cmp	r7, #0
    3d46:	d009      	beq.n	3d5c <_dtoa_r+0x3cc>
    3d48:	07fa      	lsls	r2, r7, #31
    3d4a:	d504      	bpl.n	3d56 <_dtoa_r+0x3c6>
    3d4c:	6832      	ldr	r2, [r6, #0]
    3d4e:	6873      	ldr	r3, [r6, #4]
    3d50:	3501      	adds	r5, #1
    3d52:	f003 f933 	bl	6fbc <__aeabi_dmul>
    3d56:	107f      	asrs	r7, r7, #1
    3d58:	3608      	adds	r6, #8
    3d5a:	e7f3      	b.n	3d44 <_dtoa_r+0x3b4>
    3d5c:	9004      	str	r0, [sp, #16]
    3d5e:	9105      	str	r1, [sp, #20]
    3d60:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    3d62:	2c00      	cmp	r4, #0
    3d64:	d01e      	beq.n	3da4 <_dtoa_r+0x414>
    3d66:	9e04      	ldr	r6, [sp, #16]
    3d68:	9f05      	ldr	r7, [sp, #20]
    3d6a:	4bb4      	ldr	r3, [pc, #720]	; (403c <_dtoa_r+0x6ac>)
    3d6c:	4ab2      	ldr	r2, [pc, #712]	; (4038 <_dtoa_r+0x6a8>)
    3d6e:	1c30      	adds	r0, r6, #0
    3d70:	1c39      	adds	r1, r7, #0
    3d72:	f001 fb37 	bl	53e4 <__aeabi_dcmplt>
    3d76:	2800      	cmp	r0, #0
    3d78:	d014      	beq.n	3da4 <_dtoa_r+0x414>
    3d7a:	9c08      	ldr	r4, [sp, #32]
    3d7c:	2c00      	cmp	r4, #0
    3d7e:	d011      	beq.n	3da4 <_dtoa_r+0x414>
    3d80:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3d82:	2c00      	cmp	r4, #0
    3d84:	dc00      	bgt.n	3d88 <_dtoa_r+0x3f8>
    3d86:	e0e3      	b.n	3f50 <_dtoa_r+0x5c0>
    3d88:	9c06      	ldr	r4, [sp, #24]
    3d8a:	1c30      	adds	r0, r6, #0
    3d8c:	3c01      	subs	r4, #1
    3d8e:	1c39      	adds	r1, r7, #0
    3d90:	4aab      	ldr	r2, [pc, #684]	; (4040 <_dtoa_r+0x6b0>)
    3d92:	4bac      	ldr	r3, [pc, #688]	; (4044 <_dtoa_r+0x6b4>)
    3d94:	9411      	str	r4, [sp, #68]	; 0x44
    3d96:	f003 f911 	bl	6fbc <__aeabi_dmul>
    3d9a:	3501      	adds	r5, #1
    3d9c:	9004      	str	r0, [sp, #16]
    3d9e:	9105      	str	r1, [sp, #20]
    3da0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3da2:	e002      	b.n	3daa <_dtoa_r+0x41a>
    3da4:	9c06      	ldr	r4, [sp, #24]
    3da6:	9411      	str	r4, [sp, #68]	; 0x44
    3da8:	9c08      	ldr	r4, [sp, #32]
    3daa:	1c28      	adds	r0, r5, #0
    3dac:	9e04      	ldr	r6, [sp, #16]
    3dae:	9f05      	ldr	r7, [sp, #20]
    3db0:	940e      	str	r4, [sp, #56]	; 0x38
    3db2:	f003 fefb 	bl	7bac <__aeabi_i2d>
    3db6:	1c32      	adds	r2, r6, #0
    3db8:	1c3b      	adds	r3, r7, #0
    3dba:	f003 f8ff 	bl	6fbc <__aeabi_dmul>
    3dbe:	4aa2      	ldr	r2, [pc, #648]	; (4048 <_dtoa_r+0x6b8>)
    3dc0:	4ba2      	ldr	r3, [pc, #648]	; (404c <_dtoa_r+0x6bc>)
    3dc2:	f002 f96f 	bl	60a4 <__aeabi_dadd>
    3dc6:	1c04      	adds	r4, r0, #0
    3dc8:	48a7      	ldr	r0, [pc, #668]	; (4068 <_dtoa_r+0x6d8>)
    3dca:	1808      	adds	r0, r1, r0
    3dcc:	990e      	ldr	r1, [sp, #56]	; 0x38
    3dce:	9004      	str	r0, [sp, #16]
    3dd0:	1c05      	adds	r5, r0, #0
    3dd2:	2900      	cmp	r1, #0
    3dd4:	d11b      	bne.n	3e0e <_dtoa_r+0x47e>
    3dd6:	4a9e      	ldr	r2, [pc, #632]	; (4050 <_dtoa_r+0x6c0>)
    3dd8:	4b9e      	ldr	r3, [pc, #632]	; (4054 <_dtoa_r+0x6c4>)
    3dda:	1c30      	adds	r0, r6, #0
    3ddc:	1c39      	adds	r1, r7, #0
    3dde:	f003 fb7d 	bl	74dc <__aeabi_dsub>
    3de2:	1c22      	adds	r2, r4, #0
    3de4:	9b04      	ldr	r3, [sp, #16]
    3de6:	1c06      	adds	r6, r0, #0
    3de8:	1c0f      	adds	r7, r1, #0
    3dea:	f001 fb0f 	bl	540c <__aeabi_dcmpgt>
    3dee:	2800      	cmp	r0, #0
    3df0:	d000      	beq.n	3df4 <_dtoa_r+0x464>
    3df2:	e25c      	b.n	42ae <_dtoa_r+0x91e>
    3df4:	1c22      	adds	r2, r4, #0
    3df6:	2580      	movs	r5, #128	; 0x80
    3df8:	9c04      	ldr	r4, [sp, #16]
    3dfa:	062d      	lsls	r5, r5, #24
    3dfc:	1c30      	adds	r0, r6, #0
    3dfe:	1c39      	adds	r1, r7, #0
    3e00:	1963      	adds	r3, r4, r5
    3e02:	f001 faef 	bl	53e4 <__aeabi_dcmplt>
    3e06:	2800      	cmp	r0, #0
    3e08:	d000      	beq.n	3e0c <_dtoa_r+0x47c>
    3e0a:	e247      	b.n	429c <_dtoa_r+0x90c>
    3e0c:	e0a0      	b.n	3f50 <_dtoa_r+0x5c0>
    3e0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3e10:	4b93      	ldr	r3, [pc, #588]	; (4060 <_dtoa_r+0x6d0>)
    3e12:	3a01      	subs	r2, #1
    3e14:	9810      	ldr	r0, [sp, #64]	; 0x40
    3e16:	00d2      	lsls	r2, r2, #3
    3e18:	189b      	adds	r3, r3, r2
    3e1a:	2800      	cmp	r0, #0
    3e1c:	d049      	beq.n	3eb2 <_dtoa_r+0x522>
    3e1e:	681a      	ldr	r2, [r3, #0]
    3e20:	685b      	ldr	r3, [r3, #4]
    3e22:	488d      	ldr	r0, [pc, #564]	; (4058 <_dtoa_r+0x6c8>)
    3e24:	498d      	ldr	r1, [pc, #564]	; (405c <_dtoa_r+0x6cc>)
    3e26:	f002 fc5f 	bl	66e8 <__aeabi_ddiv>
    3e2a:	1c2b      	adds	r3, r5, #0
    3e2c:	1c22      	adds	r2, r4, #0
    3e2e:	f003 fb55 	bl	74dc <__aeabi_dsub>
    3e32:	9004      	str	r0, [sp, #16]
    3e34:	9105      	str	r1, [sp, #20]
    3e36:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3e38:	1c39      	adds	r1, r7, #0
    3e3a:	1c30      	adds	r0, r6, #0
    3e3c:	f003 fe82 	bl	7b44 <__aeabi_d2iz>
    3e40:	1c04      	adds	r4, r0, #0
    3e42:	f003 feb3 	bl	7bac <__aeabi_i2d>
    3e46:	1c02      	adds	r2, r0, #0
    3e48:	1c0b      	adds	r3, r1, #0
    3e4a:	1c30      	adds	r0, r6, #0
    3e4c:	1c39      	adds	r1, r7, #0
    3e4e:	f003 fb45 	bl	74dc <__aeabi_dsub>
    3e52:	3501      	adds	r5, #1
    3e54:	1e6b      	subs	r3, r5, #1
    3e56:	3430      	adds	r4, #48	; 0x30
    3e58:	701c      	strb	r4, [r3, #0]
    3e5a:	9a04      	ldr	r2, [sp, #16]
    3e5c:	9b05      	ldr	r3, [sp, #20]
    3e5e:	1c06      	adds	r6, r0, #0
    3e60:	1c0f      	adds	r7, r1, #0
    3e62:	f001 fabf 	bl	53e4 <__aeabi_dcmplt>
    3e66:	2800      	cmp	r0, #0
    3e68:	d000      	beq.n	3e6c <_dtoa_r+0x4dc>
    3e6a:	e353      	b.n	4514 <_dtoa_r+0xb84>
    3e6c:	1c32      	adds	r2, r6, #0
    3e6e:	1c3b      	adds	r3, r7, #0
    3e70:	4972      	ldr	r1, [pc, #456]	; (403c <_dtoa_r+0x6ac>)
    3e72:	4871      	ldr	r0, [pc, #452]	; (4038 <_dtoa_r+0x6a8>)
    3e74:	f003 fb32 	bl	74dc <__aeabi_dsub>
    3e78:	9a04      	ldr	r2, [sp, #16]
    3e7a:	9b05      	ldr	r3, [sp, #20]
    3e7c:	f001 fab2 	bl	53e4 <__aeabi_dcmplt>
    3e80:	2800      	cmp	r0, #0
    3e82:	d000      	beq.n	3e86 <_dtoa_r+0x4f6>
    3e84:	e0cb      	b.n	401e <_dtoa_r+0x68e>
    3e86:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3e88:	1b2b      	subs	r3, r5, r4
    3e8a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3e8c:	42a3      	cmp	r3, r4
    3e8e:	da5f      	bge.n	3f50 <_dtoa_r+0x5c0>
    3e90:	9804      	ldr	r0, [sp, #16]
    3e92:	9905      	ldr	r1, [sp, #20]
    3e94:	4a6a      	ldr	r2, [pc, #424]	; (4040 <_dtoa_r+0x6b0>)
    3e96:	4b6b      	ldr	r3, [pc, #428]	; (4044 <_dtoa_r+0x6b4>)
    3e98:	f003 f890 	bl	6fbc <__aeabi_dmul>
    3e9c:	4a68      	ldr	r2, [pc, #416]	; (4040 <_dtoa_r+0x6b0>)
    3e9e:	4b69      	ldr	r3, [pc, #420]	; (4044 <_dtoa_r+0x6b4>)
    3ea0:	9004      	str	r0, [sp, #16]
    3ea2:	9105      	str	r1, [sp, #20]
    3ea4:	1c30      	adds	r0, r6, #0
    3ea6:	1c39      	adds	r1, r7, #0
    3ea8:	f003 f888 	bl	6fbc <__aeabi_dmul>
    3eac:	1c06      	adds	r6, r0, #0
    3eae:	1c0f      	adds	r7, r1, #0
    3eb0:	e7c2      	b.n	3e38 <_dtoa_r+0x4a8>
    3eb2:	6818      	ldr	r0, [r3, #0]
    3eb4:	6859      	ldr	r1, [r3, #4]
    3eb6:	1c22      	adds	r2, r4, #0
    3eb8:	1c2b      	adds	r3, r5, #0
    3eba:	f003 f87f 	bl	6fbc <__aeabi_dmul>
    3ebe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ec0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3ec2:	9004      	str	r0, [sp, #16]
    3ec4:	9105      	str	r1, [sp, #20]
    3ec6:	1965      	adds	r5, r4, r5
    3ec8:	9517      	str	r5, [sp, #92]	; 0x5c
    3eca:	1c39      	adds	r1, r7, #0
    3ecc:	1c30      	adds	r0, r6, #0
    3ece:	f003 fe39 	bl	7b44 <__aeabi_d2iz>
    3ed2:	1c05      	adds	r5, r0, #0
    3ed4:	f003 fe6a 	bl	7bac <__aeabi_i2d>
    3ed8:	1c02      	adds	r2, r0, #0
    3eda:	1c0b      	adds	r3, r1, #0
    3edc:	1c30      	adds	r0, r6, #0
    3ede:	1c39      	adds	r1, r7, #0
    3ee0:	f003 fafc 	bl	74dc <__aeabi_dsub>
    3ee4:	3530      	adds	r5, #48	; 0x30
    3ee6:	7025      	strb	r5, [r4, #0]
    3ee8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3eea:	3401      	adds	r4, #1
    3eec:	1c06      	adds	r6, r0, #0
    3eee:	1c0f      	adds	r7, r1, #0
    3ef0:	42ac      	cmp	r4, r5
    3ef2:	d126      	bne.n	3f42 <_dtoa_r+0x5b2>
    3ef4:	980e      	ldr	r0, [sp, #56]	; 0x38
    3ef6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ef8:	4a57      	ldr	r2, [pc, #348]	; (4058 <_dtoa_r+0x6c8>)
    3efa:	4b58      	ldr	r3, [pc, #352]	; (405c <_dtoa_r+0x6cc>)
    3efc:	1825      	adds	r5, r4, r0
    3efe:	9804      	ldr	r0, [sp, #16]
    3f00:	9905      	ldr	r1, [sp, #20]
    3f02:	f002 f8cf 	bl	60a4 <__aeabi_dadd>
    3f06:	1c02      	adds	r2, r0, #0
    3f08:	1c0b      	adds	r3, r1, #0
    3f0a:	1c30      	adds	r0, r6, #0
    3f0c:	1c39      	adds	r1, r7, #0
    3f0e:	f001 fa7d 	bl	540c <__aeabi_dcmpgt>
    3f12:	2800      	cmp	r0, #0
    3f14:	d000      	beq.n	3f18 <_dtoa_r+0x588>
    3f16:	e082      	b.n	401e <_dtoa_r+0x68e>
    3f18:	9a04      	ldr	r2, [sp, #16]
    3f1a:	9b05      	ldr	r3, [sp, #20]
    3f1c:	484e      	ldr	r0, [pc, #312]	; (4058 <_dtoa_r+0x6c8>)
    3f1e:	494f      	ldr	r1, [pc, #316]	; (405c <_dtoa_r+0x6cc>)
    3f20:	f003 fadc 	bl	74dc <__aeabi_dsub>
    3f24:	1c02      	adds	r2, r0, #0
    3f26:	1c0b      	adds	r3, r1, #0
    3f28:	1c30      	adds	r0, r6, #0
    3f2a:	1c39      	adds	r1, r7, #0
    3f2c:	f001 fa5a 	bl	53e4 <__aeabi_dcmplt>
    3f30:	2800      	cmp	r0, #0
    3f32:	d00d      	beq.n	3f50 <_dtoa_r+0x5c0>
    3f34:	1e6b      	subs	r3, r5, #1
    3f36:	781a      	ldrb	r2, [r3, #0]
    3f38:	2a30      	cmp	r2, #48	; 0x30
    3f3a:	d000      	beq.n	3f3e <_dtoa_r+0x5ae>
    3f3c:	e2ea      	b.n	4514 <_dtoa_r+0xb84>
    3f3e:	1c1d      	adds	r5, r3, #0
    3f40:	e7f8      	b.n	3f34 <_dtoa_r+0x5a4>
    3f42:	4a3f      	ldr	r2, [pc, #252]	; (4040 <_dtoa_r+0x6b0>)
    3f44:	4b3f      	ldr	r3, [pc, #252]	; (4044 <_dtoa_r+0x6b4>)
    3f46:	f003 f839 	bl	6fbc <__aeabi_dmul>
    3f4a:	1c06      	adds	r6, r0, #0
    3f4c:	1c0f      	adds	r7, r1, #0
    3f4e:	e7bc      	b.n	3eca <_dtoa_r+0x53a>
    3f50:	9c14      	ldr	r4, [sp, #80]	; 0x50
    3f52:	9d15      	ldr	r5, [sp, #84]	; 0x54
    3f54:	9404      	str	r4, [sp, #16]
    3f56:	9505      	str	r5, [sp, #20]
    3f58:	9b19      	ldr	r3, [sp, #100]	; 0x64
    3f5a:	2b00      	cmp	r3, #0
    3f5c:	da00      	bge.n	3f60 <_dtoa_r+0x5d0>
    3f5e:	e09f      	b.n	40a0 <_dtoa_r+0x710>
    3f60:	9d06      	ldr	r5, [sp, #24]
    3f62:	2d0e      	cmp	r5, #14
    3f64:	dd00      	ble.n	3f68 <_dtoa_r+0x5d8>
    3f66:	e09b      	b.n	40a0 <_dtoa_r+0x710>
    3f68:	4a3d      	ldr	r2, [pc, #244]	; (4060 <_dtoa_r+0x6d0>)
    3f6a:	00eb      	lsls	r3, r5, #3
    3f6c:	18d3      	adds	r3, r2, r3
    3f6e:	681c      	ldr	r4, [r3, #0]
    3f70:	685d      	ldr	r5, [r3, #4]
    3f72:	9402      	str	r4, [sp, #8]
    3f74:	9503      	str	r5, [sp, #12]
    3f76:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3f78:	2d00      	cmp	r5, #0
    3f7a:	da14      	bge.n	3fa6 <_dtoa_r+0x616>
    3f7c:	9c08      	ldr	r4, [sp, #32]
    3f7e:	2c00      	cmp	r4, #0
    3f80:	dc11      	bgt.n	3fa6 <_dtoa_r+0x616>
    3f82:	d000      	beq.n	3f86 <_dtoa_r+0x5f6>
    3f84:	e18c      	b.n	42a0 <_dtoa_r+0x910>
    3f86:	4a32      	ldr	r2, [pc, #200]	; (4050 <_dtoa_r+0x6c0>)
    3f88:	4b32      	ldr	r3, [pc, #200]	; (4054 <_dtoa_r+0x6c4>)
    3f8a:	9802      	ldr	r0, [sp, #8]
    3f8c:	9903      	ldr	r1, [sp, #12]
    3f8e:	f003 f815 	bl	6fbc <__aeabi_dmul>
    3f92:	9a04      	ldr	r2, [sp, #16]
    3f94:	9b05      	ldr	r3, [sp, #20]
    3f96:	f001 fa43 	bl	5420 <__aeabi_dcmpge>
    3f9a:	9f08      	ldr	r7, [sp, #32]
    3f9c:	1c3e      	adds	r6, r7, #0
    3f9e:	2800      	cmp	r0, #0
    3fa0:	d000      	beq.n	3fa4 <_dtoa_r+0x614>
    3fa2:	e17f      	b.n	42a4 <_dtoa_r+0x914>
    3fa4:	e187      	b.n	42b6 <_dtoa_r+0x926>
    3fa6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3fa8:	9e04      	ldr	r6, [sp, #16]
    3faa:	9f05      	ldr	r7, [sp, #20]
    3fac:	9a02      	ldr	r2, [sp, #8]
    3fae:	9b03      	ldr	r3, [sp, #12]
    3fb0:	1c30      	adds	r0, r6, #0
    3fb2:	1c39      	adds	r1, r7, #0
    3fb4:	f002 fb98 	bl	66e8 <__aeabi_ddiv>
    3fb8:	f003 fdc4 	bl	7b44 <__aeabi_d2iz>
    3fbc:	1c04      	adds	r4, r0, #0
    3fbe:	f003 fdf5 	bl	7bac <__aeabi_i2d>
    3fc2:	9a02      	ldr	r2, [sp, #8]
    3fc4:	9b03      	ldr	r3, [sp, #12]
    3fc6:	f002 fff9 	bl	6fbc <__aeabi_dmul>
    3fca:	1c02      	adds	r2, r0, #0
    3fcc:	1c0b      	adds	r3, r1, #0
    3fce:	1c30      	adds	r0, r6, #0
    3fd0:	1c39      	adds	r1, r7, #0
    3fd2:	f003 fa83 	bl	74dc <__aeabi_dsub>
    3fd6:	3501      	adds	r5, #1
    3fd8:	1c02      	adds	r2, r0, #0
    3fda:	1c20      	adds	r0, r4, #0
    3fdc:	3030      	adds	r0, #48	; 0x30
    3fde:	1c0b      	adds	r3, r1, #0
    3fe0:	1e69      	subs	r1, r5, #1
    3fe2:	7008      	strb	r0, [r1, #0]
    3fe4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3fe6:	1a29      	subs	r1, r5, r0
    3fe8:	9808      	ldr	r0, [sp, #32]
    3fea:	4281      	cmp	r1, r0
    3fec:	d148      	bne.n	4080 <_dtoa_r+0x6f0>
    3fee:	1c10      	adds	r0, r2, #0
    3ff0:	1c19      	adds	r1, r3, #0
    3ff2:	f002 f857 	bl	60a4 <__aeabi_dadd>
    3ff6:	9a02      	ldr	r2, [sp, #8]
    3ff8:	9b03      	ldr	r3, [sp, #12]
    3ffa:	1c06      	adds	r6, r0, #0
    3ffc:	1c0f      	adds	r7, r1, #0
    3ffe:	f001 fa05 	bl	540c <__aeabi_dcmpgt>
    4002:	2800      	cmp	r0, #0
    4004:	d10d      	bne.n	4022 <_dtoa_r+0x692>
    4006:	1c30      	adds	r0, r6, #0
    4008:	1c39      	adds	r1, r7, #0
    400a:	9a02      	ldr	r2, [sp, #8]
    400c:	9b03      	ldr	r3, [sp, #12]
    400e:	f001 f9e3 	bl	53d8 <__aeabi_dcmpeq>
    4012:	2800      	cmp	r0, #0
    4014:	d100      	bne.n	4018 <_dtoa_r+0x688>
    4016:	e27f      	b.n	4518 <_dtoa_r+0xb88>
    4018:	07e1      	lsls	r1, r4, #31
    401a:	d402      	bmi.n	4022 <_dtoa_r+0x692>
    401c:	e27c      	b.n	4518 <_dtoa_r+0xb88>
    401e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4020:	9406      	str	r4, [sp, #24]
    4022:	1e6b      	subs	r3, r5, #1
    4024:	781a      	ldrb	r2, [r3, #0]
    4026:	2a39      	cmp	r2, #57	; 0x39
    4028:	d126      	bne.n	4078 <_dtoa_r+0x6e8>
    402a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    402c:	42a3      	cmp	r3, r4
    402e:	d01d      	beq.n	406c <_dtoa_r+0x6dc>
    4030:	1c1d      	adds	r5, r3, #0
    4032:	e7f6      	b.n	4022 <_dtoa_r+0x692>
    4034:	46c0      	nop			; (mov r8, r8)
    4036:	46c0      	nop			; (mov r8, r8)
    4038:	00000000 	.word	0x00000000
    403c:	3ff00000 	.word	0x3ff00000
    4040:	00000000 	.word	0x00000000
    4044:	40240000 	.word	0x40240000
    4048:	00000000 	.word	0x00000000
    404c:	401c0000 	.word	0x401c0000
    4050:	00000000 	.word	0x00000000
    4054:	40140000 	.word	0x40140000
    4058:	00000000 	.word	0x00000000
    405c:	3fe00000 	.word	0x3fe00000
    4060:	00008308 	.word	0x00008308
    4064:	000083d0 	.word	0x000083d0
    4068:	fcc00000 	.word	0xfcc00000
    406c:	9c06      	ldr	r4, [sp, #24]
    406e:	2230      	movs	r2, #48	; 0x30
    4070:	3401      	adds	r4, #1
    4072:	9406      	str	r4, [sp, #24]
    4074:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4076:	7022      	strb	r2, [r4, #0]
    4078:	781a      	ldrb	r2, [r3, #0]
    407a:	3201      	adds	r2, #1
    407c:	701a      	strb	r2, [r3, #0]
    407e:	e24b      	b.n	4518 <_dtoa_r+0xb88>
    4080:	1c10      	adds	r0, r2, #0
    4082:	1c19      	adds	r1, r3, #0
    4084:	4bc9      	ldr	r3, [pc, #804]	; (43ac <_dtoa_r+0xa1c>)
    4086:	4ac8      	ldr	r2, [pc, #800]	; (43a8 <_dtoa_r+0xa18>)
    4088:	f002 ff98 	bl	6fbc <__aeabi_dmul>
    408c:	4ac8      	ldr	r2, [pc, #800]	; (43b0 <_dtoa_r+0xa20>)
    408e:	4bc9      	ldr	r3, [pc, #804]	; (43b4 <_dtoa_r+0xa24>)
    4090:	1c06      	adds	r6, r0, #0
    4092:	1c0f      	adds	r7, r1, #0
    4094:	f001 f9a0 	bl	53d8 <__aeabi_dcmpeq>
    4098:	2800      	cmp	r0, #0
    409a:	d100      	bne.n	409e <_dtoa_r+0x70e>
    409c:	e786      	b.n	3fac <_dtoa_r+0x61c>
    409e:	e23b      	b.n	4518 <_dtoa_r+0xb88>
    40a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    40a2:	2d00      	cmp	r5, #0
    40a4:	d031      	beq.n	410a <_dtoa_r+0x77a>
    40a6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    40a8:	2c01      	cmp	r4, #1
    40aa:	dc0b      	bgt.n	40c4 <_dtoa_r+0x734>
    40ac:	9d16      	ldr	r5, [sp, #88]	; 0x58
    40ae:	2d00      	cmp	r5, #0
    40b0:	d002      	beq.n	40b8 <_dtoa_r+0x728>
    40b2:	48c1      	ldr	r0, [pc, #772]	; (43b8 <_dtoa_r+0xa28>)
    40b4:	181b      	adds	r3, r3, r0
    40b6:	e002      	b.n	40be <_dtoa_r+0x72e>
    40b8:	9918      	ldr	r1, [sp, #96]	; 0x60
    40ba:	2336      	movs	r3, #54	; 0x36
    40bc:	1a5b      	subs	r3, r3, r1
    40be:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    40c0:	9c02      	ldr	r4, [sp, #8]
    40c2:	e016      	b.n	40f2 <_dtoa_r+0x762>
    40c4:	9d08      	ldr	r5, [sp, #32]
    40c6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    40c8:	3d01      	subs	r5, #1
    40ca:	42ac      	cmp	r4, r5
    40cc:	db01      	blt.n	40d2 <_dtoa_r+0x742>
    40ce:	1b65      	subs	r5, r4, r5
    40d0:	e006      	b.n	40e0 <_dtoa_r+0x750>
    40d2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    40d4:	950d      	str	r5, [sp, #52]	; 0x34
    40d6:	1b2b      	subs	r3, r5, r4
    40d8:	9c12      	ldr	r4, [sp, #72]	; 0x48
    40da:	2500      	movs	r5, #0
    40dc:	18e4      	adds	r4, r4, r3
    40de:	9412      	str	r4, [sp, #72]	; 0x48
    40e0:	9c08      	ldr	r4, [sp, #32]
    40e2:	2c00      	cmp	r4, #0
    40e4:	da03      	bge.n	40ee <_dtoa_r+0x75e>
    40e6:	9802      	ldr	r0, [sp, #8]
    40e8:	2300      	movs	r3, #0
    40ea:	1b04      	subs	r4, r0, r4
    40ec:	e001      	b.n	40f2 <_dtoa_r+0x762>
    40ee:	9c02      	ldr	r4, [sp, #8]
    40f0:	9b08      	ldr	r3, [sp, #32]
    40f2:	9902      	ldr	r1, [sp, #8]
    40f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    40f6:	18c9      	adds	r1, r1, r3
    40f8:	9102      	str	r1, [sp, #8]
    40fa:	18d2      	adds	r2, r2, r3
    40fc:	9807      	ldr	r0, [sp, #28]
    40fe:	2101      	movs	r1, #1
    4100:	9209      	str	r2, [sp, #36]	; 0x24
    4102:	f000 fcdc 	bl	4abe <__i2b>
    4106:	1c06      	adds	r6, r0, #0
    4108:	e002      	b.n	4110 <_dtoa_r+0x780>
    410a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    410c:	9c02      	ldr	r4, [sp, #8]
    410e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4110:	2c00      	cmp	r4, #0
    4112:	d00c      	beq.n	412e <_dtoa_r+0x79e>
    4114:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4116:	2b00      	cmp	r3, #0
    4118:	dd09      	ble.n	412e <_dtoa_r+0x79e>
    411a:	42a3      	cmp	r3, r4
    411c:	dd00      	ble.n	4120 <_dtoa_r+0x790>
    411e:	1c23      	adds	r3, r4, #0
    4120:	9802      	ldr	r0, [sp, #8]
    4122:	9909      	ldr	r1, [sp, #36]	; 0x24
    4124:	1ac0      	subs	r0, r0, r3
    4126:	1ac9      	subs	r1, r1, r3
    4128:	9002      	str	r0, [sp, #8]
    412a:	1ae4      	subs	r4, r4, r3
    412c:	9109      	str	r1, [sp, #36]	; 0x24
    412e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4130:	2a00      	cmp	r2, #0
    4132:	dd21      	ble.n	4178 <_dtoa_r+0x7e8>
    4134:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4136:	2b00      	cmp	r3, #0
    4138:	d018      	beq.n	416c <_dtoa_r+0x7dc>
    413a:	2d00      	cmp	r5, #0
    413c:	dd10      	ble.n	4160 <_dtoa_r+0x7d0>
    413e:	1c31      	adds	r1, r6, #0
    4140:	1c2a      	adds	r2, r5, #0
    4142:	9807      	ldr	r0, [sp, #28]
    4144:	f000 fd54 	bl	4bf0 <__pow5mult>
    4148:	1c06      	adds	r6, r0, #0
    414a:	1c31      	adds	r1, r6, #0
    414c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    414e:	9807      	ldr	r0, [sp, #28]
    4150:	f000 fcbe 	bl	4ad0 <__multiply>
    4154:	990a      	ldr	r1, [sp, #40]	; 0x28
    4156:	1c07      	adds	r7, r0, #0
    4158:	9807      	ldr	r0, [sp, #28]
    415a:	f000 fc10 	bl	497e <_Bfree>
    415e:	970a      	str	r7, [sp, #40]	; 0x28
    4160:	980d      	ldr	r0, [sp, #52]	; 0x34
    4162:	1b42      	subs	r2, r0, r5
    4164:	d008      	beq.n	4178 <_dtoa_r+0x7e8>
    4166:	9807      	ldr	r0, [sp, #28]
    4168:	990a      	ldr	r1, [sp, #40]	; 0x28
    416a:	e002      	b.n	4172 <_dtoa_r+0x7e2>
    416c:	9807      	ldr	r0, [sp, #28]
    416e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4170:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4172:	f000 fd3d 	bl	4bf0 <__pow5mult>
    4176:	900a      	str	r0, [sp, #40]	; 0x28
    4178:	9807      	ldr	r0, [sp, #28]
    417a:	2101      	movs	r1, #1
    417c:	f000 fc9f 	bl	4abe <__i2b>
    4180:	9d12      	ldr	r5, [sp, #72]	; 0x48
    4182:	1c07      	adds	r7, r0, #0
    4184:	2d00      	cmp	r5, #0
    4186:	dd05      	ble.n	4194 <_dtoa_r+0x804>
    4188:	1c39      	adds	r1, r7, #0
    418a:	9807      	ldr	r0, [sp, #28]
    418c:	1c2a      	adds	r2, r5, #0
    418e:	f000 fd2f 	bl	4bf0 <__pow5mult>
    4192:	1c07      	adds	r7, r0, #0
    4194:	9820      	ldr	r0, [sp, #128]	; 0x80
    4196:	2500      	movs	r5, #0
    4198:	2801      	cmp	r0, #1
    419a:	dc10      	bgt.n	41be <_dtoa_r+0x82e>
    419c:	9904      	ldr	r1, [sp, #16]
    419e:	42a9      	cmp	r1, r5
    41a0:	d10d      	bne.n	41be <_dtoa_r+0x82e>
    41a2:	9a05      	ldr	r2, [sp, #20]
    41a4:	0313      	lsls	r3, r2, #12
    41a6:	42ab      	cmp	r3, r5
    41a8:	d109      	bne.n	41be <_dtoa_r+0x82e>
    41aa:	4b84      	ldr	r3, [pc, #528]	; (43bc <_dtoa_r+0xa2c>)
    41ac:	4213      	tst	r3, r2
    41ae:	d006      	beq.n	41be <_dtoa_r+0x82e>
    41b0:	9d02      	ldr	r5, [sp, #8]
    41b2:	3501      	adds	r5, #1
    41b4:	9502      	str	r5, [sp, #8]
    41b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    41b8:	3501      	adds	r5, #1
    41ba:	9509      	str	r5, [sp, #36]	; 0x24
    41bc:	2501      	movs	r5, #1
    41be:	9912      	ldr	r1, [sp, #72]	; 0x48
    41c0:	2001      	movs	r0, #1
    41c2:	2900      	cmp	r1, #0
    41c4:	d008      	beq.n	41d8 <_dtoa_r+0x848>
    41c6:	693b      	ldr	r3, [r7, #16]
    41c8:	3303      	adds	r3, #3
    41ca:	009b      	lsls	r3, r3, #2
    41cc:	18fb      	adds	r3, r7, r3
    41ce:	6858      	ldr	r0, [r3, #4]
    41d0:	f000 fc2c 	bl	4a2c <__hi0bits>
    41d4:	2320      	movs	r3, #32
    41d6:	1a18      	subs	r0, r3, r0
    41d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    41da:	231f      	movs	r3, #31
    41dc:	1880      	adds	r0, r0, r2
    41de:	4018      	ands	r0, r3
    41e0:	d00d      	beq.n	41fe <_dtoa_r+0x86e>
    41e2:	2320      	movs	r3, #32
    41e4:	1a1b      	subs	r3, r3, r0
    41e6:	2b04      	cmp	r3, #4
    41e8:	dd06      	ble.n	41f8 <_dtoa_r+0x868>
    41ea:	231c      	movs	r3, #28
    41ec:	1a18      	subs	r0, r3, r0
    41ee:	9b02      	ldr	r3, [sp, #8]
    41f0:	1824      	adds	r4, r4, r0
    41f2:	181b      	adds	r3, r3, r0
    41f4:	9302      	str	r3, [sp, #8]
    41f6:	e008      	b.n	420a <_dtoa_r+0x87a>
    41f8:	2b04      	cmp	r3, #4
    41fa:	d008      	beq.n	420e <_dtoa_r+0x87e>
    41fc:	1c18      	adds	r0, r3, #0
    41fe:	9902      	ldr	r1, [sp, #8]
    4200:	301c      	adds	r0, #28
    4202:	1809      	adds	r1, r1, r0
    4204:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4206:	9102      	str	r1, [sp, #8]
    4208:	1824      	adds	r4, r4, r0
    420a:	1812      	adds	r2, r2, r0
    420c:	9209      	str	r2, [sp, #36]	; 0x24
    420e:	9b02      	ldr	r3, [sp, #8]
    4210:	2b00      	cmp	r3, #0
    4212:	dd05      	ble.n	4220 <_dtoa_r+0x890>
    4214:	9807      	ldr	r0, [sp, #28]
    4216:	990a      	ldr	r1, [sp, #40]	; 0x28
    4218:	1c1a      	adds	r2, r3, #0
    421a:	f000 fd3b 	bl	4c94 <__lshift>
    421e:	900a      	str	r0, [sp, #40]	; 0x28
    4220:	9809      	ldr	r0, [sp, #36]	; 0x24
    4222:	2800      	cmp	r0, #0
    4224:	dd05      	ble.n	4232 <_dtoa_r+0x8a2>
    4226:	1c39      	adds	r1, r7, #0
    4228:	9807      	ldr	r0, [sp, #28]
    422a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    422c:	f000 fd32 	bl	4c94 <__lshift>
    4230:	1c07      	adds	r7, r0, #0
    4232:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4234:	2900      	cmp	r1, #0
    4236:	d01b      	beq.n	4270 <_dtoa_r+0x8e0>
    4238:	980a      	ldr	r0, [sp, #40]	; 0x28
    423a:	1c39      	adds	r1, r7, #0
    423c:	f000 fd7c 	bl	4d38 <__mcmp>
    4240:	2800      	cmp	r0, #0
    4242:	da15      	bge.n	4270 <_dtoa_r+0x8e0>
    4244:	9a06      	ldr	r2, [sp, #24]
    4246:	2300      	movs	r3, #0
    4248:	3a01      	subs	r2, #1
    424a:	9206      	str	r2, [sp, #24]
    424c:	9807      	ldr	r0, [sp, #28]
    424e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4250:	220a      	movs	r2, #10
    4252:	f000 fbad 	bl	49b0 <__multadd>
    4256:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4258:	900a      	str	r0, [sp, #40]	; 0x28
    425a:	9810      	ldr	r0, [sp, #64]	; 0x40
    425c:	9308      	str	r3, [sp, #32]
    425e:	2800      	cmp	r0, #0
    4260:	d006      	beq.n	4270 <_dtoa_r+0x8e0>
    4262:	1c31      	adds	r1, r6, #0
    4264:	9807      	ldr	r0, [sp, #28]
    4266:	220a      	movs	r2, #10
    4268:	2300      	movs	r3, #0
    426a:	f000 fba1 	bl	49b0 <__multadd>
    426e:	1c06      	adds	r6, r0, #0
    4270:	9908      	ldr	r1, [sp, #32]
    4272:	2900      	cmp	r1, #0
    4274:	dc2a      	bgt.n	42cc <_dtoa_r+0x93c>
    4276:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4278:	2a02      	cmp	r2, #2
    427a:	dd27      	ble.n	42cc <_dtoa_r+0x93c>
    427c:	2900      	cmp	r1, #0
    427e:	d111      	bne.n	42a4 <_dtoa_r+0x914>
    4280:	1c39      	adds	r1, r7, #0
    4282:	9807      	ldr	r0, [sp, #28]
    4284:	2205      	movs	r2, #5
    4286:	9b08      	ldr	r3, [sp, #32]
    4288:	f000 fb92 	bl	49b0 <__multadd>
    428c:	1c07      	adds	r7, r0, #0
    428e:	1c39      	adds	r1, r7, #0
    4290:	980a      	ldr	r0, [sp, #40]	; 0x28
    4292:	f000 fd51 	bl	4d38 <__mcmp>
    4296:	2800      	cmp	r0, #0
    4298:	dc0d      	bgt.n	42b6 <_dtoa_r+0x926>
    429a:	e003      	b.n	42a4 <_dtoa_r+0x914>
    429c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    429e:	e000      	b.n	42a2 <_dtoa_r+0x912>
    42a0:	2700      	movs	r7, #0
    42a2:	1c3e      	adds	r6, r7, #0
    42a4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    42a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    42a8:	43e4      	mvns	r4, r4
    42aa:	9406      	str	r4, [sp, #24]
    42ac:	e00b      	b.n	42c6 <_dtoa_r+0x936>
    42ae:	9d11      	ldr	r5, [sp, #68]	; 0x44
    42b0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    42b2:	9506      	str	r5, [sp, #24]
    42b4:	1c3e      	adds	r6, r7, #0
    42b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    42b8:	2331      	movs	r3, #49	; 0x31
    42ba:	7023      	strb	r3, [r4, #0]
    42bc:	9c06      	ldr	r4, [sp, #24]
    42be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    42c0:	3401      	adds	r4, #1
    42c2:	3501      	adds	r5, #1
    42c4:	9406      	str	r4, [sp, #24]
    42c6:	9602      	str	r6, [sp, #8]
    42c8:	2600      	movs	r6, #0
    42ca:	e10f      	b.n	44ec <_dtoa_r+0xb5c>
    42cc:	9810      	ldr	r0, [sp, #64]	; 0x40
    42ce:	2800      	cmp	r0, #0
    42d0:	d100      	bne.n	42d4 <_dtoa_r+0x944>
    42d2:	e0c5      	b.n	4460 <_dtoa_r+0xad0>
    42d4:	2c00      	cmp	r4, #0
    42d6:	dd05      	ble.n	42e4 <_dtoa_r+0x954>
    42d8:	1c31      	adds	r1, r6, #0
    42da:	9807      	ldr	r0, [sp, #28]
    42dc:	1c22      	adds	r2, r4, #0
    42de:	f000 fcd9 	bl	4c94 <__lshift>
    42e2:	1c06      	adds	r6, r0, #0
    42e4:	9602      	str	r6, [sp, #8]
    42e6:	2d00      	cmp	r5, #0
    42e8:	d012      	beq.n	4310 <_dtoa_r+0x980>
    42ea:	6871      	ldr	r1, [r6, #4]
    42ec:	9807      	ldr	r0, [sp, #28]
    42ee:	f000 fb0e 	bl	490e <_Balloc>
    42f2:	6932      	ldr	r2, [r6, #16]
    42f4:	1c31      	adds	r1, r6, #0
    42f6:	3202      	adds	r2, #2
    42f8:	1c04      	adds	r4, r0, #0
    42fa:	0092      	lsls	r2, r2, #2
    42fc:	310c      	adds	r1, #12
    42fe:	300c      	adds	r0, #12
    4300:	f7fe fbac 	bl	2a5c <memcpy>
    4304:	9807      	ldr	r0, [sp, #28]
    4306:	1c21      	adds	r1, r4, #0
    4308:	2201      	movs	r2, #1
    430a:	f000 fcc3 	bl	4c94 <__lshift>
    430e:	9002      	str	r0, [sp, #8]
    4310:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4312:	9d08      	ldr	r5, [sp, #32]
    4314:	1c23      	adds	r3, r4, #0
    4316:	3b01      	subs	r3, #1
    4318:	195b      	adds	r3, r3, r5
    431a:	9409      	str	r4, [sp, #36]	; 0x24
    431c:	9310      	str	r3, [sp, #64]	; 0x40
    431e:	1c39      	adds	r1, r7, #0
    4320:	980a      	ldr	r0, [sp, #40]	; 0x28
    4322:	f7ff faa9 	bl	3878 <quorem>
    4326:	1c31      	adds	r1, r6, #0
    4328:	900d      	str	r0, [sp, #52]	; 0x34
    432a:	1c04      	adds	r4, r0, #0
    432c:	980a      	ldr	r0, [sp, #40]	; 0x28
    432e:	f000 fd03 	bl	4d38 <__mcmp>
    4332:	1c39      	adds	r1, r7, #0
    4334:	900c      	str	r0, [sp, #48]	; 0x30
    4336:	9a02      	ldr	r2, [sp, #8]
    4338:	9807      	ldr	r0, [sp, #28]
    433a:	f000 fd18 	bl	4d6e <__mdiff>
    433e:	1c05      	adds	r5, r0, #0
    4340:	68c0      	ldr	r0, [r0, #12]
    4342:	3430      	adds	r4, #48	; 0x30
    4344:	2800      	cmp	r0, #0
    4346:	d105      	bne.n	4354 <_dtoa_r+0x9c4>
    4348:	980a      	ldr	r0, [sp, #40]	; 0x28
    434a:	1c29      	adds	r1, r5, #0
    434c:	f000 fcf4 	bl	4d38 <__mcmp>
    4350:	9008      	str	r0, [sp, #32]
    4352:	e001      	b.n	4358 <_dtoa_r+0x9c8>
    4354:	2101      	movs	r1, #1
    4356:	9108      	str	r1, [sp, #32]
    4358:	1c29      	adds	r1, r5, #0
    435a:	9807      	ldr	r0, [sp, #28]
    435c:	f000 fb0f 	bl	497e <_Bfree>
    4360:	9b08      	ldr	r3, [sp, #32]
    4362:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4364:	432b      	orrs	r3, r5
    4366:	d10d      	bne.n	4384 <_dtoa_r+0x9f4>
    4368:	9804      	ldr	r0, [sp, #16]
    436a:	2301      	movs	r3, #1
    436c:	4203      	tst	r3, r0
    436e:	d109      	bne.n	4384 <_dtoa_r+0x9f4>
    4370:	2c39      	cmp	r4, #57	; 0x39
    4372:	d044      	beq.n	43fe <_dtoa_r+0xa6e>
    4374:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4376:	2d00      	cmp	r5, #0
    4378:	dd01      	ble.n	437e <_dtoa_r+0x9ee>
    437a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    437c:	3431      	adds	r4, #49	; 0x31
    437e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4380:	3501      	adds	r5, #1
    4382:	e044      	b.n	440e <_dtoa_r+0xa7e>
    4384:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4386:	2d00      	cmp	r5, #0
    4388:	da03      	bge.n	4392 <_dtoa_r+0xa02>
    438a:	9d08      	ldr	r5, [sp, #32]
    438c:	2d00      	cmp	r5, #0
    438e:	dc17      	bgt.n	43c0 <_dtoa_r+0xa30>
    4390:	e028      	b.n	43e4 <_dtoa_r+0xa54>
    4392:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4394:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4396:	432b      	orrs	r3, r5
    4398:	d129      	bne.n	43ee <_dtoa_r+0xa5e>
    439a:	9804      	ldr	r0, [sp, #16]
    439c:	2301      	movs	r3, #1
    439e:	4203      	tst	r3, r0
    43a0:	d125      	bne.n	43ee <_dtoa_r+0xa5e>
    43a2:	e7f2      	b.n	438a <_dtoa_r+0x9fa>
    43a4:	46c0      	nop			; (mov r8, r8)
    43a6:	46c0      	nop			; (mov r8, r8)
    43a8:	00000000 	.word	0x00000000
    43ac:	40240000 	.word	0x40240000
	...
    43b8:	00000433 	.word	0x00000433
    43bc:	7ff00000 	.word	0x7ff00000
    43c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    43c2:	9807      	ldr	r0, [sp, #28]
    43c4:	2201      	movs	r2, #1
    43c6:	f000 fc65 	bl	4c94 <__lshift>
    43ca:	1c39      	adds	r1, r7, #0
    43cc:	900a      	str	r0, [sp, #40]	; 0x28
    43ce:	f000 fcb3 	bl	4d38 <__mcmp>
    43d2:	2800      	cmp	r0, #0
    43d4:	dc02      	bgt.n	43dc <_dtoa_r+0xa4c>
    43d6:	d105      	bne.n	43e4 <_dtoa_r+0xa54>
    43d8:	07e1      	lsls	r1, r4, #31
    43da:	d503      	bpl.n	43e4 <_dtoa_r+0xa54>
    43dc:	2c39      	cmp	r4, #57	; 0x39
    43de:	d00e      	beq.n	43fe <_dtoa_r+0xa6e>
    43e0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    43e2:	3431      	adds	r4, #49	; 0x31
    43e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    43e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    43e8:	3501      	adds	r5, #1
    43ea:	7014      	strb	r4, [r2, #0]
    43ec:	e07e      	b.n	44ec <_dtoa_r+0xb5c>
    43ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
    43f0:	3501      	adds	r5, #1
    43f2:	950c      	str	r5, [sp, #48]	; 0x30
    43f4:	9d08      	ldr	r5, [sp, #32]
    43f6:	2d00      	cmp	r5, #0
    43f8:	dd0c      	ble.n	4414 <_dtoa_r+0xa84>
    43fa:	2c39      	cmp	r4, #57	; 0x39
    43fc:	d105      	bne.n	440a <_dtoa_r+0xa7a>
    43fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4400:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4402:	2339      	movs	r3, #57	; 0x39
    4404:	3501      	adds	r5, #1
    4406:	7023      	strb	r3, [r4, #0]
    4408:	e05b      	b.n	44c2 <_dtoa_r+0xb32>
    440a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    440c:	3401      	adds	r4, #1
    440e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4410:	7004      	strb	r4, [r0, #0]
    4412:	e06b      	b.n	44ec <_dtoa_r+0xb5c>
    4414:	9909      	ldr	r1, [sp, #36]	; 0x24
    4416:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4418:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    441a:	700c      	strb	r4, [r1, #0]
    441c:	4291      	cmp	r1, r2
    441e:	d03d      	beq.n	449c <_dtoa_r+0xb0c>
    4420:	990a      	ldr	r1, [sp, #40]	; 0x28
    4422:	220a      	movs	r2, #10
    4424:	2300      	movs	r3, #0
    4426:	9807      	ldr	r0, [sp, #28]
    4428:	f000 fac2 	bl	49b0 <__multadd>
    442c:	9c02      	ldr	r4, [sp, #8]
    442e:	900a      	str	r0, [sp, #40]	; 0x28
    4430:	1c31      	adds	r1, r6, #0
    4432:	9807      	ldr	r0, [sp, #28]
    4434:	220a      	movs	r2, #10
    4436:	2300      	movs	r3, #0
    4438:	42a6      	cmp	r6, r4
    443a:	d104      	bne.n	4446 <_dtoa_r+0xab6>
    443c:	f000 fab8 	bl	49b0 <__multadd>
    4440:	1c06      	adds	r6, r0, #0
    4442:	9002      	str	r0, [sp, #8]
    4444:	e009      	b.n	445a <_dtoa_r+0xaca>
    4446:	f000 fab3 	bl	49b0 <__multadd>
    444a:	9902      	ldr	r1, [sp, #8]
    444c:	1c06      	adds	r6, r0, #0
    444e:	220a      	movs	r2, #10
    4450:	9807      	ldr	r0, [sp, #28]
    4452:	2300      	movs	r3, #0
    4454:	f000 faac 	bl	49b0 <__multadd>
    4458:	9002      	str	r0, [sp, #8]
    445a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    445c:	9509      	str	r5, [sp, #36]	; 0x24
    445e:	e75e      	b.n	431e <_dtoa_r+0x98e>
    4460:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4462:	1c39      	adds	r1, r7, #0
    4464:	980a      	ldr	r0, [sp, #40]	; 0x28
    4466:	f7ff fa07 	bl	3878 <quorem>
    446a:	1c04      	adds	r4, r0, #0
    446c:	3430      	adds	r4, #48	; 0x30
    446e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4470:	9908      	ldr	r1, [sp, #32]
    4472:	702c      	strb	r4, [r5, #0]
    4474:	3501      	adds	r5, #1
    4476:	1a2b      	subs	r3, r5, r0
    4478:	428b      	cmp	r3, r1
    447a:	db07      	blt.n	448c <_dtoa_r+0xafc>
    447c:	1e0b      	subs	r3, r1, #0
    447e:	dc00      	bgt.n	4482 <_dtoa_r+0xaf2>
    4480:	2301      	movs	r3, #1
    4482:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4484:	9602      	str	r6, [sp, #8]
    4486:	18d5      	adds	r5, r2, r3
    4488:	2600      	movs	r6, #0
    448a:	e007      	b.n	449c <_dtoa_r+0xb0c>
    448c:	9807      	ldr	r0, [sp, #28]
    448e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4490:	220a      	movs	r2, #10
    4492:	2300      	movs	r3, #0
    4494:	f000 fa8c 	bl	49b0 <__multadd>
    4498:	900a      	str	r0, [sp, #40]	; 0x28
    449a:	e7e2      	b.n	4462 <_dtoa_r+0xad2>
    449c:	990a      	ldr	r1, [sp, #40]	; 0x28
    449e:	9807      	ldr	r0, [sp, #28]
    44a0:	2201      	movs	r2, #1
    44a2:	f000 fbf7 	bl	4c94 <__lshift>
    44a6:	1c39      	adds	r1, r7, #0
    44a8:	900a      	str	r0, [sp, #40]	; 0x28
    44aa:	f000 fc45 	bl	4d38 <__mcmp>
    44ae:	2800      	cmp	r0, #0
    44b0:	dc07      	bgt.n	44c2 <_dtoa_r+0xb32>
    44b2:	d115      	bne.n	44e0 <_dtoa_r+0xb50>
    44b4:	07e3      	lsls	r3, r4, #31
    44b6:	d404      	bmi.n	44c2 <_dtoa_r+0xb32>
    44b8:	e012      	b.n	44e0 <_dtoa_r+0xb50>
    44ba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    44bc:	42a3      	cmp	r3, r4
    44be:	d005      	beq.n	44cc <_dtoa_r+0xb3c>
    44c0:	1c1d      	adds	r5, r3, #0
    44c2:	1e6b      	subs	r3, r5, #1
    44c4:	781a      	ldrb	r2, [r3, #0]
    44c6:	2a39      	cmp	r2, #57	; 0x39
    44c8:	d0f7      	beq.n	44ba <_dtoa_r+0xb2a>
    44ca:	e006      	b.n	44da <_dtoa_r+0xb4a>
    44cc:	9c06      	ldr	r4, [sp, #24]
    44ce:	2331      	movs	r3, #49	; 0x31
    44d0:	3401      	adds	r4, #1
    44d2:	9406      	str	r4, [sp, #24]
    44d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    44d6:	7023      	strb	r3, [r4, #0]
    44d8:	e008      	b.n	44ec <_dtoa_r+0xb5c>
    44da:	3201      	adds	r2, #1
    44dc:	701a      	strb	r2, [r3, #0]
    44de:	e005      	b.n	44ec <_dtoa_r+0xb5c>
    44e0:	1e6b      	subs	r3, r5, #1
    44e2:	781a      	ldrb	r2, [r3, #0]
    44e4:	2a30      	cmp	r2, #48	; 0x30
    44e6:	d101      	bne.n	44ec <_dtoa_r+0xb5c>
    44e8:	1c1d      	adds	r5, r3, #0
    44ea:	e7f9      	b.n	44e0 <_dtoa_r+0xb50>
    44ec:	9807      	ldr	r0, [sp, #28]
    44ee:	1c39      	adds	r1, r7, #0
    44f0:	f000 fa45 	bl	497e <_Bfree>
    44f4:	9c02      	ldr	r4, [sp, #8]
    44f6:	2c00      	cmp	r4, #0
    44f8:	d00e      	beq.n	4518 <_dtoa_r+0xb88>
    44fa:	2e00      	cmp	r6, #0
    44fc:	d005      	beq.n	450a <_dtoa_r+0xb7a>
    44fe:	42a6      	cmp	r6, r4
    4500:	d003      	beq.n	450a <_dtoa_r+0xb7a>
    4502:	9807      	ldr	r0, [sp, #28]
    4504:	1c31      	adds	r1, r6, #0
    4506:	f000 fa3a 	bl	497e <_Bfree>
    450a:	9807      	ldr	r0, [sp, #28]
    450c:	9902      	ldr	r1, [sp, #8]
    450e:	f000 fa36 	bl	497e <_Bfree>
    4512:	e001      	b.n	4518 <_dtoa_r+0xb88>
    4514:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4516:	9406      	str	r4, [sp, #24]
    4518:	9807      	ldr	r0, [sp, #28]
    451a:	990a      	ldr	r1, [sp, #40]	; 0x28
    451c:	f000 fa2f 	bl	497e <_Bfree>
    4520:	2300      	movs	r3, #0
    4522:	702b      	strb	r3, [r5, #0]
    4524:	9b06      	ldr	r3, [sp, #24]
    4526:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4528:	3301      	adds	r3, #1
    452a:	6023      	str	r3, [r4, #0]
    452c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    452e:	2c00      	cmp	r4, #0
    4530:	d003      	beq.n	453a <_dtoa_r+0xbaa>
    4532:	6025      	str	r5, [r4, #0]
    4534:	e001      	b.n	453a <_dtoa_r+0xbaa>
    4536:	4802      	ldr	r0, [pc, #8]	; (4540 <_dtoa_r+0xbb0>)
    4538:	e000      	b.n	453c <_dtoa_r+0xbac>
    453a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    453c:	b01b      	add	sp, #108	; 0x6c
    453e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4540:	00008269 	.word	0x00008269
    4544:	46c0      	nop			; (mov r8, r8)
    4546:	46c0      	nop			; (mov r8, r8)

00004548 <__sflush_r>:
    4548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    454a:	898b      	ldrh	r3, [r1, #12]
    454c:	1c05      	adds	r5, r0, #0
    454e:	1c0c      	adds	r4, r1, #0
    4550:	0719      	lsls	r1, r3, #28
    4552:	d45e      	bmi.n	4612 <__sflush_r+0xca>
    4554:	6862      	ldr	r2, [r4, #4]
    4556:	2a00      	cmp	r2, #0
    4558:	dc02      	bgt.n	4560 <__sflush_r+0x18>
    455a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    455c:	2f00      	cmp	r7, #0
    455e:	dd1a      	ble.n	4596 <__sflush_r+0x4e>
    4560:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4562:	2f00      	cmp	r7, #0
    4564:	d017      	beq.n	4596 <__sflush_r+0x4e>
    4566:	2200      	movs	r2, #0
    4568:	682e      	ldr	r6, [r5, #0]
    456a:	602a      	str	r2, [r5, #0]
    456c:	2280      	movs	r2, #128	; 0x80
    456e:	0152      	lsls	r2, r2, #5
    4570:	401a      	ands	r2, r3
    4572:	d001      	beq.n	4578 <__sflush_r+0x30>
    4574:	6d62      	ldr	r2, [r4, #84]	; 0x54
    4576:	e015      	b.n	45a4 <__sflush_r+0x5c>
    4578:	1c28      	adds	r0, r5, #0
    457a:	6a21      	ldr	r1, [r4, #32]
    457c:	2301      	movs	r3, #1
    457e:	47b8      	blx	r7
    4580:	1c02      	adds	r2, r0, #0
    4582:	1c41      	adds	r1, r0, #1
    4584:	d10e      	bne.n	45a4 <__sflush_r+0x5c>
    4586:	682b      	ldr	r3, [r5, #0]
    4588:	2b00      	cmp	r3, #0
    458a:	d00b      	beq.n	45a4 <__sflush_r+0x5c>
    458c:	2b1d      	cmp	r3, #29
    458e:	d001      	beq.n	4594 <__sflush_r+0x4c>
    4590:	2b16      	cmp	r3, #22
    4592:	d102      	bne.n	459a <__sflush_r+0x52>
    4594:	602e      	str	r6, [r5, #0]
    4596:	2000      	movs	r0, #0
    4598:	e05e      	b.n	4658 <__sflush_r+0x110>
    459a:	89a3      	ldrh	r3, [r4, #12]
    459c:	2140      	movs	r1, #64	; 0x40
    459e:	430b      	orrs	r3, r1
    45a0:	81a3      	strh	r3, [r4, #12]
    45a2:	e059      	b.n	4658 <__sflush_r+0x110>
    45a4:	89a3      	ldrh	r3, [r4, #12]
    45a6:	075f      	lsls	r7, r3, #29
    45a8:	d506      	bpl.n	45b8 <__sflush_r+0x70>
    45aa:	6861      	ldr	r1, [r4, #4]
    45ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
    45ae:	1a52      	subs	r2, r2, r1
    45b0:	2b00      	cmp	r3, #0
    45b2:	d001      	beq.n	45b8 <__sflush_r+0x70>
    45b4:	6c27      	ldr	r7, [r4, #64]	; 0x40
    45b6:	1bd2      	subs	r2, r2, r7
    45b8:	1c28      	adds	r0, r5, #0
    45ba:	6a21      	ldr	r1, [r4, #32]
    45bc:	2300      	movs	r3, #0
    45be:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    45c0:	47b8      	blx	r7
    45c2:	89a2      	ldrh	r2, [r4, #12]
    45c4:	1c41      	adds	r1, r0, #1
    45c6:	d106      	bne.n	45d6 <__sflush_r+0x8e>
    45c8:	682b      	ldr	r3, [r5, #0]
    45ca:	2b00      	cmp	r3, #0
    45cc:	d003      	beq.n	45d6 <__sflush_r+0x8e>
    45ce:	2b1d      	cmp	r3, #29
    45d0:	d001      	beq.n	45d6 <__sflush_r+0x8e>
    45d2:	2b16      	cmp	r3, #22
    45d4:	d119      	bne.n	460a <__sflush_r+0xc2>
    45d6:	2300      	movs	r3, #0
    45d8:	6063      	str	r3, [r4, #4]
    45da:	6923      	ldr	r3, [r4, #16]
    45dc:	6023      	str	r3, [r4, #0]
    45de:	04d7      	lsls	r7, r2, #19
    45e0:	d505      	bpl.n	45ee <__sflush_r+0xa6>
    45e2:	1c41      	adds	r1, r0, #1
    45e4:	d102      	bne.n	45ec <__sflush_r+0xa4>
    45e6:	682a      	ldr	r2, [r5, #0]
    45e8:	2a00      	cmp	r2, #0
    45ea:	d100      	bne.n	45ee <__sflush_r+0xa6>
    45ec:	6560      	str	r0, [r4, #84]	; 0x54
    45ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
    45f0:	602e      	str	r6, [r5, #0]
    45f2:	2900      	cmp	r1, #0
    45f4:	d0cf      	beq.n	4596 <__sflush_r+0x4e>
    45f6:	1c23      	adds	r3, r4, #0
    45f8:	3344      	adds	r3, #68	; 0x44
    45fa:	4299      	cmp	r1, r3
    45fc:	d002      	beq.n	4604 <__sflush_r+0xbc>
    45fe:	1c28      	adds	r0, r5, #0
    4600:	f000 fc82 	bl	4f08 <_free_r>
    4604:	2000      	movs	r0, #0
    4606:	6360      	str	r0, [r4, #52]	; 0x34
    4608:	e026      	b.n	4658 <__sflush_r+0x110>
    460a:	2340      	movs	r3, #64	; 0x40
    460c:	431a      	orrs	r2, r3
    460e:	81a2      	strh	r2, [r4, #12]
    4610:	e022      	b.n	4658 <__sflush_r+0x110>
    4612:	6926      	ldr	r6, [r4, #16]
    4614:	2e00      	cmp	r6, #0
    4616:	d0be      	beq.n	4596 <__sflush_r+0x4e>
    4618:	6827      	ldr	r7, [r4, #0]
    461a:	2200      	movs	r2, #0
    461c:	1bbf      	subs	r7, r7, r6
    461e:	9701      	str	r7, [sp, #4]
    4620:	6026      	str	r6, [r4, #0]
    4622:	0799      	lsls	r1, r3, #30
    4624:	d100      	bne.n	4628 <__sflush_r+0xe0>
    4626:	6962      	ldr	r2, [r4, #20]
    4628:	60a2      	str	r2, [r4, #8]
    462a:	9f01      	ldr	r7, [sp, #4]
    462c:	2f00      	cmp	r7, #0
    462e:	ddb2      	ble.n	4596 <__sflush_r+0x4e>
    4630:	1c28      	adds	r0, r5, #0
    4632:	6a21      	ldr	r1, [r4, #32]
    4634:	1c32      	adds	r2, r6, #0
    4636:	9b01      	ldr	r3, [sp, #4]
    4638:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    463a:	47b8      	blx	r7
    463c:	2800      	cmp	r0, #0
    463e:	dc06      	bgt.n	464e <__sflush_r+0x106>
    4640:	89a3      	ldrh	r3, [r4, #12]
    4642:	2240      	movs	r2, #64	; 0x40
    4644:	4313      	orrs	r3, r2
    4646:	2001      	movs	r0, #1
    4648:	81a3      	strh	r3, [r4, #12]
    464a:	4240      	negs	r0, r0
    464c:	e004      	b.n	4658 <__sflush_r+0x110>
    464e:	9f01      	ldr	r7, [sp, #4]
    4650:	1836      	adds	r6, r6, r0
    4652:	1a3f      	subs	r7, r7, r0
    4654:	9701      	str	r7, [sp, #4]
    4656:	e7e8      	b.n	462a <__sflush_r+0xe2>
    4658:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000465c <_fflush_r>:
    465c:	690a      	ldr	r2, [r1, #16]
    465e:	b538      	push	{r3, r4, r5, lr}
    4660:	1c05      	adds	r5, r0, #0
    4662:	1c0c      	adds	r4, r1, #0
    4664:	2a00      	cmp	r2, #0
    4666:	d101      	bne.n	466c <_fflush_r+0x10>
    4668:	2000      	movs	r0, #0
    466a:	e01c      	b.n	46a6 <_fflush_r+0x4a>
    466c:	2800      	cmp	r0, #0
    466e:	d004      	beq.n	467a <_fflush_r+0x1e>
    4670:	6983      	ldr	r3, [r0, #24]
    4672:	2b00      	cmp	r3, #0
    4674:	d101      	bne.n	467a <_fflush_r+0x1e>
    4676:	f000 f871 	bl	475c <__sinit>
    467a:	4b0b      	ldr	r3, [pc, #44]	; (46a8 <_fflush_r+0x4c>)
    467c:	429c      	cmp	r4, r3
    467e:	d101      	bne.n	4684 <_fflush_r+0x28>
    4680:	686c      	ldr	r4, [r5, #4]
    4682:	e008      	b.n	4696 <_fflush_r+0x3a>
    4684:	4b09      	ldr	r3, [pc, #36]	; (46ac <_fflush_r+0x50>)
    4686:	429c      	cmp	r4, r3
    4688:	d101      	bne.n	468e <_fflush_r+0x32>
    468a:	68ac      	ldr	r4, [r5, #8]
    468c:	e003      	b.n	4696 <_fflush_r+0x3a>
    468e:	4b08      	ldr	r3, [pc, #32]	; (46b0 <_fflush_r+0x54>)
    4690:	429c      	cmp	r4, r3
    4692:	d100      	bne.n	4696 <_fflush_r+0x3a>
    4694:	68ec      	ldr	r4, [r5, #12]
    4696:	220c      	movs	r2, #12
    4698:	5ea3      	ldrsh	r3, [r4, r2]
    469a:	2b00      	cmp	r3, #0
    469c:	d0e4      	beq.n	4668 <_fflush_r+0xc>
    469e:	1c28      	adds	r0, r5, #0
    46a0:	1c21      	adds	r1, r4, #0
    46a2:	f7ff ff51 	bl	4548 <__sflush_r>
    46a6:	bd38      	pop	{r3, r4, r5, pc}
    46a8:	0000829c 	.word	0x0000829c
    46ac:	000082bc 	.word	0x000082bc
    46b0:	000082dc 	.word	0x000082dc

000046b4 <_cleanup_r>:
    46b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    46b6:	1c04      	adds	r4, r0, #0
    46b8:	1c07      	adds	r7, r0, #0
    46ba:	3448      	adds	r4, #72	; 0x48
    46bc:	2c00      	cmp	r4, #0
    46be:	d012      	beq.n	46e6 <_cleanup_r+0x32>
    46c0:	68a5      	ldr	r5, [r4, #8]
    46c2:	6866      	ldr	r6, [r4, #4]
    46c4:	3e01      	subs	r6, #1
    46c6:	d40c      	bmi.n	46e2 <_cleanup_r+0x2e>
    46c8:	89ab      	ldrh	r3, [r5, #12]
    46ca:	2b01      	cmp	r3, #1
    46cc:	d907      	bls.n	46de <_cleanup_r+0x2a>
    46ce:	220e      	movs	r2, #14
    46d0:	5eab      	ldrsh	r3, [r5, r2]
    46d2:	3301      	adds	r3, #1
    46d4:	d003      	beq.n	46de <_cleanup_r+0x2a>
    46d6:	1c38      	adds	r0, r7, #0
    46d8:	1c29      	adds	r1, r5, #0
    46da:	f7ff ffbf 	bl	465c <_fflush_r>
    46de:	3568      	adds	r5, #104	; 0x68
    46e0:	e7f0      	b.n	46c4 <_cleanup_r+0x10>
    46e2:	6824      	ldr	r4, [r4, #0]
    46e4:	e7ea      	b.n	46bc <_cleanup_r+0x8>
    46e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000046e8 <std.isra.0>:
    46e8:	2300      	movs	r3, #0
    46ea:	b510      	push	{r4, lr}
    46ec:	1c04      	adds	r4, r0, #0
    46ee:	6003      	str	r3, [r0, #0]
    46f0:	6043      	str	r3, [r0, #4]
    46f2:	6083      	str	r3, [r0, #8]
    46f4:	8181      	strh	r1, [r0, #12]
    46f6:	6643      	str	r3, [r0, #100]	; 0x64
    46f8:	81c2      	strh	r2, [r0, #14]
    46fa:	6103      	str	r3, [r0, #16]
    46fc:	6143      	str	r3, [r0, #20]
    46fe:	6183      	str	r3, [r0, #24]
    4700:	1c19      	adds	r1, r3, #0
    4702:	2208      	movs	r2, #8
    4704:	305c      	adds	r0, #92	; 0x5c
    4706:	f7fe f9b2 	bl	2a6e <memset>
    470a:	4b05      	ldr	r3, [pc, #20]	; (4720 <std.isra.0+0x38>)
    470c:	6224      	str	r4, [r4, #32]
    470e:	6263      	str	r3, [r4, #36]	; 0x24
    4710:	4b04      	ldr	r3, [pc, #16]	; (4724 <std.isra.0+0x3c>)
    4712:	62a3      	str	r3, [r4, #40]	; 0x28
    4714:	4b04      	ldr	r3, [pc, #16]	; (4728 <std.isra.0+0x40>)
    4716:	62e3      	str	r3, [r4, #44]	; 0x2c
    4718:	4b04      	ldr	r3, [pc, #16]	; (472c <std.isra.0+0x44>)
    471a:	6323      	str	r3, [r4, #48]	; 0x30
    471c:	bd10      	pop	{r4, pc}
    471e:	46c0      	nop			; (mov r8, r8)
    4720:	000050b9 	.word	0x000050b9
    4724:	000050e1 	.word	0x000050e1
    4728:	00005119 	.word	0x00005119
    472c:	00005145 	.word	0x00005145

00004730 <__sfmoreglue>:
    4730:	b570      	push	{r4, r5, r6, lr}
    4732:	1e4b      	subs	r3, r1, #1
    4734:	2568      	movs	r5, #104	; 0x68
    4736:	435d      	muls	r5, r3
    4738:	1c0e      	adds	r6, r1, #0
    473a:	1c29      	adds	r1, r5, #0
    473c:	3174      	adds	r1, #116	; 0x74
    473e:	f000 fc2b 	bl	4f98 <_malloc_r>
    4742:	1e04      	subs	r4, r0, #0
    4744:	d008      	beq.n	4758 <__sfmoreglue+0x28>
    4746:	2100      	movs	r1, #0
    4748:	6001      	str	r1, [r0, #0]
    474a:	6046      	str	r6, [r0, #4]
    474c:	1c2a      	adds	r2, r5, #0
    474e:	300c      	adds	r0, #12
    4750:	60a0      	str	r0, [r4, #8]
    4752:	3268      	adds	r2, #104	; 0x68
    4754:	f7fe f98b 	bl	2a6e <memset>
    4758:	1c20      	adds	r0, r4, #0
    475a:	bd70      	pop	{r4, r5, r6, pc}

0000475c <__sinit>:
    475c:	6983      	ldr	r3, [r0, #24]
    475e:	b513      	push	{r0, r1, r4, lr}
    4760:	1c04      	adds	r4, r0, #0
    4762:	2b00      	cmp	r3, #0
    4764:	d127      	bne.n	47b6 <__sinit+0x5a>
    4766:	6483      	str	r3, [r0, #72]	; 0x48
    4768:	64c3      	str	r3, [r0, #76]	; 0x4c
    476a:	6503      	str	r3, [r0, #80]	; 0x50
    476c:	4b12      	ldr	r3, [pc, #72]	; (47b8 <__sinit+0x5c>)
    476e:	4a13      	ldr	r2, [pc, #76]	; (47bc <__sinit+0x60>)
    4770:	681b      	ldr	r3, [r3, #0]
    4772:	6282      	str	r2, [r0, #40]	; 0x28
    4774:	4298      	cmp	r0, r3
    4776:	d101      	bne.n	477c <__sinit+0x20>
    4778:	2301      	movs	r3, #1
    477a:	6183      	str	r3, [r0, #24]
    477c:	1c20      	adds	r0, r4, #0
    477e:	f000 f81f 	bl	47c0 <__sfp>
    4782:	6060      	str	r0, [r4, #4]
    4784:	1c20      	adds	r0, r4, #0
    4786:	f000 f81b 	bl	47c0 <__sfp>
    478a:	60a0      	str	r0, [r4, #8]
    478c:	1c20      	adds	r0, r4, #0
    478e:	f000 f817 	bl	47c0 <__sfp>
    4792:	2104      	movs	r1, #4
    4794:	60e0      	str	r0, [r4, #12]
    4796:	2200      	movs	r2, #0
    4798:	6860      	ldr	r0, [r4, #4]
    479a:	f7ff ffa5 	bl	46e8 <std.isra.0>
    479e:	68a0      	ldr	r0, [r4, #8]
    47a0:	2109      	movs	r1, #9
    47a2:	2201      	movs	r2, #1
    47a4:	f7ff ffa0 	bl	46e8 <std.isra.0>
    47a8:	68e0      	ldr	r0, [r4, #12]
    47aa:	2112      	movs	r1, #18
    47ac:	2202      	movs	r2, #2
    47ae:	f7ff ff9b 	bl	46e8 <std.isra.0>
    47b2:	2301      	movs	r3, #1
    47b4:	61a3      	str	r3, [r4, #24]
    47b6:	bd13      	pop	{r0, r1, r4, pc}
    47b8:	00008244 	.word	0x00008244
    47bc:	000046b5 	.word	0x000046b5

000047c0 <__sfp>:
    47c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47c2:	4b1d      	ldr	r3, [pc, #116]	; (4838 <__sfp+0x78>)
    47c4:	1c07      	adds	r7, r0, #0
    47c6:	681e      	ldr	r6, [r3, #0]
    47c8:	69b2      	ldr	r2, [r6, #24]
    47ca:	2a00      	cmp	r2, #0
    47cc:	d102      	bne.n	47d4 <__sfp+0x14>
    47ce:	1c30      	adds	r0, r6, #0
    47d0:	f7ff ffc4 	bl	475c <__sinit>
    47d4:	3648      	adds	r6, #72	; 0x48
    47d6:	68b4      	ldr	r4, [r6, #8]
    47d8:	6873      	ldr	r3, [r6, #4]
    47da:	3b01      	subs	r3, #1
    47dc:	d405      	bmi.n	47ea <__sfp+0x2a>
    47de:	220c      	movs	r2, #12
    47e0:	5ea5      	ldrsh	r5, [r4, r2]
    47e2:	2d00      	cmp	r5, #0
    47e4:	d010      	beq.n	4808 <__sfp+0x48>
    47e6:	3468      	adds	r4, #104	; 0x68
    47e8:	e7f7      	b.n	47da <__sfp+0x1a>
    47ea:	6833      	ldr	r3, [r6, #0]
    47ec:	2b00      	cmp	r3, #0
    47ee:	d106      	bne.n	47fe <__sfp+0x3e>
    47f0:	1c38      	adds	r0, r7, #0
    47f2:	2104      	movs	r1, #4
    47f4:	f7ff ff9c 	bl	4730 <__sfmoreglue>
    47f8:	6030      	str	r0, [r6, #0]
    47fa:	2800      	cmp	r0, #0
    47fc:	d001      	beq.n	4802 <__sfp+0x42>
    47fe:	6836      	ldr	r6, [r6, #0]
    4800:	e7e9      	b.n	47d6 <__sfp+0x16>
    4802:	230c      	movs	r3, #12
    4804:	603b      	str	r3, [r7, #0]
    4806:	e016      	b.n	4836 <__sfp+0x76>
    4808:	2301      	movs	r3, #1
    480a:	425b      	negs	r3, r3
    480c:	81e3      	strh	r3, [r4, #14]
    480e:	1c20      	adds	r0, r4, #0
    4810:	2301      	movs	r3, #1
    4812:	81a3      	strh	r3, [r4, #12]
    4814:	6665      	str	r5, [r4, #100]	; 0x64
    4816:	6025      	str	r5, [r4, #0]
    4818:	60a5      	str	r5, [r4, #8]
    481a:	6065      	str	r5, [r4, #4]
    481c:	6125      	str	r5, [r4, #16]
    481e:	6165      	str	r5, [r4, #20]
    4820:	61a5      	str	r5, [r4, #24]
    4822:	305c      	adds	r0, #92	; 0x5c
    4824:	1c29      	adds	r1, r5, #0
    4826:	2208      	movs	r2, #8
    4828:	f7fe f921 	bl	2a6e <memset>
    482c:	6365      	str	r5, [r4, #52]	; 0x34
    482e:	63a5      	str	r5, [r4, #56]	; 0x38
    4830:	64a5      	str	r5, [r4, #72]	; 0x48
    4832:	64e5      	str	r5, [r4, #76]	; 0x4c
    4834:	1c20      	adds	r0, r4, #0
    4836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4838:	00008244 	.word	0x00008244

0000483c <_localeconv_r>:
    483c:	4800      	ldr	r0, [pc, #0]	; (4840 <_localeconv_r+0x4>)
    483e:	4770      	bx	lr
    4840:	20000078 	.word	0x20000078

00004844 <__smakebuf_r>:
    4844:	b5f0      	push	{r4, r5, r6, r7, lr}
    4846:	898b      	ldrh	r3, [r1, #12]
    4848:	b091      	sub	sp, #68	; 0x44
    484a:	1c05      	adds	r5, r0, #0
    484c:	1c0c      	adds	r4, r1, #0
    484e:	079a      	lsls	r2, r3, #30
    4850:	d425      	bmi.n	489e <__smakebuf_r+0x5a>
    4852:	230e      	movs	r3, #14
    4854:	5ec9      	ldrsh	r1, [r1, r3]
    4856:	2900      	cmp	r1, #0
    4858:	da06      	bge.n	4868 <__smakebuf_r+0x24>
    485a:	89a7      	ldrh	r7, [r4, #12]
    485c:	2380      	movs	r3, #128	; 0x80
    485e:	401f      	ands	r7, r3
    4860:	d00f      	beq.n	4882 <__smakebuf_r+0x3e>
    4862:	2700      	movs	r7, #0
    4864:	2640      	movs	r6, #64	; 0x40
    4866:	e00e      	b.n	4886 <__smakebuf_r+0x42>
    4868:	aa01      	add	r2, sp, #4
    486a:	f000 fc9f 	bl	51ac <_fstat_r>
    486e:	2800      	cmp	r0, #0
    4870:	dbf3      	blt.n	485a <__smakebuf_r+0x16>
    4872:	9b02      	ldr	r3, [sp, #8]
    4874:	27f0      	movs	r7, #240	; 0xf0
    4876:	023f      	lsls	r7, r7, #8
    4878:	4a18      	ldr	r2, [pc, #96]	; (48dc <__smakebuf_r+0x98>)
    487a:	401f      	ands	r7, r3
    487c:	18bf      	adds	r7, r7, r2
    487e:	427b      	negs	r3, r7
    4880:	415f      	adcs	r7, r3
    4882:	2680      	movs	r6, #128	; 0x80
    4884:	00f6      	lsls	r6, r6, #3
    4886:	1c28      	adds	r0, r5, #0
    4888:	1c31      	adds	r1, r6, #0
    488a:	f000 fb85 	bl	4f98 <_malloc_r>
    488e:	2800      	cmp	r0, #0
    4890:	d10c      	bne.n	48ac <__smakebuf_r+0x68>
    4892:	89a3      	ldrh	r3, [r4, #12]
    4894:	059a      	lsls	r2, r3, #22
    4896:	d41f      	bmi.n	48d8 <__smakebuf_r+0x94>
    4898:	2202      	movs	r2, #2
    489a:	4313      	orrs	r3, r2
    489c:	81a3      	strh	r3, [r4, #12]
    489e:	1c23      	adds	r3, r4, #0
    48a0:	3347      	adds	r3, #71	; 0x47
    48a2:	6023      	str	r3, [r4, #0]
    48a4:	6123      	str	r3, [r4, #16]
    48a6:	2301      	movs	r3, #1
    48a8:	6163      	str	r3, [r4, #20]
    48aa:	e015      	b.n	48d8 <__smakebuf_r+0x94>
    48ac:	4b0c      	ldr	r3, [pc, #48]	; (48e0 <__smakebuf_r+0x9c>)
    48ae:	2280      	movs	r2, #128	; 0x80
    48b0:	62ab      	str	r3, [r5, #40]	; 0x28
    48b2:	89a3      	ldrh	r3, [r4, #12]
    48b4:	6020      	str	r0, [r4, #0]
    48b6:	4313      	orrs	r3, r2
    48b8:	81a3      	strh	r3, [r4, #12]
    48ba:	6120      	str	r0, [r4, #16]
    48bc:	6166      	str	r6, [r4, #20]
    48be:	2f00      	cmp	r7, #0
    48c0:	d00a      	beq.n	48d8 <__smakebuf_r+0x94>
    48c2:	230e      	movs	r3, #14
    48c4:	5ee1      	ldrsh	r1, [r4, r3]
    48c6:	1c28      	adds	r0, r5, #0
    48c8:	f000 fc82 	bl	51d0 <_isatty_r>
    48cc:	2800      	cmp	r0, #0
    48ce:	d003      	beq.n	48d8 <__smakebuf_r+0x94>
    48d0:	89a3      	ldrh	r3, [r4, #12]
    48d2:	2201      	movs	r2, #1
    48d4:	4313      	orrs	r3, r2
    48d6:	81a3      	strh	r3, [r4, #12]
    48d8:	b011      	add	sp, #68	; 0x44
    48da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48dc:	ffffe000 	.word	0xffffe000
    48e0:	000046b5 	.word	0x000046b5

000048e4 <malloc>:
    48e4:	b508      	push	{r3, lr}
    48e6:	4b03      	ldr	r3, [pc, #12]	; (48f4 <malloc+0x10>)
    48e8:	1c01      	adds	r1, r0, #0
    48ea:	6818      	ldr	r0, [r3, #0]
    48ec:	f000 fb54 	bl	4f98 <_malloc_r>
    48f0:	bd08      	pop	{r3, pc}
    48f2:	46c0      	nop			; (mov r8, r8)
    48f4:	20000074 	.word	0x20000074

000048f8 <memchr>:
    48f8:	b2c9      	uxtb	r1, r1
    48fa:	1882      	adds	r2, r0, r2
    48fc:	4290      	cmp	r0, r2
    48fe:	d004      	beq.n	490a <memchr+0x12>
    4900:	7803      	ldrb	r3, [r0, #0]
    4902:	428b      	cmp	r3, r1
    4904:	d002      	beq.n	490c <memchr+0x14>
    4906:	3001      	adds	r0, #1
    4908:	e7f8      	b.n	48fc <memchr+0x4>
    490a:	2000      	movs	r0, #0
    490c:	4770      	bx	lr

0000490e <_Balloc>:
    490e:	b570      	push	{r4, r5, r6, lr}
    4910:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4912:	1c04      	adds	r4, r0, #0
    4914:	1c0e      	adds	r6, r1, #0
    4916:	2d00      	cmp	r5, #0
    4918:	d107      	bne.n	492a <_Balloc+0x1c>
    491a:	2010      	movs	r0, #16
    491c:	f7ff ffe2 	bl	48e4 <malloc>
    4920:	6260      	str	r0, [r4, #36]	; 0x24
    4922:	6045      	str	r5, [r0, #4]
    4924:	6085      	str	r5, [r0, #8]
    4926:	6005      	str	r5, [r0, #0]
    4928:	60c5      	str	r5, [r0, #12]
    492a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    492c:	68eb      	ldr	r3, [r5, #12]
    492e:	2b00      	cmp	r3, #0
    4930:	d009      	beq.n	4946 <_Balloc+0x38>
    4932:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4934:	00b2      	lsls	r2, r6, #2
    4936:	68db      	ldr	r3, [r3, #12]
    4938:	189a      	adds	r2, r3, r2
    493a:	6810      	ldr	r0, [r2, #0]
    493c:	2800      	cmp	r0, #0
    493e:	d00e      	beq.n	495e <_Balloc+0x50>
    4940:	6803      	ldr	r3, [r0, #0]
    4942:	6013      	str	r3, [r2, #0]
    4944:	e017      	b.n	4976 <_Balloc+0x68>
    4946:	1c20      	adds	r0, r4, #0
    4948:	2104      	movs	r1, #4
    494a:	2221      	movs	r2, #33	; 0x21
    494c:	f000 face 	bl	4eec <_calloc_r>
    4950:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4952:	60e8      	str	r0, [r5, #12]
    4954:	68db      	ldr	r3, [r3, #12]
    4956:	2b00      	cmp	r3, #0
    4958:	d1eb      	bne.n	4932 <_Balloc+0x24>
    495a:	2000      	movs	r0, #0
    495c:	e00e      	b.n	497c <_Balloc+0x6e>
    495e:	2101      	movs	r1, #1
    4960:	1c0d      	adds	r5, r1, #0
    4962:	40b5      	lsls	r5, r6
    4964:	1d6a      	adds	r2, r5, #5
    4966:	0092      	lsls	r2, r2, #2
    4968:	1c20      	adds	r0, r4, #0
    496a:	f000 fabf 	bl	4eec <_calloc_r>
    496e:	2800      	cmp	r0, #0
    4970:	d0f3      	beq.n	495a <_Balloc+0x4c>
    4972:	6046      	str	r6, [r0, #4]
    4974:	6085      	str	r5, [r0, #8]
    4976:	2200      	movs	r2, #0
    4978:	6102      	str	r2, [r0, #16]
    497a:	60c2      	str	r2, [r0, #12]
    497c:	bd70      	pop	{r4, r5, r6, pc}

0000497e <_Bfree>:
    497e:	b570      	push	{r4, r5, r6, lr}
    4980:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4982:	1c06      	adds	r6, r0, #0
    4984:	1c0d      	adds	r5, r1, #0
    4986:	2c00      	cmp	r4, #0
    4988:	d107      	bne.n	499a <_Bfree+0x1c>
    498a:	2010      	movs	r0, #16
    498c:	f7ff ffaa 	bl	48e4 <malloc>
    4990:	6270      	str	r0, [r6, #36]	; 0x24
    4992:	6044      	str	r4, [r0, #4]
    4994:	6084      	str	r4, [r0, #8]
    4996:	6004      	str	r4, [r0, #0]
    4998:	60c4      	str	r4, [r0, #12]
    499a:	2d00      	cmp	r5, #0
    499c:	d007      	beq.n	49ae <_Bfree+0x30>
    499e:	6a72      	ldr	r2, [r6, #36]	; 0x24
    49a0:	6869      	ldr	r1, [r5, #4]
    49a2:	68d2      	ldr	r2, [r2, #12]
    49a4:	008b      	lsls	r3, r1, #2
    49a6:	18d3      	adds	r3, r2, r3
    49a8:	681a      	ldr	r2, [r3, #0]
    49aa:	602a      	str	r2, [r5, #0]
    49ac:	601d      	str	r5, [r3, #0]
    49ae:	bd70      	pop	{r4, r5, r6, pc}

000049b0 <__multadd>:
    49b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    49b2:	1c0c      	adds	r4, r1, #0
    49b4:	1c1e      	adds	r6, r3, #0
    49b6:	690d      	ldr	r5, [r1, #16]
    49b8:	1c07      	adds	r7, r0, #0
    49ba:	3114      	adds	r1, #20
    49bc:	2300      	movs	r3, #0
    49be:	6808      	ldr	r0, [r1, #0]
    49c0:	3301      	adds	r3, #1
    49c2:	b280      	uxth	r0, r0
    49c4:	4350      	muls	r0, r2
    49c6:	1980      	adds	r0, r0, r6
    49c8:	4684      	mov	ip, r0
    49ca:	0c06      	lsrs	r6, r0, #16
    49cc:	6808      	ldr	r0, [r1, #0]
    49ce:	0c00      	lsrs	r0, r0, #16
    49d0:	4350      	muls	r0, r2
    49d2:	1830      	adds	r0, r6, r0
    49d4:	0c06      	lsrs	r6, r0, #16
    49d6:	0400      	lsls	r0, r0, #16
    49d8:	9001      	str	r0, [sp, #4]
    49da:	4660      	mov	r0, ip
    49dc:	b280      	uxth	r0, r0
    49de:	4684      	mov	ip, r0
    49e0:	9801      	ldr	r0, [sp, #4]
    49e2:	4484      	add	ip, r0
    49e4:	4660      	mov	r0, ip
    49e6:	c101      	stmia	r1!, {r0}
    49e8:	42ab      	cmp	r3, r5
    49ea:	dbe8      	blt.n	49be <__multadd+0xe>
    49ec:	2e00      	cmp	r6, #0
    49ee:	d01b      	beq.n	4a28 <__multadd+0x78>
    49f0:	68a3      	ldr	r3, [r4, #8]
    49f2:	429d      	cmp	r5, r3
    49f4:	db12      	blt.n	4a1c <__multadd+0x6c>
    49f6:	6861      	ldr	r1, [r4, #4]
    49f8:	1c38      	adds	r0, r7, #0
    49fa:	3101      	adds	r1, #1
    49fc:	f7ff ff87 	bl	490e <_Balloc>
    4a00:	6922      	ldr	r2, [r4, #16]
    4a02:	1c21      	adds	r1, r4, #0
    4a04:	3202      	adds	r2, #2
    4a06:	9001      	str	r0, [sp, #4]
    4a08:	310c      	adds	r1, #12
    4a0a:	0092      	lsls	r2, r2, #2
    4a0c:	300c      	adds	r0, #12
    4a0e:	f7fe f825 	bl	2a5c <memcpy>
    4a12:	1c21      	adds	r1, r4, #0
    4a14:	1c38      	adds	r0, r7, #0
    4a16:	f7ff ffb2 	bl	497e <_Bfree>
    4a1a:	9c01      	ldr	r4, [sp, #4]
    4a1c:	1d2b      	adds	r3, r5, #4
    4a1e:	009b      	lsls	r3, r3, #2
    4a20:	18e3      	adds	r3, r4, r3
    4a22:	3501      	adds	r5, #1
    4a24:	605e      	str	r6, [r3, #4]
    4a26:	6125      	str	r5, [r4, #16]
    4a28:	1c20      	adds	r0, r4, #0
    4a2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004a2c <__hi0bits>:
    4a2c:	2200      	movs	r2, #0
    4a2e:	1c03      	adds	r3, r0, #0
    4a30:	0c01      	lsrs	r1, r0, #16
    4a32:	4291      	cmp	r1, r2
    4a34:	d101      	bne.n	4a3a <__hi0bits+0xe>
    4a36:	0403      	lsls	r3, r0, #16
    4a38:	2210      	movs	r2, #16
    4a3a:	0e19      	lsrs	r1, r3, #24
    4a3c:	d101      	bne.n	4a42 <__hi0bits+0x16>
    4a3e:	3208      	adds	r2, #8
    4a40:	021b      	lsls	r3, r3, #8
    4a42:	0f19      	lsrs	r1, r3, #28
    4a44:	d101      	bne.n	4a4a <__hi0bits+0x1e>
    4a46:	3204      	adds	r2, #4
    4a48:	011b      	lsls	r3, r3, #4
    4a4a:	0f99      	lsrs	r1, r3, #30
    4a4c:	d101      	bne.n	4a52 <__hi0bits+0x26>
    4a4e:	3202      	adds	r2, #2
    4a50:	009b      	lsls	r3, r3, #2
    4a52:	2b00      	cmp	r3, #0
    4a54:	db04      	blt.n	4a60 <__hi0bits+0x34>
    4a56:	2020      	movs	r0, #32
    4a58:	0059      	lsls	r1, r3, #1
    4a5a:	d502      	bpl.n	4a62 <__hi0bits+0x36>
    4a5c:	1c50      	adds	r0, r2, #1
    4a5e:	e000      	b.n	4a62 <__hi0bits+0x36>
    4a60:	1c10      	adds	r0, r2, #0
    4a62:	4770      	bx	lr

00004a64 <__lo0bits>:
    4a64:	6803      	ldr	r3, [r0, #0]
    4a66:	2207      	movs	r2, #7
    4a68:	1c01      	adds	r1, r0, #0
    4a6a:	401a      	ands	r2, r3
    4a6c:	d00b      	beq.n	4a86 <__lo0bits+0x22>
    4a6e:	2201      	movs	r2, #1
    4a70:	2000      	movs	r0, #0
    4a72:	4213      	tst	r3, r2
    4a74:	d122      	bne.n	4abc <__lo0bits+0x58>
    4a76:	2002      	movs	r0, #2
    4a78:	4203      	tst	r3, r0
    4a7a:	d001      	beq.n	4a80 <__lo0bits+0x1c>
    4a7c:	40d3      	lsrs	r3, r2
    4a7e:	e01b      	b.n	4ab8 <__lo0bits+0x54>
    4a80:	089b      	lsrs	r3, r3, #2
    4a82:	600b      	str	r3, [r1, #0]
    4a84:	e01a      	b.n	4abc <__lo0bits+0x58>
    4a86:	b298      	uxth	r0, r3
    4a88:	2800      	cmp	r0, #0
    4a8a:	d101      	bne.n	4a90 <__lo0bits+0x2c>
    4a8c:	0c1b      	lsrs	r3, r3, #16
    4a8e:	2210      	movs	r2, #16
    4a90:	b2d8      	uxtb	r0, r3
    4a92:	2800      	cmp	r0, #0
    4a94:	d101      	bne.n	4a9a <__lo0bits+0x36>
    4a96:	3208      	adds	r2, #8
    4a98:	0a1b      	lsrs	r3, r3, #8
    4a9a:	0718      	lsls	r0, r3, #28
    4a9c:	d101      	bne.n	4aa2 <__lo0bits+0x3e>
    4a9e:	3204      	adds	r2, #4
    4aa0:	091b      	lsrs	r3, r3, #4
    4aa2:	0798      	lsls	r0, r3, #30
    4aa4:	d101      	bne.n	4aaa <__lo0bits+0x46>
    4aa6:	3202      	adds	r2, #2
    4aa8:	089b      	lsrs	r3, r3, #2
    4aaa:	07d8      	lsls	r0, r3, #31
    4aac:	d404      	bmi.n	4ab8 <__lo0bits+0x54>
    4aae:	085b      	lsrs	r3, r3, #1
    4ab0:	2020      	movs	r0, #32
    4ab2:	2b00      	cmp	r3, #0
    4ab4:	d002      	beq.n	4abc <__lo0bits+0x58>
    4ab6:	3201      	adds	r2, #1
    4ab8:	600b      	str	r3, [r1, #0]
    4aba:	1c10      	adds	r0, r2, #0
    4abc:	4770      	bx	lr

00004abe <__i2b>:
    4abe:	b510      	push	{r4, lr}
    4ac0:	1c0c      	adds	r4, r1, #0
    4ac2:	2101      	movs	r1, #1
    4ac4:	f7ff ff23 	bl	490e <_Balloc>
    4ac8:	2301      	movs	r3, #1
    4aca:	6144      	str	r4, [r0, #20]
    4acc:	6103      	str	r3, [r0, #16]
    4ace:	bd10      	pop	{r4, pc}

00004ad0 <__multiply>:
    4ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ad2:	1c0c      	adds	r4, r1, #0
    4ad4:	1c15      	adds	r5, r2, #0
    4ad6:	6909      	ldr	r1, [r1, #16]
    4ad8:	6912      	ldr	r2, [r2, #16]
    4ada:	b08b      	sub	sp, #44	; 0x2c
    4adc:	4291      	cmp	r1, r2
    4ade:	da02      	bge.n	4ae6 <__multiply+0x16>
    4ae0:	1c23      	adds	r3, r4, #0
    4ae2:	1c2c      	adds	r4, r5, #0
    4ae4:	1c1d      	adds	r5, r3, #0
    4ae6:	6927      	ldr	r7, [r4, #16]
    4ae8:	692e      	ldr	r6, [r5, #16]
    4aea:	68a2      	ldr	r2, [r4, #8]
    4aec:	19bb      	adds	r3, r7, r6
    4aee:	6861      	ldr	r1, [r4, #4]
    4af0:	9302      	str	r3, [sp, #8]
    4af2:	4293      	cmp	r3, r2
    4af4:	dd00      	ble.n	4af8 <__multiply+0x28>
    4af6:	3101      	adds	r1, #1
    4af8:	f7ff ff09 	bl	490e <_Balloc>
    4afc:	1c03      	adds	r3, r0, #0
    4afe:	9003      	str	r0, [sp, #12]
    4b00:	9802      	ldr	r0, [sp, #8]
    4b02:	3314      	adds	r3, #20
    4b04:	0082      	lsls	r2, r0, #2
    4b06:	189a      	adds	r2, r3, r2
    4b08:	1c19      	adds	r1, r3, #0
    4b0a:	4291      	cmp	r1, r2
    4b0c:	d202      	bcs.n	4b14 <__multiply+0x44>
    4b0e:	2000      	movs	r0, #0
    4b10:	c101      	stmia	r1!, {r0}
    4b12:	e7fa      	b.n	4b0a <__multiply+0x3a>
    4b14:	3514      	adds	r5, #20
    4b16:	3414      	adds	r4, #20
    4b18:	00bf      	lsls	r7, r7, #2
    4b1a:	46ac      	mov	ip, r5
    4b1c:	00b6      	lsls	r6, r6, #2
    4b1e:	19e7      	adds	r7, r4, r7
    4b20:	4466      	add	r6, ip
    4b22:	9404      	str	r4, [sp, #16]
    4b24:	9707      	str	r7, [sp, #28]
    4b26:	9609      	str	r6, [sp, #36]	; 0x24
    4b28:	9e09      	ldr	r6, [sp, #36]	; 0x24
    4b2a:	45b4      	cmp	ip, r6
    4b2c:	d256      	bcs.n	4bdc <__multiply+0x10c>
    4b2e:	4665      	mov	r5, ip
    4b30:	882d      	ldrh	r5, [r5, #0]
    4b32:	9505      	str	r5, [sp, #20]
    4b34:	2d00      	cmp	r5, #0
    4b36:	d01f      	beq.n	4b78 <__multiply+0xa8>
    4b38:	9c04      	ldr	r4, [sp, #16]
    4b3a:	1c19      	adds	r1, r3, #0
    4b3c:	2000      	movs	r0, #0
    4b3e:	680f      	ldr	r7, [r1, #0]
    4b40:	cc40      	ldmia	r4!, {r6}
    4b42:	b2bf      	uxth	r7, r7
    4b44:	9d05      	ldr	r5, [sp, #20]
    4b46:	9706      	str	r7, [sp, #24]
    4b48:	b2b7      	uxth	r7, r6
    4b4a:	436f      	muls	r7, r5
    4b4c:	9d06      	ldr	r5, [sp, #24]
    4b4e:	0c36      	lsrs	r6, r6, #16
    4b50:	19ef      	adds	r7, r5, r7
    4b52:	183f      	adds	r7, r7, r0
    4b54:	6808      	ldr	r0, [r1, #0]
    4b56:	9108      	str	r1, [sp, #32]
    4b58:	0c05      	lsrs	r5, r0, #16
    4b5a:	9805      	ldr	r0, [sp, #20]
    4b5c:	4346      	muls	r6, r0
    4b5e:	0c38      	lsrs	r0, r7, #16
    4b60:	19ad      	adds	r5, r5, r6
    4b62:	182d      	adds	r5, r5, r0
    4b64:	0c28      	lsrs	r0, r5, #16
    4b66:	b2bf      	uxth	r7, r7
    4b68:	042d      	lsls	r5, r5, #16
    4b6a:	433d      	orrs	r5, r7
    4b6c:	c120      	stmia	r1!, {r5}
    4b6e:	9d07      	ldr	r5, [sp, #28]
    4b70:	42ac      	cmp	r4, r5
    4b72:	d3e4      	bcc.n	4b3e <__multiply+0x6e>
    4b74:	9e08      	ldr	r6, [sp, #32]
    4b76:	6070      	str	r0, [r6, #4]
    4b78:	4667      	mov	r7, ip
    4b7a:	887d      	ldrh	r5, [r7, #2]
    4b7c:	2d00      	cmp	r5, #0
    4b7e:	d022      	beq.n	4bc6 <__multiply+0xf6>
    4b80:	2600      	movs	r6, #0
    4b82:	6818      	ldr	r0, [r3, #0]
    4b84:	9c04      	ldr	r4, [sp, #16]
    4b86:	1c19      	adds	r1, r3, #0
    4b88:	9601      	str	r6, [sp, #4]
    4b8a:	8827      	ldrh	r7, [r4, #0]
    4b8c:	b280      	uxth	r0, r0
    4b8e:	436f      	muls	r7, r5
    4b90:	9706      	str	r7, [sp, #24]
    4b92:	9e06      	ldr	r6, [sp, #24]
    4b94:	884f      	ldrh	r7, [r1, #2]
    4b96:	9105      	str	r1, [sp, #20]
    4b98:	19f6      	adds	r6, r6, r7
    4b9a:	9f01      	ldr	r7, [sp, #4]
    4b9c:	19f7      	adds	r7, r6, r7
    4b9e:	9706      	str	r7, [sp, #24]
    4ba0:	043f      	lsls	r7, r7, #16
    4ba2:	4338      	orrs	r0, r7
    4ba4:	6008      	str	r0, [r1, #0]
    4ba6:	cc01      	ldmia	r4!, {r0}
    4ba8:	888f      	ldrh	r7, [r1, #4]
    4baa:	0c00      	lsrs	r0, r0, #16
    4bac:	4368      	muls	r0, r5
    4bae:	19c0      	adds	r0, r0, r7
    4bb0:	9f06      	ldr	r7, [sp, #24]
    4bb2:	3104      	adds	r1, #4
    4bb4:	0c3e      	lsrs	r6, r7, #16
    4bb6:	1980      	adds	r0, r0, r6
    4bb8:	9f07      	ldr	r7, [sp, #28]
    4bba:	0c06      	lsrs	r6, r0, #16
    4bbc:	9601      	str	r6, [sp, #4]
    4bbe:	42a7      	cmp	r7, r4
    4bc0:	d8e3      	bhi.n	4b8a <__multiply+0xba>
    4bc2:	9905      	ldr	r1, [sp, #20]
    4bc4:	6048      	str	r0, [r1, #4]
    4bc6:	2504      	movs	r5, #4
    4bc8:	44ac      	add	ip, r5
    4bca:	195b      	adds	r3, r3, r5
    4bcc:	e7ac      	b.n	4b28 <__multiply+0x58>
    4bce:	3a04      	subs	r2, #4
    4bd0:	6810      	ldr	r0, [r2, #0]
    4bd2:	2800      	cmp	r0, #0
    4bd4:	d105      	bne.n	4be2 <__multiply+0x112>
    4bd6:	9f02      	ldr	r7, [sp, #8]
    4bd8:	3f01      	subs	r7, #1
    4bda:	9702      	str	r7, [sp, #8]
    4bdc:	9d02      	ldr	r5, [sp, #8]
    4bde:	2d00      	cmp	r5, #0
    4be0:	dcf5      	bgt.n	4bce <__multiply+0xfe>
    4be2:	9f03      	ldr	r7, [sp, #12]
    4be4:	9e02      	ldr	r6, [sp, #8]
    4be6:	1c38      	adds	r0, r7, #0
    4be8:	613e      	str	r6, [r7, #16]
    4bea:	b00b      	add	sp, #44	; 0x2c
    4bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004bf0 <__pow5mult>:
    4bf0:	2303      	movs	r3, #3
    4bf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4bf4:	4013      	ands	r3, r2
    4bf6:	1c05      	adds	r5, r0, #0
    4bf8:	1c0e      	adds	r6, r1, #0
    4bfa:	1c14      	adds	r4, r2, #0
    4bfc:	2b00      	cmp	r3, #0
    4bfe:	d007      	beq.n	4c10 <__pow5mult+0x20>
    4c00:	4a22      	ldr	r2, [pc, #136]	; (4c8c <__pow5mult+0x9c>)
    4c02:	3b01      	subs	r3, #1
    4c04:	009b      	lsls	r3, r3, #2
    4c06:	589a      	ldr	r2, [r3, r2]
    4c08:	2300      	movs	r3, #0
    4c0a:	f7ff fed1 	bl	49b0 <__multadd>
    4c0e:	1c06      	adds	r6, r0, #0
    4c10:	10a4      	asrs	r4, r4, #2
    4c12:	9401      	str	r4, [sp, #4]
    4c14:	d037      	beq.n	4c86 <__pow5mult+0x96>
    4c16:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    4c18:	2c00      	cmp	r4, #0
    4c1a:	d107      	bne.n	4c2c <__pow5mult+0x3c>
    4c1c:	2010      	movs	r0, #16
    4c1e:	f7ff fe61 	bl	48e4 <malloc>
    4c22:	6268      	str	r0, [r5, #36]	; 0x24
    4c24:	6044      	str	r4, [r0, #4]
    4c26:	6084      	str	r4, [r0, #8]
    4c28:	6004      	str	r4, [r0, #0]
    4c2a:	60c4      	str	r4, [r0, #12]
    4c2c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    4c2e:	68bc      	ldr	r4, [r7, #8]
    4c30:	2c00      	cmp	r4, #0
    4c32:	d110      	bne.n	4c56 <__pow5mult+0x66>
    4c34:	1c28      	adds	r0, r5, #0
    4c36:	4916      	ldr	r1, [pc, #88]	; (4c90 <__pow5mult+0xa0>)
    4c38:	f7ff ff41 	bl	4abe <__i2b>
    4c3c:	2300      	movs	r3, #0
    4c3e:	60b8      	str	r0, [r7, #8]
    4c40:	1c04      	adds	r4, r0, #0
    4c42:	6003      	str	r3, [r0, #0]
    4c44:	e007      	b.n	4c56 <__pow5mult+0x66>
    4c46:	9b01      	ldr	r3, [sp, #4]
    4c48:	105b      	asrs	r3, r3, #1
    4c4a:	9301      	str	r3, [sp, #4]
    4c4c:	d01b      	beq.n	4c86 <__pow5mult+0x96>
    4c4e:	6820      	ldr	r0, [r4, #0]
    4c50:	2800      	cmp	r0, #0
    4c52:	d00f      	beq.n	4c74 <__pow5mult+0x84>
    4c54:	1c04      	adds	r4, r0, #0
    4c56:	9b01      	ldr	r3, [sp, #4]
    4c58:	07db      	lsls	r3, r3, #31
    4c5a:	d5f4      	bpl.n	4c46 <__pow5mult+0x56>
    4c5c:	1c31      	adds	r1, r6, #0
    4c5e:	1c22      	adds	r2, r4, #0
    4c60:	1c28      	adds	r0, r5, #0
    4c62:	f7ff ff35 	bl	4ad0 <__multiply>
    4c66:	1c31      	adds	r1, r6, #0
    4c68:	1c07      	adds	r7, r0, #0
    4c6a:	1c28      	adds	r0, r5, #0
    4c6c:	f7ff fe87 	bl	497e <_Bfree>
    4c70:	1c3e      	adds	r6, r7, #0
    4c72:	e7e8      	b.n	4c46 <__pow5mult+0x56>
    4c74:	1c28      	adds	r0, r5, #0
    4c76:	1c21      	adds	r1, r4, #0
    4c78:	1c22      	adds	r2, r4, #0
    4c7a:	f7ff ff29 	bl	4ad0 <__multiply>
    4c7e:	2300      	movs	r3, #0
    4c80:	6020      	str	r0, [r4, #0]
    4c82:	6003      	str	r3, [r0, #0]
    4c84:	e7e6      	b.n	4c54 <__pow5mult+0x64>
    4c86:	1c30      	adds	r0, r6, #0
    4c88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4c8a:	46c0      	nop			; (mov r8, r8)
    4c8c:	000083f8 	.word	0x000083f8
    4c90:	00000271 	.word	0x00000271

00004c94 <__lshift>:
    4c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c96:	1c0c      	adds	r4, r1, #0
    4c98:	b085      	sub	sp, #20
    4c9a:	9003      	str	r0, [sp, #12]
    4c9c:	6920      	ldr	r0, [r4, #16]
    4c9e:	1155      	asrs	r5, r2, #5
    4ca0:	1828      	adds	r0, r5, r0
    4ca2:	9002      	str	r0, [sp, #8]
    4ca4:	6849      	ldr	r1, [r1, #4]
    4ca6:	3001      	adds	r0, #1
    4ca8:	68a3      	ldr	r3, [r4, #8]
    4caa:	1c17      	adds	r7, r2, #0
    4cac:	9000      	str	r0, [sp, #0]
    4cae:	9a00      	ldr	r2, [sp, #0]
    4cb0:	429a      	cmp	r2, r3
    4cb2:	dd02      	ble.n	4cba <__lshift+0x26>
    4cb4:	3101      	adds	r1, #1
    4cb6:	005b      	lsls	r3, r3, #1
    4cb8:	e7f9      	b.n	4cae <__lshift+0x1a>
    4cba:	9803      	ldr	r0, [sp, #12]
    4cbc:	f7ff fe27 	bl	490e <_Balloc>
    4cc0:	1c02      	adds	r2, r0, #0
    4cc2:	1c06      	adds	r6, r0, #0
    4cc4:	3214      	adds	r2, #20
    4cc6:	2300      	movs	r3, #0
    4cc8:	42ab      	cmp	r3, r5
    4cca:	da04      	bge.n	4cd6 <__lshift+0x42>
    4ccc:	0099      	lsls	r1, r3, #2
    4cce:	2000      	movs	r0, #0
    4cd0:	5050      	str	r0, [r2, r1]
    4cd2:	3301      	adds	r3, #1
    4cd4:	e7f8      	b.n	4cc8 <__lshift+0x34>
    4cd6:	43eb      	mvns	r3, r5
    4cd8:	17db      	asrs	r3, r3, #31
    4cda:	401d      	ands	r5, r3
    4cdc:	00ad      	lsls	r5, r5, #2
    4cde:	6920      	ldr	r0, [r4, #16]
    4ce0:	1955      	adds	r5, r2, r5
    4ce2:	1c22      	adds	r2, r4, #0
    4ce4:	3214      	adds	r2, #20
    4ce6:	0083      	lsls	r3, r0, #2
    4ce8:	189b      	adds	r3, r3, r2
    4cea:	469c      	mov	ip, r3
    4cec:	231f      	movs	r3, #31
    4cee:	401f      	ands	r7, r3
    4cf0:	d014      	beq.n	4d1c <__lshift+0x88>
    4cf2:	2320      	movs	r3, #32
    4cf4:	1bdb      	subs	r3, r3, r7
    4cf6:	9301      	str	r3, [sp, #4]
    4cf8:	2300      	movs	r3, #0
    4cfa:	6810      	ldr	r0, [r2, #0]
    4cfc:	1c29      	adds	r1, r5, #0
    4cfe:	40b8      	lsls	r0, r7
    4d00:	4303      	orrs	r3, r0
    4d02:	c508      	stmia	r5!, {r3}
    4d04:	ca08      	ldmia	r2!, {r3}
    4d06:	9801      	ldr	r0, [sp, #4]
    4d08:	40c3      	lsrs	r3, r0
    4d0a:	4594      	cmp	ip, r2
    4d0c:	d8f5      	bhi.n	4cfa <__lshift+0x66>
    4d0e:	604b      	str	r3, [r1, #4]
    4d10:	2b00      	cmp	r3, #0
    4d12:	d007      	beq.n	4d24 <__lshift+0x90>
    4d14:	9902      	ldr	r1, [sp, #8]
    4d16:	3102      	adds	r1, #2
    4d18:	9100      	str	r1, [sp, #0]
    4d1a:	e003      	b.n	4d24 <__lshift+0x90>
    4d1c:	ca08      	ldmia	r2!, {r3}
    4d1e:	c508      	stmia	r5!, {r3}
    4d20:	4594      	cmp	ip, r2
    4d22:	d8fb      	bhi.n	4d1c <__lshift+0x88>
    4d24:	9b00      	ldr	r3, [sp, #0]
    4d26:	9803      	ldr	r0, [sp, #12]
    4d28:	3b01      	subs	r3, #1
    4d2a:	6133      	str	r3, [r6, #16]
    4d2c:	1c21      	adds	r1, r4, #0
    4d2e:	f7ff fe26 	bl	497e <_Bfree>
    4d32:	1c30      	adds	r0, r6, #0
    4d34:	b005      	add	sp, #20
    4d36:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004d38 <__mcmp>:
    4d38:	b510      	push	{r4, lr}
    4d3a:	6902      	ldr	r2, [r0, #16]
    4d3c:	690c      	ldr	r4, [r1, #16]
    4d3e:	1c03      	adds	r3, r0, #0
    4d40:	1b10      	subs	r0, r2, r4
    4d42:	d113      	bne.n	4d6c <__mcmp+0x34>
    4d44:	1c1a      	adds	r2, r3, #0
    4d46:	00a0      	lsls	r0, r4, #2
    4d48:	3214      	adds	r2, #20
    4d4a:	3114      	adds	r1, #20
    4d4c:	1813      	adds	r3, r2, r0
    4d4e:	1809      	adds	r1, r1, r0
    4d50:	3b04      	subs	r3, #4
    4d52:	3904      	subs	r1, #4
    4d54:	681c      	ldr	r4, [r3, #0]
    4d56:	6808      	ldr	r0, [r1, #0]
    4d58:	4284      	cmp	r4, r0
    4d5a:	d004      	beq.n	4d66 <__mcmp+0x2e>
    4d5c:	4284      	cmp	r4, r0
    4d5e:	4180      	sbcs	r0, r0
    4d60:	2301      	movs	r3, #1
    4d62:	4318      	orrs	r0, r3
    4d64:	e002      	b.n	4d6c <__mcmp+0x34>
    4d66:	4293      	cmp	r3, r2
    4d68:	d8f2      	bhi.n	4d50 <__mcmp+0x18>
    4d6a:	2000      	movs	r0, #0
    4d6c:	bd10      	pop	{r4, pc}

00004d6e <__mdiff>:
    4d6e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d70:	1c07      	adds	r7, r0, #0
    4d72:	b085      	sub	sp, #20
    4d74:	1c08      	adds	r0, r1, #0
    4d76:	1c0d      	adds	r5, r1, #0
    4d78:	1c11      	adds	r1, r2, #0
    4d7a:	1c14      	adds	r4, r2, #0
    4d7c:	f7ff ffdc 	bl	4d38 <__mcmp>
    4d80:	1e06      	subs	r6, r0, #0
    4d82:	d107      	bne.n	4d94 <__mdiff+0x26>
    4d84:	1c38      	adds	r0, r7, #0
    4d86:	1c31      	adds	r1, r6, #0
    4d88:	f7ff fdc1 	bl	490e <_Balloc>
    4d8c:	2301      	movs	r3, #1
    4d8e:	6103      	str	r3, [r0, #16]
    4d90:	6146      	str	r6, [r0, #20]
    4d92:	e050      	b.n	4e36 <__mdiff+0xc8>
    4d94:	2800      	cmp	r0, #0
    4d96:	db01      	blt.n	4d9c <__mdiff+0x2e>
    4d98:	2600      	movs	r6, #0
    4d9a:	e003      	b.n	4da4 <__mdiff+0x36>
    4d9c:	1c2b      	adds	r3, r5, #0
    4d9e:	2601      	movs	r6, #1
    4da0:	1c25      	adds	r5, r4, #0
    4da2:	1c1c      	adds	r4, r3, #0
    4da4:	6869      	ldr	r1, [r5, #4]
    4da6:	1c38      	adds	r0, r7, #0
    4da8:	f7ff fdb1 	bl	490e <_Balloc>
    4dac:	692a      	ldr	r2, [r5, #16]
    4dae:	1c2b      	adds	r3, r5, #0
    4db0:	3314      	adds	r3, #20
    4db2:	0091      	lsls	r1, r2, #2
    4db4:	1859      	adds	r1, r3, r1
    4db6:	9102      	str	r1, [sp, #8]
    4db8:	6921      	ldr	r1, [r4, #16]
    4dba:	1c25      	adds	r5, r4, #0
    4dbc:	3514      	adds	r5, #20
    4dbe:	0089      	lsls	r1, r1, #2
    4dc0:	1869      	adds	r1, r5, r1
    4dc2:	1c04      	adds	r4, r0, #0
    4dc4:	9103      	str	r1, [sp, #12]
    4dc6:	60c6      	str	r6, [r0, #12]
    4dc8:	3414      	adds	r4, #20
    4dca:	2100      	movs	r1, #0
    4dcc:	cb40      	ldmia	r3!, {r6}
    4dce:	cd80      	ldmia	r5!, {r7}
    4dd0:	46b4      	mov	ip, r6
    4dd2:	b2b6      	uxth	r6, r6
    4dd4:	1871      	adds	r1, r6, r1
    4dd6:	b2be      	uxth	r6, r7
    4dd8:	1b8e      	subs	r6, r1, r6
    4dda:	4661      	mov	r1, ip
    4ddc:	9601      	str	r6, [sp, #4]
    4dde:	0c3f      	lsrs	r7, r7, #16
    4de0:	0c0e      	lsrs	r6, r1, #16
    4de2:	1bf7      	subs	r7, r6, r7
    4de4:	9e01      	ldr	r6, [sp, #4]
    4de6:	3404      	adds	r4, #4
    4de8:	1431      	asrs	r1, r6, #16
    4dea:	187f      	adds	r7, r7, r1
    4dec:	1439      	asrs	r1, r7, #16
    4dee:	043f      	lsls	r7, r7, #16
    4df0:	9700      	str	r7, [sp, #0]
    4df2:	9f01      	ldr	r7, [sp, #4]
    4df4:	1f26      	subs	r6, r4, #4
    4df6:	46b4      	mov	ip, r6
    4df8:	b2be      	uxth	r6, r7
    4dfa:	9f00      	ldr	r7, [sp, #0]
    4dfc:	4337      	orrs	r7, r6
    4dfe:	4666      	mov	r6, ip
    4e00:	6037      	str	r7, [r6, #0]
    4e02:	9f03      	ldr	r7, [sp, #12]
    4e04:	42bd      	cmp	r5, r7
    4e06:	d3e1      	bcc.n	4dcc <__mdiff+0x5e>
    4e08:	9e02      	ldr	r6, [sp, #8]
    4e0a:	1c25      	adds	r5, r4, #0
    4e0c:	42b3      	cmp	r3, r6
    4e0e:	d20b      	bcs.n	4e28 <__mdiff+0xba>
    4e10:	cb80      	ldmia	r3!, {r7}
    4e12:	b2bd      	uxth	r5, r7
    4e14:	186d      	adds	r5, r5, r1
    4e16:	142e      	asrs	r6, r5, #16
    4e18:	0c3f      	lsrs	r7, r7, #16
    4e1a:	19f6      	adds	r6, r6, r7
    4e1c:	1431      	asrs	r1, r6, #16
    4e1e:	b2ad      	uxth	r5, r5
    4e20:	0436      	lsls	r6, r6, #16
    4e22:	4335      	orrs	r5, r6
    4e24:	c420      	stmia	r4!, {r5}
    4e26:	e7ef      	b.n	4e08 <__mdiff+0x9a>
    4e28:	3d04      	subs	r5, #4
    4e2a:	682f      	ldr	r7, [r5, #0]
    4e2c:	2f00      	cmp	r7, #0
    4e2e:	d101      	bne.n	4e34 <__mdiff+0xc6>
    4e30:	3a01      	subs	r2, #1
    4e32:	e7f9      	b.n	4e28 <__mdiff+0xba>
    4e34:	6102      	str	r2, [r0, #16]
    4e36:	b005      	add	sp, #20
    4e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004e3c <__d2b>:
    4e3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4e3e:	2101      	movs	r1, #1
    4e40:	1c1d      	adds	r5, r3, #0
    4e42:	1c14      	adds	r4, r2, #0
    4e44:	f7ff fd63 	bl	490e <_Balloc>
    4e48:	006f      	lsls	r7, r5, #1
    4e4a:	032b      	lsls	r3, r5, #12
    4e4c:	1c06      	adds	r6, r0, #0
    4e4e:	0b1b      	lsrs	r3, r3, #12
    4e50:	0d7f      	lsrs	r7, r7, #21
    4e52:	d002      	beq.n	4e5a <__d2b+0x1e>
    4e54:	2280      	movs	r2, #128	; 0x80
    4e56:	0352      	lsls	r2, r2, #13
    4e58:	4313      	orrs	r3, r2
    4e5a:	9301      	str	r3, [sp, #4]
    4e5c:	2c00      	cmp	r4, #0
    4e5e:	d019      	beq.n	4e94 <__d2b+0x58>
    4e60:	4668      	mov	r0, sp
    4e62:	9400      	str	r4, [sp, #0]
    4e64:	f7ff fdfe 	bl	4a64 <__lo0bits>
    4e68:	9a00      	ldr	r2, [sp, #0]
    4e6a:	2800      	cmp	r0, #0
    4e6c:	d009      	beq.n	4e82 <__d2b+0x46>
    4e6e:	9b01      	ldr	r3, [sp, #4]
    4e70:	2120      	movs	r1, #32
    4e72:	1c1c      	adds	r4, r3, #0
    4e74:	1a09      	subs	r1, r1, r0
    4e76:	408c      	lsls	r4, r1
    4e78:	4322      	orrs	r2, r4
    4e7a:	40c3      	lsrs	r3, r0
    4e7c:	6172      	str	r2, [r6, #20]
    4e7e:	9301      	str	r3, [sp, #4]
    4e80:	e000      	b.n	4e84 <__d2b+0x48>
    4e82:	6172      	str	r2, [r6, #20]
    4e84:	9c01      	ldr	r4, [sp, #4]
    4e86:	61b4      	str	r4, [r6, #24]
    4e88:	4263      	negs	r3, r4
    4e8a:	4163      	adcs	r3, r4
    4e8c:	2402      	movs	r4, #2
    4e8e:	1ae4      	subs	r4, r4, r3
    4e90:	6134      	str	r4, [r6, #16]
    4e92:	e007      	b.n	4ea4 <__d2b+0x68>
    4e94:	a801      	add	r0, sp, #4
    4e96:	f7ff fde5 	bl	4a64 <__lo0bits>
    4e9a:	9901      	ldr	r1, [sp, #4]
    4e9c:	2401      	movs	r4, #1
    4e9e:	6171      	str	r1, [r6, #20]
    4ea0:	6134      	str	r4, [r6, #16]
    4ea2:	3020      	adds	r0, #32
    4ea4:	2f00      	cmp	r7, #0
    4ea6:	d009      	beq.n	4ebc <__d2b+0x80>
    4ea8:	4a0d      	ldr	r2, [pc, #52]	; (4ee0 <__d2b+0xa4>)
    4eaa:	9c08      	ldr	r4, [sp, #32]
    4eac:	18bf      	adds	r7, r7, r2
    4eae:	183f      	adds	r7, r7, r0
    4eb0:	6027      	str	r7, [r4, #0]
    4eb2:	2335      	movs	r3, #53	; 0x35
    4eb4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4eb6:	1a18      	subs	r0, r3, r0
    4eb8:	6020      	str	r0, [r4, #0]
    4eba:	e00e      	b.n	4eda <__d2b+0x9e>
    4ebc:	4909      	ldr	r1, [pc, #36]	; (4ee4 <__d2b+0xa8>)
    4ebe:	9a08      	ldr	r2, [sp, #32]
    4ec0:	1840      	adds	r0, r0, r1
    4ec2:	4909      	ldr	r1, [pc, #36]	; (4ee8 <__d2b+0xac>)
    4ec4:	6010      	str	r0, [r2, #0]
    4ec6:	1863      	adds	r3, r4, r1
    4ec8:	009b      	lsls	r3, r3, #2
    4eca:	18f3      	adds	r3, r6, r3
    4ecc:	6958      	ldr	r0, [r3, #20]
    4ece:	f7ff fdad 	bl	4a2c <__hi0bits>
    4ed2:	0164      	lsls	r4, r4, #5
    4ed4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4ed6:	1a24      	subs	r4, r4, r0
    4ed8:	6014      	str	r4, [r2, #0]
    4eda:	1c30      	adds	r0, r6, #0
    4edc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4ede:	46c0      	nop			; (mov r8, r8)
    4ee0:	fffffbcd 	.word	0xfffffbcd
    4ee4:	fffffbce 	.word	0xfffffbce
    4ee8:	3fffffff 	.word	0x3fffffff

00004eec <_calloc_r>:
    4eec:	b538      	push	{r3, r4, r5, lr}
    4eee:	1c15      	adds	r5, r2, #0
    4ef0:	434d      	muls	r5, r1
    4ef2:	1c29      	adds	r1, r5, #0
    4ef4:	f000 f850 	bl	4f98 <_malloc_r>
    4ef8:	1e04      	subs	r4, r0, #0
    4efa:	d003      	beq.n	4f04 <_calloc_r+0x18>
    4efc:	2100      	movs	r1, #0
    4efe:	1c2a      	adds	r2, r5, #0
    4f00:	f7fd fdb5 	bl	2a6e <memset>
    4f04:	1c20      	adds	r0, r4, #0
    4f06:	bd38      	pop	{r3, r4, r5, pc}

00004f08 <_free_r>:
    4f08:	b530      	push	{r4, r5, lr}
    4f0a:	2900      	cmp	r1, #0
    4f0c:	d040      	beq.n	4f90 <_free_r+0x88>
    4f0e:	3904      	subs	r1, #4
    4f10:	680b      	ldr	r3, [r1, #0]
    4f12:	2b00      	cmp	r3, #0
    4f14:	da00      	bge.n	4f18 <_free_r+0x10>
    4f16:	18c9      	adds	r1, r1, r3
    4f18:	4a1e      	ldr	r2, [pc, #120]	; (4f94 <_free_r+0x8c>)
    4f1a:	6813      	ldr	r3, [r2, #0]
    4f1c:	1c14      	adds	r4, r2, #0
    4f1e:	2b00      	cmp	r3, #0
    4f20:	d102      	bne.n	4f28 <_free_r+0x20>
    4f22:	604b      	str	r3, [r1, #4]
    4f24:	6011      	str	r1, [r2, #0]
    4f26:	e033      	b.n	4f90 <_free_r+0x88>
    4f28:	4299      	cmp	r1, r3
    4f2a:	d20f      	bcs.n	4f4c <_free_r+0x44>
    4f2c:	6808      	ldr	r0, [r1, #0]
    4f2e:	180a      	adds	r2, r1, r0
    4f30:	429a      	cmp	r2, r3
    4f32:	d105      	bne.n	4f40 <_free_r+0x38>
    4f34:	6813      	ldr	r3, [r2, #0]
    4f36:	6852      	ldr	r2, [r2, #4]
    4f38:	18c0      	adds	r0, r0, r3
    4f3a:	6008      	str	r0, [r1, #0]
    4f3c:	604a      	str	r2, [r1, #4]
    4f3e:	e000      	b.n	4f42 <_free_r+0x3a>
    4f40:	604b      	str	r3, [r1, #4]
    4f42:	6021      	str	r1, [r4, #0]
    4f44:	e024      	b.n	4f90 <_free_r+0x88>
    4f46:	428a      	cmp	r2, r1
    4f48:	d803      	bhi.n	4f52 <_free_r+0x4a>
    4f4a:	1c13      	adds	r3, r2, #0
    4f4c:	685a      	ldr	r2, [r3, #4]
    4f4e:	2a00      	cmp	r2, #0
    4f50:	d1f9      	bne.n	4f46 <_free_r+0x3e>
    4f52:	681d      	ldr	r5, [r3, #0]
    4f54:	195c      	adds	r4, r3, r5
    4f56:	428c      	cmp	r4, r1
    4f58:	d10b      	bne.n	4f72 <_free_r+0x6a>
    4f5a:	6809      	ldr	r1, [r1, #0]
    4f5c:	1869      	adds	r1, r5, r1
    4f5e:	1858      	adds	r0, r3, r1
    4f60:	6019      	str	r1, [r3, #0]
    4f62:	4290      	cmp	r0, r2
    4f64:	d114      	bne.n	4f90 <_free_r+0x88>
    4f66:	6814      	ldr	r4, [r2, #0]
    4f68:	6852      	ldr	r2, [r2, #4]
    4f6a:	1909      	adds	r1, r1, r4
    4f6c:	6019      	str	r1, [r3, #0]
    4f6e:	605a      	str	r2, [r3, #4]
    4f70:	e00e      	b.n	4f90 <_free_r+0x88>
    4f72:	428c      	cmp	r4, r1
    4f74:	d902      	bls.n	4f7c <_free_r+0x74>
    4f76:	230c      	movs	r3, #12
    4f78:	6003      	str	r3, [r0, #0]
    4f7a:	e009      	b.n	4f90 <_free_r+0x88>
    4f7c:	6808      	ldr	r0, [r1, #0]
    4f7e:	180c      	adds	r4, r1, r0
    4f80:	4294      	cmp	r4, r2
    4f82:	d103      	bne.n	4f8c <_free_r+0x84>
    4f84:	6814      	ldr	r4, [r2, #0]
    4f86:	6852      	ldr	r2, [r2, #4]
    4f88:	1900      	adds	r0, r0, r4
    4f8a:	6008      	str	r0, [r1, #0]
    4f8c:	604a      	str	r2, [r1, #4]
    4f8e:	6059      	str	r1, [r3, #4]
    4f90:	bd30      	pop	{r4, r5, pc}
    4f92:	46c0      	nop			; (mov r8, r8)
    4f94:	20000114 	.word	0x20000114

00004f98 <_malloc_r>:
    4f98:	b570      	push	{r4, r5, r6, lr}
    4f9a:	2303      	movs	r3, #3
    4f9c:	1ccd      	adds	r5, r1, #3
    4f9e:	439d      	bics	r5, r3
    4fa0:	3508      	adds	r5, #8
    4fa2:	1c06      	adds	r6, r0, #0
    4fa4:	2d0c      	cmp	r5, #12
    4fa6:	d201      	bcs.n	4fac <_malloc_r+0x14>
    4fa8:	250c      	movs	r5, #12
    4faa:	e001      	b.n	4fb0 <_malloc_r+0x18>
    4fac:	2d00      	cmp	r5, #0
    4fae:	db3f      	blt.n	5030 <_malloc_r+0x98>
    4fb0:	428d      	cmp	r5, r1
    4fb2:	d33d      	bcc.n	5030 <_malloc_r+0x98>
    4fb4:	4b20      	ldr	r3, [pc, #128]	; (5038 <_malloc_r+0xa0>)
    4fb6:	681c      	ldr	r4, [r3, #0]
    4fb8:	1c1a      	adds	r2, r3, #0
    4fba:	1c21      	adds	r1, r4, #0
    4fbc:	2900      	cmp	r1, #0
    4fbe:	d013      	beq.n	4fe8 <_malloc_r+0x50>
    4fc0:	6808      	ldr	r0, [r1, #0]
    4fc2:	1b43      	subs	r3, r0, r5
    4fc4:	d40d      	bmi.n	4fe2 <_malloc_r+0x4a>
    4fc6:	2b0b      	cmp	r3, #11
    4fc8:	d902      	bls.n	4fd0 <_malloc_r+0x38>
    4fca:	600b      	str	r3, [r1, #0]
    4fcc:	18cc      	adds	r4, r1, r3
    4fce:	e01e      	b.n	500e <_malloc_r+0x76>
    4fd0:	428c      	cmp	r4, r1
    4fd2:	d102      	bne.n	4fda <_malloc_r+0x42>
    4fd4:	6863      	ldr	r3, [r4, #4]
    4fd6:	6013      	str	r3, [r2, #0]
    4fd8:	e01a      	b.n	5010 <_malloc_r+0x78>
    4fda:	6848      	ldr	r0, [r1, #4]
    4fdc:	6060      	str	r0, [r4, #4]
    4fde:	1c0c      	adds	r4, r1, #0
    4fe0:	e016      	b.n	5010 <_malloc_r+0x78>
    4fe2:	1c0c      	adds	r4, r1, #0
    4fe4:	6849      	ldr	r1, [r1, #4]
    4fe6:	e7e9      	b.n	4fbc <_malloc_r+0x24>
    4fe8:	4c14      	ldr	r4, [pc, #80]	; (503c <_malloc_r+0xa4>)
    4fea:	6820      	ldr	r0, [r4, #0]
    4fec:	2800      	cmp	r0, #0
    4fee:	d103      	bne.n	4ff8 <_malloc_r+0x60>
    4ff0:	1c30      	adds	r0, r6, #0
    4ff2:	f000 f84f 	bl	5094 <_sbrk_r>
    4ff6:	6020      	str	r0, [r4, #0]
    4ff8:	1c30      	adds	r0, r6, #0
    4ffa:	1c29      	adds	r1, r5, #0
    4ffc:	f000 f84a 	bl	5094 <_sbrk_r>
    5000:	1c43      	adds	r3, r0, #1
    5002:	d015      	beq.n	5030 <_malloc_r+0x98>
    5004:	1cc4      	adds	r4, r0, #3
    5006:	2303      	movs	r3, #3
    5008:	439c      	bics	r4, r3
    500a:	4284      	cmp	r4, r0
    500c:	d10a      	bne.n	5024 <_malloc_r+0x8c>
    500e:	6025      	str	r5, [r4, #0]
    5010:	1c20      	adds	r0, r4, #0
    5012:	300b      	adds	r0, #11
    5014:	2207      	movs	r2, #7
    5016:	1d23      	adds	r3, r4, #4
    5018:	4390      	bics	r0, r2
    501a:	1ac3      	subs	r3, r0, r3
    501c:	d00b      	beq.n	5036 <_malloc_r+0x9e>
    501e:	425a      	negs	r2, r3
    5020:	50e2      	str	r2, [r4, r3]
    5022:	e008      	b.n	5036 <_malloc_r+0x9e>
    5024:	1a21      	subs	r1, r4, r0
    5026:	1c30      	adds	r0, r6, #0
    5028:	f000 f834 	bl	5094 <_sbrk_r>
    502c:	3001      	adds	r0, #1
    502e:	d1ee      	bne.n	500e <_malloc_r+0x76>
    5030:	230c      	movs	r3, #12
    5032:	6033      	str	r3, [r6, #0]
    5034:	2000      	movs	r0, #0
    5036:	bd70      	pop	{r4, r5, r6, pc}
    5038:	20000114 	.word	0x20000114
    503c:	20000110 	.word	0x20000110

00005040 <__fpclassifyd>:
    5040:	b530      	push	{r4, r5, lr}
    5042:	1c0b      	adds	r3, r1, #0
    5044:	1c04      	adds	r4, r0, #0
    5046:	1c02      	adds	r2, r0, #0
    5048:	431c      	orrs	r4, r3
    504a:	2002      	movs	r0, #2
    504c:	2c00      	cmp	r4, #0
    504e:	d017      	beq.n	5080 <__fpclassifyd+0x40>
    5050:	2480      	movs	r4, #128	; 0x80
    5052:	0624      	lsls	r4, r4, #24
    5054:	42a3      	cmp	r3, r4
    5056:	d101      	bne.n	505c <__fpclassifyd+0x1c>
    5058:	2a00      	cmp	r2, #0
    505a:	d011      	beq.n	5080 <__fpclassifyd+0x40>
    505c:	4809      	ldr	r0, [pc, #36]	; (5084 <__fpclassifyd+0x44>)
    505e:	0059      	lsls	r1, r3, #1
    5060:	0849      	lsrs	r1, r1, #1
    5062:	4c09      	ldr	r4, [pc, #36]	; (5088 <__fpclassifyd+0x48>)
    5064:	180d      	adds	r5, r1, r0
    5066:	2004      	movs	r0, #4
    5068:	42a5      	cmp	r5, r4
    506a:	d909      	bls.n	5080 <__fpclassifyd+0x40>
    506c:	4c07      	ldr	r4, [pc, #28]	; (508c <__fpclassifyd+0x4c>)
    506e:	2003      	movs	r0, #3
    5070:	42a1      	cmp	r1, r4
    5072:	d905      	bls.n	5080 <__fpclassifyd+0x40>
    5074:	4c06      	ldr	r4, [pc, #24]	; (5090 <__fpclassifyd+0x50>)
    5076:	2000      	movs	r0, #0
    5078:	42a1      	cmp	r1, r4
    507a:	d101      	bne.n	5080 <__fpclassifyd+0x40>
    507c:	4250      	negs	r0, r2
    507e:	4150      	adcs	r0, r2
    5080:	bd30      	pop	{r4, r5, pc}
    5082:	46c0      	nop			; (mov r8, r8)
    5084:	fff00000 	.word	0xfff00000
    5088:	7fdfffff 	.word	0x7fdfffff
    508c:	000fffff 	.word	0x000fffff
    5090:	7ff00000 	.word	0x7ff00000

00005094 <_sbrk_r>:
    5094:	b538      	push	{r3, r4, r5, lr}
    5096:	4c07      	ldr	r4, [pc, #28]	; (50b4 <_sbrk_r+0x20>)
    5098:	2300      	movs	r3, #0
    509a:	1c05      	adds	r5, r0, #0
    509c:	1c08      	adds	r0, r1, #0
    509e:	6023      	str	r3, [r4, #0]
    50a0:	f7fd f892 	bl	21c8 <_sbrk>
    50a4:	1c43      	adds	r3, r0, #1
    50a6:	d103      	bne.n	50b0 <_sbrk_r+0x1c>
    50a8:	6823      	ldr	r3, [r4, #0]
    50aa:	2b00      	cmp	r3, #0
    50ac:	d000      	beq.n	50b0 <_sbrk_r+0x1c>
    50ae:	602b      	str	r3, [r5, #0]
    50b0:	bd38      	pop	{r3, r4, r5, pc}
    50b2:	46c0      	nop			; (mov r8, r8)
    50b4:	20000208 	.word	0x20000208

000050b8 <__sread>:
    50b8:	b538      	push	{r3, r4, r5, lr}
    50ba:	1c0c      	adds	r4, r1, #0
    50bc:	250e      	movs	r5, #14
    50be:	5f49      	ldrsh	r1, [r1, r5]
    50c0:	f000 f8ac 	bl	521c <_read_r>
    50c4:	2800      	cmp	r0, #0
    50c6:	db03      	blt.n	50d0 <__sread+0x18>
    50c8:	6d62      	ldr	r2, [r4, #84]	; 0x54
    50ca:	1813      	adds	r3, r2, r0
    50cc:	6563      	str	r3, [r4, #84]	; 0x54
    50ce:	e003      	b.n	50d8 <__sread+0x20>
    50d0:	89a2      	ldrh	r2, [r4, #12]
    50d2:	4b02      	ldr	r3, [pc, #8]	; (50dc <__sread+0x24>)
    50d4:	4013      	ands	r3, r2
    50d6:	81a3      	strh	r3, [r4, #12]
    50d8:	bd38      	pop	{r3, r4, r5, pc}
    50da:	46c0      	nop			; (mov r8, r8)
    50dc:	ffffefff 	.word	0xffffefff

000050e0 <__swrite>:
    50e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50e2:	1c1e      	adds	r6, r3, #0
    50e4:	898b      	ldrh	r3, [r1, #12]
    50e6:	1c05      	adds	r5, r0, #0
    50e8:	1c0c      	adds	r4, r1, #0
    50ea:	1c17      	adds	r7, r2, #0
    50ec:	05da      	lsls	r2, r3, #23
    50ee:	d505      	bpl.n	50fc <__swrite+0x1c>
    50f0:	230e      	movs	r3, #14
    50f2:	5ec9      	ldrsh	r1, [r1, r3]
    50f4:	2200      	movs	r2, #0
    50f6:	2302      	movs	r3, #2
    50f8:	f000 f87c 	bl	51f4 <_lseek_r>
    50fc:	89a2      	ldrh	r2, [r4, #12]
    50fe:	4b05      	ldr	r3, [pc, #20]	; (5114 <__swrite+0x34>)
    5100:	1c28      	adds	r0, r5, #0
    5102:	4013      	ands	r3, r2
    5104:	81a3      	strh	r3, [r4, #12]
    5106:	220e      	movs	r2, #14
    5108:	5ea1      	ldrsh	r1, [r4, r2]
    510a:	1c33      	adds	r3, r6, #0
    510c:	1c3a      	adds	r2, r7, #0
    510e:	f000 f827 	bl	5160 <_write_r>
    5112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5114:	ffffefff 	.word	0xffffefff

00005118 <__sseek>:
    5118:	b538      	push	{r3, r4, r5, lr}
    511a:	1c0c      	adds	r4, r1, #0
    511c:	250e      	movs	r5, #14
    511e:	5f49      	ldrsh	r1, [r1, r5]
    5120:	f000 f868 	bl	51f4 <_lseek_r>
    5124:	89a3      	ldrh	r3, [r4, #12]
    5126:	1c42      	adds	r2, r0, #1
    5128:	d103      	bne.n	5132 <__sseek+0x1a>
    512a:	4a05      	ldr	r2, [pc, #20]	; (5140 <__sseek+0x28>)
    512c:	4013      	ands	r3, r2
    512e:	81a3      	strh	r3, [r4, #12]
    5130:	e004      	b.n	513c <__sseek+0x24>
    5132:	2280      	movs	r2, #128	; 0x80
    5134:	0152      	lsls	r2, r2, #5
    5136:	4313      	orrs	r3, r2
    5138:	81a3      	strh	r3, [r4, #12]
    513a:	6560      	str	r0, [r4, #84]	; 0x54
    513c:	bd38      	pop	{r3, r4, r5, pc}
    513e:	46c0      	nop			; (mov r8, r8)
    5140:	ffffefff 	.word	0xffffefff

00005144 <__sclose>:
    5144:	b508      	push	{r3, lr}
    5146:	230e      	movs	r3, #14
    5148:	5ec9      	ldrsh	r1, [r1, r3]
    514a:	f000 f81d 	bl	5188 <_close_r>
    514e:	bd08      	pop	{r3, pc}

00005150 <strlen>:
    5150:	2300      	movs	r3, #0
    5152:	5cc2      	ldrb	r2, [r0, r3]
    5154:	3301      	adds	r3, #1
    5156:	2a00      	cmp	r2, #0
    5158:	d1fb      	bne.n	5152 <strlen+0x2>
    515a:	1e58      	subs	r0, r3, #1
    515c:	4770      	bx	lr
	...

00005160 <_write_r>:
    5160:	b538      	push	{r3, r4, r5, lr}
    5162:	4c08      	ldr	r4, [pc, #32]	; (5184 <_write_r+0x24>)
    5164:	1c05      	adds	r5, r0, #0
    5166:	2000      	movs	r0, #0
    5168:	6020      	str	r0, [r4, #0]
    516a:	1c08      	adds	r0, r1, #0
    516c:	1c11      	adds	r1, r2, #0
    516e:	1c1a      	adds	r2, r3, #0
    5170:	f7fd f800 	bl	2174 <_write>
    5174:	1c43      	adds	r3, r0, #1
    5176:	d103      	bne.n	5180 <_write_r+0x20>
    5178:	6823      	ldr	r3, [r4, #0]
    517a:	2b00      	cmp	r3, #0
    517c:	d000      	beq.n	5180 <_write_r+0x20>
    517e:	602b      	str	r3, [r5, #0]
    5180:	bd38      	pop	{r3, r4, r5, pc}
    5182:	46c0      	nop			; (mov r8, r8)
    5184:	20000208 	.word	0x20000208

00005188 <_close_r>:
    5188:	b538      	push	{r3, r4, r5, lr}
    518a:	4c07      	ldr	r4, [pc, #28]	; (51a8 <_close_r+0x20>)
    518c:	2300      	movs	r3, #0
    518e:	1c05      	adds	r5, r0, #0
    5190:	1c08      	adds	r0, r1, #0
    5192:	6023      	str	r3, [r4, #0]
    5194:	f7fd f82a 	bl	21ec <_close>
    5198:	1c43      	adds	r3, r0, #1
    519a:	d103      	bne.n	51a4 <_close_r+0x1c>
    519c:	6823      	ldr	r3, [r4, #0]
    519e:	2b00      	cmp	r3, #0
    51a0:	d000      	beq.n	51a4 <_close_r+0x1c>
    51a2:	602b      	str	r3, [r5, #0]
    51a4:	bd38      	pop	{r3, r4, r5, pc}
    51a6:	46c0      	nop			; (mov r8, r8)
    51a8:	20000208 	.word	0x20000208

000051ac <_fstat_r>:
    51ac:	b538      	push	{r3, r4, r5, lr}
    51ae:	4c07      	ldr	r4, [pc, #28]	; (51cc <_fstat_r+0x20>)
    51b0:	2300      	movs	r3, #0
    51b2:	1c05      	adds	r5, r0, #0
    51b4:	1c08      	adds	r0, r1, #0
    51b6:	1c11      	adds	r1, r2, #0
    51b8:	6023      	str	r3, [r4, #0]
    51ba:	f7fd f81b 	bl	21f4 <_fstat>
    51be:	1c43      	adds	r3, r0, #1
    51c0:	d103      	bne.n	51ca <_fstat_r+0x1e>
    51c2:	6823      	ldr	r3, [r4, #0]
    51c4:	2b00      	cmp	r3, #0
    51c6:	d000      	beq.n	51ca <_fstat_r+0x1e>
    51c8:	602b      	str	r3, [r5, #0]
    51ca:	bd38      	pop	{r3, r4, r5, pc}
    51cc:	20000208 	.word	0x20000208

000051d0 <_isatty_r>:
    51d0:	b538      	push	{r3, r4, r5, lr}
    51d2:	4c07      	ldr	r4, [pc, #28]	; (51f0 <_isatty_r+0x20>)
    51d4:	2300      	movs	r3, #0
    51d6:	1c05      	adds	r5, r0, #0
    51d8:	1c08      	adds	r0, r1, #0
    51da:	6023      	str	r3, [r4, #0]
    51dc:	f7fd f810 	bl	2200 <_isatty>
    51e0:	1c43      	adds	r3, r0, #1
    51e2:	d103      	bne.n	51ec <_isatty_r+0x1c>
    51e4:	6823      	ldr	r3, [r4, #0]
    51e6:	2b00      	cmp	r3, #0
    51e8:	d000      	beq.n	51ec <_isatty_r+0x1c>
    51ea:	602b      	str	r3, [r5, #0]
    51ec:	bd38      	pop	{r3, r4, r5, pc}
    51ee:	46c0      	nop			; (mov r8, r8)
    51f0:	20000208 	.word	0x20000208

000051f4 <_lseek_r>:
    51f4:	b538      	push	{r3, r4, r5, lr}
    51f6:	4c08      	ldr	r4, [pc, #32]	; (5218 <_lseek_r+0x24>)
    51f8:	1c05      	adds	r5, r0, #0
    51fa:	2000      	movs	r0, #0
    51fc:	6020      	str	r0, [r4, #0]
    51fe:	1c08      	adds	r0, r1, #0
    5200:	1c11      	adds	r1, r2, #0
    5202:	1c1a      	adds	r2, r3, #0
    5204:	f7fc fffe 	bl	2204 <_lseek>
    5208:	1c43      	adds	r3, r0, #1
    520a:	d103      	bne.n	5214 <_lseek_r+0x20>
    520c:	6823      	ldr	r3, [r4, #0]
    520e:	2b00      	cmp	r3, #0
    5210:	d000      	beq.n	5214 <_lseek_r+0x20>
    5212:	602b      	str	r3, [r5, #0]
    5214:	bd38      	pop	{r3, r4, r5, pc}
    5216:	46c0      	nop			; (mov r8, r8)
    5218:	20000208 	.word	0x20000208

0000521c <_read_r>:
    521c:	b538      	push	{r3, r4, r5, lr}
    521e:	4c08      	ldr	r4, [pc, #32]	; (5240 <_read_r+0x24>)
    5220:	1c05      	adds	r5, r0, #0
    5222:	2000      	movs	r0, #0
    5224:	6020      	str	r0, [r4, #0]
    5226:	1c08      	adds	r0, r1, #0
    5228:	1c11      	adds	r1, r2, #0
    522a:	1c1a      	adds	r2, r3, #0
    522c:	f7fc ff80 	bl	2130 <_read>
    5230:	1c43      	adds	r3, r0, #1
    5232:	d103      	bne.n	523c <_read_r+0x20>
    5234:	6823      	ldr	r3, [r4, #0]
    5236:	2b00      	cmp	r3, #0
    5238:	d000      	beq.n	523c <_read_r+0x20>
    523a:	602b      	str	r3, [r5, #0]
    523c:	bd38      	pop	{r3, r4, r5, pc}
    523e:	46c0      	nop			; (mov r8, r8)
    5240:	20000208 	.word	0x20000208

00005244 <__gnu_thumb1_case_uqi>:
    5244:	b402      	push	{r1}
    5246:	4671      	mov	r1, lr
    5248:	0849      	lsrs	r1, r1, #1
    524a:	0049      	lsls	r1, r1, #1
    524c:	5c09      	ldrb	r1, [r1, r0]
    524e:	0049      	lsls	r1, r1, #1
    5250:	448e      	add	lr, r1
    5252:	bc02      	pop	{r1}
    5254:	4770      	bx	lr
    5256:	46c0      	nop			; (mov r8, r8)

00005258 <__aeabi_uidiv>:
    5258:	2900      	cmp	r1, #0
    525a:	d034      	beq.n	52c6 <.udivsi3_skip_div0_test+0x6a>

0000525c <.udivsi3_skip_div0_test>:
    525c:	2301      	movs	r3, #1
    525e:	2200      	movs	r2, #0
    5260:	b410      	push	{r4}
    5262:	4288      	cmp	r0, r1
    5264:	d32c      	bcc.n	52c0 <.udivsi3_skip_div0_test+0x64>
    5266:	2401      	movs	r4, #1
    5268:	0724      	lsls	r4, r4, #28
    526a:	42a1      	cmp	r1, r4
    526c:	d204      	bcs.n	5278 <.udivsi3_skip_div0_test+0x1c>
    526e:	4281      	cmp	r1, r0
    5270:	d202      	bcs.n	5278 <.udivsi3_skip_div0_test+0x1c>
    5272:	0109      	lsls	r1, r1, #4
    5274:	011b      	lsls	r3, r3, #4
    5276:	e7f8      	b.n	526a <.udivsi3_skip_div0_test+0xe>
    5278:	00e4      	lsls	r4, r4, #3
    527a:	42a1      	cmp	r1, r4
    527c:	d204      	bcs.n	5288 <.udivsi3_skip_div0_test+0x2c>
    527e:	4281      	cmp	r1, r0
    5280:	d202      	bcs.n	5288 <.udivsi3_skip_div0_test+0x2c>
    5282:	0049      	lsls	r1, r1, #1
    5284:	005b      	lsls	r3, r3, #1
    5286:	e7f8      	b.n	527a <.udivsi3_skip_div0_test+0x1e>
    5288:	4288      	cmp	r0, r1
    528a:	d301      	bcc.n	5290 <.udivsi3_skip_div0_test+0x34>
    528c:	1a40      	subs	r0, r0, r1
    528e:	431a      	orrs	r2, r3
    5290:	084c      	lsrs	r4, r1, #1
    5292:	42a0      	cmp	r0, r4
    5294:	d302      	bcc.n	529c <.udivsi3_skip_div0_test+0x40>
    5296:	1b00      	subs	r0, r0, r4
    5298:	085c      	lsrs	r4, r3, #1
    529a:	4322      	orrs	r2, r4
    529c:	088c      	lsrs	r4, r1, #2
    529e:	42a0      	cmp	r0, r4
    52a0:	d302      	bcc.n	52a8 <.udivsi3_skip_div0_test+0x4c>
    52a2:	1b00      	subs	r0, r0, r4
    52a4:	089c      	lsrs	r4, r3, #2
    52a6:	4322      	orrs	r2, r4
    52a8:	08cc      	lsrs	r4, r1, #3
    52aa:	42a0      	cmp	r0, r4
    52ac:	d302      	bcc.n	52b4 <.udivsi3_skip_div0_test+0x58>
    52ae:	1b00      	subs	r0, r0, r4
    52b0:	08dc      	lsrs	r4, r3, #3
    52b2:	4322      	orrs	r2, r4
    52b4:	2800      	cmp	r0, #0
    52b6:	d003      	beq.n	52c0 <.udivsi3_skip_div0_test+0x64>
    52b8:	091b      	lsrs	r3, r3, #4
    52ba:	d001      	beq.n	52c0 <.udivsi3_skip_div0_test+0x64>
    52bc:	0909      	lsrs	r1, r1, #4
    52be:	e7e3      	b.n	5288 <.udivsi3_skip_div0_test+0x2c>
    52c0:	1c10      	adds	r0, r2, #0
    52c2:	bc10      	pop	{r4}
    52c4:	4770      	bx	lr
    52c6:	2800      	cmp	r0, #0
    52c8:	d001      	beq.n	52ce <.udivsi3_skip_div0_test+0x72>
    52ca:	2000      	movs	r0, #0
    52cc:	43c0      	mvns	r0, r0
    52ce:	b407      	push	{r0, r1, r2}
    52d0:	4802      	ldr	r0, [pc, #8]	; (52dc <.udivsi3_skip_div0_test+0x80>)
    52d2:	a102      	add	r1, pc, #8	; (adr r1, 52dc <.udivsi3_skip_div0_test+0x80>)
    52d4:	1840      	adds	r0, r0, r1
    52d6:	9002      	str	r0, [sp, #8]
    52d8:	bd03      	pop	{r0, r1, pc}
    52da:	46c0      	nop			; (mov r8, r8)
    52dc:	000000d9 	.word	0x000000d9

000052e0 <__aeabi_uidivmod>:
    52e0:	2900      	cmp	r1, #0
    52e2:	d0f0      	beq.n	52c6 <.udivsi3_skip_div0_test+0x6a>
    52e4:	b503      	push	{r0, r1, lr}
    52e6:	f7ff ffb9 	bl	525c <.udivsi3_skip_div0_test>
    52ea:	bc0e      	pop	{r1, r2, r3}
    52ec:	4342      	muls	r2, r0
    52ee:	1a89      	subs	r1, r1, r2
    52f0:	4718      	bx	r3
    52f2:	46c0      	nop			; (mov r8, r8)

000052f4 <__aeabi_idiv>:
    52f4:	2900      	cmp	r1, #0
    52f6:	d041      	beq.n	537c <.divsi3_skip_div0_test+0x84>

000052f8 <.divsi3_skip_div0_test>:
    52f8:	b410      	push	{r4}
    52fa:	1c04      	adds	r4, r0, #0
    52fc:	404c      	eors	r4, r1
    52fe:	46a4      	mov	ip, r4
    5300:	2301      	movs	r3, #1
    5302:	2200      	movs	r2, #0
    5304:	2900      	cmp	r1, #0
    5306:	d500      	bpl.n	530a <.divsi3_skip_div0_test+0x12>
    5308:	4249      	negs	r1, r1
    530a:	2800      	cmp	r0, #0
    530c:	d500      	bpl.n	5310 <.divsi3_skip_div0_test+0x18>
    530e:	4240      	negs	r0, r0
    5310:	4288      	cmp	r0, r1
    5312:	d32c      	bcc.n	536e <.divsi3_skip_div0_test+0x76>
    5314:	2401      	movs	r4, #1
    5316:	0724      	lsls	r4, r4, #28
    5318:	42a1      	cmp	r1, r4
    531a:	d204      	bcs.n	5326 <.divsi3_skip_div0_test+0x2e>
    531c:	4281      	cmp	r1, r0
    531e:	d202      	bcs.n	5326 <.divsi3_skip_div0_test+0x2e>
    5320:	0109      	lsls	r1, r1, #4
    5322:	011b      	lsls	r3, r3, #4
    5324:	e7f8      	b.n	5318 <.divsi3_skip_div0_test+0x20>
    5326:	00e4      	lsls	r4, r4, #3
    5328:	42a1      	cmp	r1, r4
    532a:	d204      	bcs.n	5336 <.divsi3_skip_div0_test+0x3e>
    532c:	4281      	cmp	r1, r0
    532e:	d202      	bcs.n	5336 <.divsi3_skip_div0_test+0x3e>
    5330:	0049      	lsls	r1, r1, #1
    5332:	005b      	lsls	r3, r3, #1
    5334:	e7f8      	b.n	5328 <.divsi3_skip_div0_test+0x30>
    5336:	4288      	cmp	r0, r1
    5338:	d301      	bcc.n	533e <.divsi3_skip_div0_test+0x46>
    533a:	1a40      	subs	r0, r0, r1
    533c:	431a      	orrs	r2, r3
    533e:	084c      	lsrs	r4, r1, #1
    5340:	42a0      	cmp	r0, r4
    5342:	d302      	bcc.n	534a <.divsi3_skip_div0_test+0x52>
    5344:	1b00      	subs	r0, r0, r4
    5346:	085c      	lsrs	r4, r3, #1
    5348:	4322      	orrs	r2, r4
    534a:	088c      	lsrs	r4, r1, #2
    534c:	42a0      	cmp	r0, r4
    534e:	d302      	bcc.n	5356 <.divsi3_skip_div0_test+0x5e>
    5350:	1b00      	subs	r0, r0, r4
    5352:	089c      	lsrs	r4, r3, #2
    5354:	4322      	orrs	r2, r4
    5356:	08cc      	lsrs	r4, r1, #3
    5358:	42a0      	cmp	r0, r4
    535a:	d302      	bcc.n	5362 <.divsi3_skip_div0_test+0x6a>
    535c:	1b00      	subs	r0, r0, r4
    535e:	08dc      	lsrs	r4, r3, #3
    5360:	4322      	orrs	r2, r4
    5362:	2800      	cmp	r0, #0
    5364:	d003      	beq.n	536e <.divsi3_skip_div0_test+0x76>
    5366:	091b      	lsrs	r3, r3, #4
    5368:	d001      	beq.n	536e <.divsi3_skip_div0_test+0x76>
    536a:	0909      	lsrs	r1, r1, #4
    536c:	e7e3      	b.n	5336 <.divsi3_skip_div0_test+0x3e>
    536e:	1c10      	adds	r0, r2, #0
    5370:	4664      	mov	r4, ip
    5372:	2c00      	cmp	r4, #0
    5374:	d500      	bpl.n	5378 <.divsi3_skip_div0_test+0x80>
    5376:	4240      	negs	r0, r0
    5378:	bc10      	pop	{r4}
    537a:	4770      	bx	lr
    537c:	2800      	cmp	r0, #0
    537e:	d006      	beq.n	538e <.divsi3_skip_div0_test+0x96>
    5380:	db03      	blt.n	538a <.divsi3_skip_div0_test+0x92>
    5382:	2000      	movs	r0, #0
    5384:	43c0      	mvns	r0, r0
    5386:	0840      	lsrs	r0, r0, #1
    5388:	e001      	b.n	538e <.divsi3_skip_div0_test+0x96>
    538a:	2080      	movs	r0, #128	; 0x80
    538c:	0600      	lsls	r0, r0, #24
    538e:	b407      	push	{r0, r1, r2}
    5390:	4802      	ldr	r0, [pc, #8]	; (539c <.divsi3_skip_div0_test+0xa4>)
    5392:	a102      	add	r1, pc, #8	; (adr r1, 539c <.divsi3_skip_div0_test+0xa4>)
    5394:	1840      	adds	r0, r0, r1
    5396:	9002      	str	r0, [sp, #8]
    5398:	bd03      	pop	{r0, r1, pc}
    539a:	46c0      	nop			; (mov r8, r8)
    539c:	00000019 	.word	0x00000019

000053a0 <__aeabi_idivmod>:
    53a0:	2900      	cmp	r1, #0
    53a2:	d0eb      	beq.n	537c <.divsi3_skip_div0_test+0x84>
    53a4:	b503      	push	{r0, r1, lr}
    53a6:	f7ff ffa7 	bl	52f8 <.divsi3_skip_div0_test>
    53aa:	bc0e      	pop	{r1, r2, r3}
    53ac:	4342      	muls	r2, r0
    53ae:	1a89      	subs	r1, r1, r2
    53b0:	4718      	bx	r3
    53b2:	46c0      	nop			; (mov r8, r8)

000053b4 <__aeabi_idiv0>:
    53b4:	4770      	bx	lr
    53b6:	46c0      	nop			; (mov r8, r8)

000053b8 <__aeabi_cdrcmple>:
    53b8:	4684      	mov	ip, r0
    53ba:	1c10      	adds	r0, r2, #0
    53bc:	4662      	mov	r2, ip
    53be:	468c      	mov	ip, r1
    53c0:	1c19      	adds	r1, r3, #0
    53c2:	4663      	mov	r3, ip
    53c4:	e000      	b.n	53c8 <__aeabi_cdcmpeq>
    53c6:	46c0      	nop			; (mov r8, r8)

000053c8 <__aeabi_cdcmpeq>:
    53c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    53ca:	f001 fd79 	bl	6ec0 <__ledf2>
    53ce:	2800      	cmp	r0, #0
    53d0:	d401      	bmi.n	53d6 <__aeabi_cdcmpeq+0xe>
    53d2:	2100      	movs	r1, #0
    53d4:	42c8      	cmn	r0, r1
    53d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000053d8 <__aeabi_dcmpeq>:
    53d8:	b510      	push	{r4, lr}
    53da:	f001 fca9 	bl	6d30 <__eqdf2>
    53de:	4240      	negs	r0, r0
    53e0:	3001      	adds	r0, #1
    53e2:	bd10      	pop	{r4, pc}

000053e4 <__aeabi_dcmplt>:
    53e4:	b510      	push	{r4, lr}
    53e6:	f001 fd6b 	bl	6ec0 <__ledf2>
    53ea:	2800      	cmp	r0, #0
    53ec:	db01      	blt.n	53f2 <__aeabi_dcmplt+0xe>
    53ee:	2000      	movs	r0, #0
    53f0:	bd10      	pop	{r4, pc}
    53f2:	2001      	movs	r0, #1
    53f4:	bd10      	pop	{r4, pc}
    53f6:	46c0      	nop			; (mov r8, r8)

000053f8 <__aeabi_dcmple>:
    53f8:	b510      	push	{r4, lr}
    53fa:	f001 fd61 	bl	6ec0 <__ledf2>
    53fe:	2800      	cmp	r0, #0
    5400:	dd01      	ble.n	5406 <__aeabi_dcmple+0xe>
    5402:	2000      	movs	r0, #0
    5404:	bd10      	pop	{r4, pc}
    5406:	2001      	movs	r0, #1
    5408:	bd10      	pop	{r4, pc}
    540a:	46c0      	nop			; (mov r8, r8)

0000540c <__aeabi_dcmpgt>:
    540c:	b510      	push	{r4, lr}
    540e:	f001 fcd9 	bl	6dc4 <__gedf2>
    5412:	2800      	cmp	r0, #0
    5414:	dc01      	bgt.n	541a <__aeabi_dcmpgt+0xe>
    5416:	2000      	movs	r0, #0
    5418:	bd10      	pop	{r4, pc}
    541a:	2001      	movs	r0, #1
    541c:	bd10      	pop	{r4, pc}
    541e:	46c0      	nop			; (mov r8, r8)

00005420 <__aeabi_dcmpge>:
    5420:	b510      	push	{r4, lr}
    5422:	f001 fccf 	bl	6dc4 <__gedf2>
    5426:	2800      	cmp	r0, #0
    5428:	da01      	bge.n	542e <__aeabi_dcmpge+0xe>
    542a:	2000      	movs	r0, #0
    542c:	bd10      	pop	{r4, pc}
    542e:	2001      	movs	r0, #1
    5430:	bd10      	pop	{r4, pc}
    5432:	46c0      	nop			; (mov r8, r8)

00005434 <__aeabi_lmul>:
    5434:	469c      	mov	ip, r3
    5436:	0403      	lsls	r3, r0, #16
    5438:	b5f0      	push	{r4, r5, r6, r7, lr}
    543a:	0c1b      	lsrs	r3, r3, #16
    543c:	0417      	lsls	r7, r2, #16
    543e:	0c3f      	lsrs	r7, r7, #16
    5440:	0c15      	lsrs	r5, r2, #16
    5442:	1c1e      	adds	r6, r3, #0
    5444:	1c04      	adds	r4, r0, #0
    5446:	0c00      	lsrs	r0, r0, #16
    5448:	437e      	muls	r6, r7
    544a:	436b      	muls	r3, r5
    544c:	4347      	muls	r7, r0
    544e:	4345      	muls	r5, r0
    5450:	18fb      	adds	r3, r7, r3
    5452:	0c30      	lsrs	r0, r6, #16
    5454:	1818      	adds	r0, r3, r0
    5456:	4287      	cmp	r7, r0
    5458:	d902      	bls.n	5460 <__aeabi_lmul+0x2c>
    545a:	2380      	movs	r3, #128	; 0x80
    545c:	025b      	lsls	r3, r3, #9
    545e:	18ed      	adds	r5, r5, r3
    5460:	0c03      	lsrs	r3, r0, #16
    5462:	18ed      	adds	r5, r5, r3
    5464:	4663      	mov	r3, ip
    5466:	435c      	muls	r4, r3
    5468:	434a      	muls	r2, r1
    546a:	0436      	lsls	r6, r6, #16
    546c:	0c36      	lsrs	r6, r6, #16
    546e:	18a1      	adds	r1, r4, r2
    5470:	0400      	lsls	r0, r0, #16
    5472:	1980      	adds	r0, r0, r6
    5474:	1949      	adds	r1, r1, r5
    5476:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005478 <__aeabi_f2uiz>:
    5478:	219e      	movs	r1, #158	; 0x9e
    547a:	b510      	push	{r4, lr}
    547c:	05c9      	lsls	r1, r1, #23
    547e:	1c04      	adds	r4, r0, #0
    5480:	f002 fd14 	bl	7eac <__aeabi_fcmpge>
    5484:	2800      	cmp	r0, #0
    5486:	d103      	bne.n	5490 <__aeabi_f2uiz+0x18>
    5488:	1c20      	adds	r0, r4, #0
    548a:	f000 fd3f 	bl	5f0c <__aeabi_f2iz>
    548e:	bd10      	pop	{r4, pc}
    5490:	219e      	movs	r1, #158	; 0x9e
    5492:	05c9      	lsls	r1, r1, #23
    5494:	1c20      	adds	r0, r4, #0
    5496:	f000 fbc3 	bl	5c20 <__aeabi_fsub>
    549a:	f000 fd37 	bl	5f0c <__aeabi_f2iz>
    549e:	2380      	movs	r3, #128	; 0x80
    54a0:	061b      	lsls	r3, r3, #24
    54a2:	18c0      	adds	r0, r0, r3
    54a4:	e7f3      	b.n	548e <__aeabi_f2uiz+0x16>
    54a6:	46c0      	nop			; (mov r8, r8)

000054a8 <__aeabi_fadd>:
    54a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54aa:	0243      	lsls	r3, r0, #9
    54ac:	0044      	lsls	r4, r0, #1
    54ae:	0fc5      	lsrs	r5, r0, #31
    54b0:	024e      	lsls	r6, r1, #9
    54b2:	0048      	lsls	r0, r1, #1
    54b4:	0e24      	lsrs	r4, r4, #24
    54b6:	1c2a      	adds	r2, r5, #0
    54b8:	099b      	lsrs	r3, r3, #6
    54ba:	0e00      	lsrs	r0, r0, #24
    54bc:	0fc9      	lsrs	r1, r1, #31
    54be:	09b6      	lsrs	r6, r6, #6
    54c0:	428d      	cmp	r5, r1
    54c2:	d05b      	beq.n	557c <__aeabi_fadd+0xd4>
    54c4:	1a22      	subs	r2, r4, r0
    54c6:	2a00      	cmp	r2, #0
    54c8:	dc00      	bgt.n	54cc <__aeabi_fadd+0x24>
    54ca:	e089      	b.n	55e0 <__aeabi_fadd+0x138>
    54cc:	2800      	cmp	r0, #0
    54ce:	d11d      	bne.n	550c <__aeabi_fadd+0x64>
    54d0:	2e00      	cmp	r6, #0
    54d2:	d000      	beq.n	54d6 <__aeabi_fadd+0x2e>
    54d4:	e075      	b.n	55c2 <__aeabi_fadd+0x11a>
    54d6:	0758      	lsls	r0, r3, #29
    54d8:	d004      	beq.n	54e4 <__aeabi_fadd+0x3c>
    54da:	220f      	movs	r2, #15
    54dc:	401a      	ands	r2, r3
    54de:	2a04      	cmp	r2, #4
    54e0:	d000      	beq.n	54e4 <__aeabi_fadd+0x3c>
    54e2:	3304      	adds	r3, #4
    54e4:	2180      	movs	r1, #128	; 0x80
    54e6:	04c9      	lsls	r1, r1, #19
    54e8:	4019      	ands	r1, r3
    54ea:	1c2a      	adds	r2, r5, #0
    54ec:	2900      	cmp	r1, #0
    54ee:	d03a      	beq.n	5566 <__aeabi_fadd+0xbe>
    54f0:	3401      	adds	r4, #1
    54f2:	2cff      	cmp	r4, #255	; 0xff
    54f4:	d100      	bne.n	54f8 <__aeabi_fadd+0x50>
    54f6:	e07f      	b.n	55f8 <__aeabi_fadd+0x150>
    54f8:	019b      	lsls	r3, r3, #6
    54fa:	0a5b      	lsrs	r3, r3, #9
    54fc:	025b      	lsls	r3, r3, #9
    54fe:	b2e4      	uxtb	r4, r4
    5500:	05e4      	lsls	r4, r4, #23
    5502:	0a58      	lsrs	r0, r3, #9
    5504:	07d2      	lsls	r2, r2, #31
    5506:	4320      	orrs	r0, r4
    5508:	4310      	orrs	r0, r2
    550a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    550c:	2cff      	cmp	r4, #255	; 0xff
    550e:	d0e2      	beq.n	54d6 <__aeabi_fadd+0x2e>
    5510:	2180      	movs	r1, #128	; 0x80
    5512:	04c9      	lsls	r1, r1, #19
    5514:	430e      	orrs	r6, r1
    5516:	2a1b      	cmp	r2, #27
    5518:	dd00      	ble.n	551c <__aeabi_fadd+0x74>
    551a:	e12d      	b.n	5778 <__aeabi_fadd+0x2d0>
    551c:	1c31      	adds	r1, r6, #0
    551e:	2020      	movs	r0, #32
    5520:	40d1      	lsrs	r1, r2
    5522:	1a82      	subs	r2, r0, r2
    5524:	4096      	lsls	r6, r2
    5526:	1e72      	subs	r2, r6, #1
    5528:	4196      	sbcs	r6, r2
    552a:	430e      	orrs	r6, r1
    552c:	1b9b      	subs	r3, r3, r6
    552e:	0158      	lsls	r0, r3, #5
    5530:	d5d1      	bpl.n	54d6 <__aeabi_fadd+0x2e>
    5532:	019b      	lsls	r3, r3, #6
    5534:	099f      	lsrs	r7, r3, #6
    5536:	1c38      	adds	r0, r7, #0
    5538:	f002 fcc2 	bl	7ec0 <__clzsi2>
    553c:	1f42      	subs	r2, r0, #5
    553e:	4097      	lsls	r7, r2
    5540:	4294      	cmp	r4, r2
    5542:	dc5b      	bgt.n	55fc <__aeabi_fadd+0x154>
    5544:	1b14      	subs	r4, r2, r4
    5546:	231f      	movs	r3, #31
    5548:	1b1b      	subs	r3, r3, r4
    554a:	1c3a      	adds	r2, r7, #0
    554c:	409f      	lsls	r7, r3
    554e:	1c61      	adds	r1, r4, #1
    5550:	1c3b      	adds	r3, r7, #0
    5552:	40ca      	lsrs	r2, r1
    5554:	1e5f      	subs	r7, r3, #1
    5556:	41bb      	sbcs	r3, r7
    5558:	4313      	orrs	r3, r2
    555a:	2400      	movs	r4, #0
    555c:	e7bb      	b.n	54d6 <__aeabi_fadd+0x2e>
    555e:	1e13      	subs	r3, r2, #0
    5560:	d1b9      	bne.n	54d6 <__aeabi_fadd+0x2e>
    5562:	2300      	movs	r3, #0
    5564:	2200      	movs	r2, #0
    5566:	08db      	lsrs	r3, r3, #3
    5568:	2cff      	cmp	r4, #255	; 0xff
    556a:	d104      	bne.n	5576 <__aeabi_fadd+0xce>
    556c:	2b00      	cmp	r3, #0
    556e:	d043      	beq.n	55f8 <__aeabi_fadd+0x150>
    5570:	2080      	movs	r0, #128	; 0x80
    5572:	03c0      	lsls	r0, r0, #15
    5574:	4303      	orrs	r3, r0
    5576:	025b      	lsls	r3, r3, #9
    5578:	0a5b      	lsrs	r3, r3, #9
    557a:	e7bf      	b.n	54fc <__aeabi_fadd+0x54>
    557c:	1a21      	subs	r1, r4, r0
    557e:	2900      	cmp	r1, #0
    5580:	dd40      	ble.n	5604 <__aeabi_fadd+0x15c>
    5582:	2800      	cmp	r0, #0
    5584:	d023      	beq.n	55ce <__aeabi_fadd+0x126>
    5586:	2cff      	cmp	r4, #255	; 0xff
    5588:	d0a5      	beq.n	54d6 <__aeabi_fadd+0x2e>
    558a:	2080      	movs	r0, #128	; 0x80
    558c:	04c0      	lsls	r0, r0, #19
    558e:	4306      	orrs	r6, r0
    5590:	291b      	cmp	r1, #27
    5592:	dd00      	ble.n	5596 <__aeabi_fadd+0xee>
    5594:	e0ee      	b.n	5774 <__aeabi_fadd+0x2cc>
    5596:	1c30      	adds	r0, r6, #0
    5598:	2720      	movs	r7, #32
    559a:	40c8      	lsrs	r0, r1
    559c:	1a79      	subs	r1, r7, r1
    559e:	408e      	lsls	r6, r1
    55a0:	1e71      	subs	r1, r6, #1
    55a2:	418e      	sbcs	r6, r1
    55a4:	4306      	orrs	r6, r0
    55a6:	199b      	adds	r3, r3, r6
    55a8:	0159      	lsls	r1, r3, #5
    55aa:	d400      	bmi.n	55ae <__aeabi_fadd+0x106>
    55ac:	e793      	b.n	54d6 <__aeabi_fadd+0x2e>
    55ae:	3401      	adds	r4, #1
    55b0:	2cff      	cmp	r4, #255	; 0xff
    55b2:	d055      	beq.n	5660 <__aeabi_fadd+0x1b8>
    55b4:	4971      	ldr	r1, [pc, #452]	; (577c <__aeabi_fadd+0x2d4>)
    55b6:	2201      	movs	r2, #1
    55b8:	401a      	ands	r2, r3
    55ba:	400b      	ands	r3, r1
    55bc:	085b      	lsrs	r3, r3, #1
    55be:	4313      	orrs	r3, r2
    55c0:	e789      	b.n	54d6 <__aeabi_fadd+0x2e>
    55c2:	3a01      	subs	r2, #1
    55c4:	2a00      	cmp	r2, #0
    55c6:	d0b1      	beq.n	552c <__aeabi_fadd+0x84>
    55c8:	2cff      	cmp	r4, #255	; 0xff
    55ca:	d1a4      	bne.n	5516 <__aeabi_fadd+0x6e>
    55cc:	e783      	b.n	54d6 <__aeabi_fadd+0x2e>
    55ce:	2e00      	cmp	r6, #0
    55d0:	d100      	bne.n	55d4 <__aeabi_fadd+0x12c>
    55d2:	e780      	b.n	54d6 <__aeabi_fadd+0x2e>
    55d4:	3901      	subs	r1, #1
    55d6:	2900      	cmp	r1, #0
    55d8:	d0e5      	beq.n	55a6 <__aeabi_fadd+0xfe>
    55da:	2cff      	cmp	r4, #255	; 0xff
    55dc:	d1d8      	bne.n	5590 <__aeabi_fadd+0xe8>
    55de:	e77a      	b.n	54d6 <__aeabi_fadd+0x2e>
    55e0:	2a00      	cmp	r2, #0
    55e2:	d11b      	bne.n	561c <__aeabi_fadd+0x174>
    55e4:	1c62      	adds	r2, r4, #1
    55e6:	b2d2      	uxtb	r2, r2
    55e8:	2a01      	cmp	r2, #1
    55ea:	dd4b      	ble.n	5684 <__aeabi_fadd+0x1dc>
    55ec:	1b9f      	subs	r7, r3, r6
    55ee:	017a      	lsls	r2, r7, #5
    55f0:	d523      	bpl.n	563a <__aeabi_fadd+0x192>
    55f2:	1af7      	subs	r7, r6, r3
    55f4:	1c0d      	adds	r5, r1, #0
    55f6:	e79e      	b.n	5536 <__aeabi_fadd+0x8e>
    55f8:	2300      	movs	r3, #0
    55fa:	e77f      	b.n	54fc <__aeabi_fadd+0x54>
    55fc:	4b5f      	ldr	r3, [pc, #380]	; (577c <__aeabi_fadd+0x2d4>)
    55fe:	1aa4      	subs	r4, r4, r2
    5600:	403b      	ands	r3, r7
    5602:	e768      	b.n	54d6 <__aeabi_fadd+0x2e>
    5604:	2900      	cmp	r1, #0
    5606:	d146      	bne.n	5696 <__aeabi_fadd+0x1ee>
    5608:	1c61      	adds	r1, r4, #1
    560a:	b2c8      	uxtb	r0, r1
    560c:	2801      	cmp	r0, #1
    560e:	dd29      	ble.n	5664 <__aeabi_fadd+0x1bc>
    5610:	29ff      	cmp	r1, #255	; 0xff
    5612:	d024      	beq.n	565e <__aeabi_fadd+0x1b6>
    5614:	18f3      	adds	r3, r6, r3
    5616:	085b      	lsrs	r3, r3, #1
    5618:	1c0c      	adds	r4, r1, #0
    561a:	e75c      	b.n	54d6 <__aeabi_fadd+0x2e>
    561c:	2c00      	cmp	r4, #0
    561e:	d013      	beq.n	5648 <__aeabi_fadd+0x1a0>
    5620:	28ff      	cmp	r0, #255	; 0xff
    5622:	d018      	beq.n	5656 <__aeabi_fadd+0x1ae>
    5624:	2480      	movs	r4, #128	; 0x80
    5626:	04e4      	lsls	r4, r4, #19
    5628:	4252      	negs	r2, r2
    562a:	4323      	orrs	r3, r4
    562c:	2a1b      	cmp	r2, #27
    562e:	dd4d      	ble.n	56cc <__aeabi_fadd+0x224>
    5630:	2301      	movs	r3, #1
    5632:	1af3      	subs	r3, r6, r3
    5634:	1c04      	adds	r4, r0, #0
    5636:	1c0d      	adds	r5, r1, #0
    5638:	e779      	b.n	552e <__aeabi_fadd+0x86>
    563a:	2f00      	cmp	r7, #0
    563c:	d000      	beq.n	5640 <__aeabi_fadd+0x198>
    563e:	e77a      	b.n	5536 <__aeabi_fadd+0x8e>
    5640:	2300      	movs	r3, #0
    5642:	2200      	movs	r2, #0
    5644:	2400      	movs	r4, #0
    5646:	e78e      	b.n	5566 <__aeabi_fadd+0xbe>
    5648:	2b00      	cmp	r3, #0
    564a:	d03b      	beq.n	56c4 <__aeabi_fadd+0x21c>
    564c:	43d2      	mvns	r2, r2
    564e:	2a00      	cmp	r2, #0
    5650:	d0ef      	beq.n	5632 <__aeabi_fadd+0x18a>
    5652:	28ff      	cmp	r0, #255	; 0xff
    5654:	d1ea      	bne.n	562c <__aeabi_fadd+0x184>
    5656:	1c33      	adds	r3, r6, #0
    5658:	24ff      	movs	r4, #255	; 0xff
    565a:	1c0d      	adds	r5, r1, #0
    565c:	e73b      	b.n	54d6 <__aeabi_fadd+0x2e>
    565e:	24ff      	movs	r4, #255	; 0xff
    5660:	2300      	movs	r3, #0
    5662:	e780      	b.n	5566 <__aeabi_fadd+0xbe>
    5664:	2c00      	cmp	r4, #0
    5666:	d15c      	bne.n	5722 <__aeabi_fadd+0x27a>
    5668:	2b00      	cmp	r3, #0
    566a:	d100      	bne.n	566e <__aeabi_fadd+0x1c6>
    566c:	e080      	b.n	5770 <__aeabi_fadd+0x2c8>
    566e:	2e00      	cmp	r6, #0
    5670:	d100      	bne.n	5674 <__aeabi_fadd+0x1cc>
    5672:	e730      	b.n	54d6 <__aeabi_fadd+0x2e>
    5674:	199b      	adds	r3, r3, r6
    5676:	0158      	lsls	r0, r3, #5
    5678:	d400      	bmi.n	567c <__aeabi_fadd+0x1d4>
    567a:	e72c      	b.n	54d6 <__aeabi_fadd+0x2e>
    567c:	4a3f      	ldr	r2, [pc, #252]	; (577c <__aeabi_fadd+0x2d4>)
    567e:	2401      	movs	r4, #1
    5680:	4013      	ands	r3, r2
    5682:	e728      	b.n	54d6 <__aeabi_fadd+0x2e>
    5684:	2c00      	cmp	r4, #0
    5686:	d115      	bne.n	56b4 <__aeabi_fadd+0x20c>
    5688:	2b00      	cmp	r3, #0
    568a:	d140      	bne.n	570e <__aeabi_fadd+0x266>
    568c:	2e00      	cmp	r6, #0
    568e:	d063      	beq.n	5758 <__aeabi_fadd+0x2b0>
    5690:	1c33      	adds	r3, r6, #0
    5692:	1c0d      	adds	r5, r1, #0
    5694:	e71f      	b.n	54d6 <__aeabi_fadd+0x2e>
    5696:	2c00      	cmp	r4, #0
    5698:	d121      	bne.n	56de <__aeabi_fadd+0x236>
    569a:	2b00      	cmp	r3, #0
    569c:	d054      	beq.n	5748 <__aeabi_fadd+0x2a0>
    569e:	43c9      	mvns	r1, r1
    56a0:	2900      	cmp	r1, #0
    56a2:	d004      	beq.n	56ae <__aeabi_fadd+0x206>
    56a4:	28ff      	cmp	r0, #255	; 0xff
    56a6:	d04c      	beq.n	5742 <__aeabi_fadd+0x29a>
    56a8:	291b      	cmp	r1, #27
    56aa:	dd58      	ble.n	575e <__aeabi_fadd+0x2b6>
    56ac:	2301      	movs	r3, #1
    56ae:	199b      	adds	r3, r3, r6
    56b0:	1c04      	adds	r4, r0, #0
    56b2:	e779      	b.n	55a8 <__aeabi_fadd+0x100>
    56b4:	2b00      	cmp	r3, #0
    56b6:	d119      	bne.n	56ec <__aeabi_fadd+0x244>
    56b8:	2e00      	cmp	r6, #0
    56ba:	d048      	beq.n	574e <__aeabi_fadd+0x2a6>
    56bc:	1c33      	adds	r3, r6, #0
    56be:	1c0d      	adds	r5, r1, #0
    56c0:	24ff      	movs	r4, #255	; 0xff
    56c2:	e708      	b.n	54d6 <__aeabi_fadd+0x2e>
    56c4:	1c33      	adds	r3, r6, #0
    56c6:	1c04      	adds	r4, r0, #0
    56c8:	1c0d      	adds	r5, r1, #0
    56ca:	e704      	b.n	54d6 <__aeabi_fadd+0x2e>
    56cc:	1c1c      	adds	r4, r3, #0
    56ce:	2520      	movs	r5, #32
    56d0:	40d4      	lsrs	r4, r2
    56d2:	1aaa      	subs	r2, r5, r2
    56d4:	4093      	lsls	r3, r2
    56d6:	1e5a      	subs	r2, r3, #1
    56d8:	4193      	sbcs	r3, r2
    56da:	4323      	orrs	r3, r4
    56dc:	e7a9      	b.n	5632 <__aeabi_fadd+0x18a>
    56de:	28ff      	cmp	r0, #255	; 0xff
    56e0:	d02f      	beq.n	5742 <__aeabi_fadd+0x29a>
    56e2:	2480      	movs	r4, #128	; 0x80
    56e4:	04e4      	lsls	r4, r4, #19
    56e6:	4249      	negs	r1, r1
    56e8:	4323      	orrs	r3, r4
    56ea:	e7dd      	b.n	56a8 <__aeabi_fadd+0x200>
    56ec:	24ff      	movs	r4, #255	; 0xff
    56ee:	2e00      	cmp	r6, #0
    56f0:	d100      	bne.n	56f4 <__aeabi_fadd+0x24c>
    56f2:	e6f0      	b.n	54d6 <__aeabi_fadd+0x2e>
    56f4:	2280      	movs	r2, #128	; 0x80
    56f6:	08db      	lsrs	r3, r3, #3
    56f8:	03d2      	lsls	r2, r2, #15
    56fa:	4213      	tst	r3, r2
    56fc:	d004      	beq.n	5708 <__aeabi_fadd+0x260>
    56fe:	08f6      	lsrs	r6, r6, #3
    5700:	4216      	tst	r6, r2
    5702:	d101      	bne.n	5708 <__aeabi_fadd+0x260>
    5704:	1c33      	adds	r3, r6, #0
    5706:	1c0d      	adds	r5, r1, #0
    5708:	00db      	lsls	r3, r3, #3
    570a:	24ff      	movs	r4, #255	; 0xff
    570c:	e6e3      	b.n	54d6 <__aeabi_fadd+0x2e>
    570e:	2e00      	cmp	r6, #0
    5710:	d100      	bne.n	5714 <__aeabi_fadd+0x26c>
    5712:	e6e0      	b.n	54d6 <__aeabi_fadd+0x2e>
    5714:	1b9a      	subs	r2, r3, r6
    5716:	0150      	lsls	r0, r2, #5
    5718:	d400      	bmi.n	571c <__aeabi_fadd+0x274>
    571a:	e720      	b.n	555e <__aeabi_fadd+0xb6>
    571c:	1af3      	subs	r3, r6, r3
    571e:	1c0d      	adds	r5, r1, #0
    5720:	e6d9      	b.n	54d6 <__aeabi_fadd+0x2e>
    5722:	2b00      	cmp	r3, #0
    5724:	d00d      	beq.n	5742 <__aeabi_fadd+0x29a>
    5726:	24ff      	movs	r4, #255	; 0xff
    5728:	2e00      	cmp	r6, #0
    572a:	d100      	bne.n	572e <__aeabi_fadd+0x286>
    572c:	e6d3      	b.n	54d6 <__aeabi_fadd+0x2e>
    572e:	2280      	movs	r2, #128	; 0x80
    5730:	08db      	lsrs	r3, r3, #3
    5732:	03d2      	lsls	r2, r2, #15
    5734:	4213      	tst	r3, r2
    5736:	d0e7      	beq.n	5708 <__aeabi_fadd+0x260>
    5738:	08f6      	lsrs	r6, r6, #3
    573a:	4216      	tst	r6, r2
    573c:	d1e4      	bne.n	5708 <__aeabi_fadd+0x260>
    573e:	1c33      	adds	r3, r6, #0
    5740:	e7e2      	b.n	5708 <__aeabi_fadd+0x260>
    5742:	1c33      	adds	r3, r6, #0
    5744:	24ff      	movs	r4, #255	; 0xff
    5746:	e6c6      	b.n	54d6 <__aeabi_fadd+0x2e>
    5748:	1c33      	adds	r3, r6, #0
    574a:	1c04      	adds	r4, r0, #0
    574c:	e6c3      	b.n	54d6 <__aeabi_fadd+0x2e>
    574e:	2380      	movs	r3, #128	; 0x80
    5750:	2200      	movs	r2, #0
    5752:	049b      	lsls	r3, r3, #18
    5754:	24ff      	movs	r4, #255	; 0xff
    5756:	e706      	b.n	5566 <__aeabi_fadd+0xbe>
    5758:	1c23      	adds	r3, r4, #0
    575a:	2200      	movs	r2, #0
    575c:	e703      	b.n	5566 <__aeabi_fadd+0xbe>
    575e:	1c1c      	adds	r4, r3, #0
    5760:	2720      	movs	r7, #32
    5762:	40cc      	lsrs	r4, r1
    5764:	1a79      	subs	r1, r7, r1
    5766:	408b      	lsls	r3, r1
    5768:	1e59      	subs	r1, r3, #1
    576a:	418b      	sbcs	r3, r1
    576c:	4323      	orrs	r3, r4
    576e:	e79e      	b.n	56ae <__aeabi_fadd+0x206>
    5770:	1c33      	adds	r3, r6, #0
    5772:	e6b0      	b.n	54d6 <__aeabi_fadd+0x2e>
    5774:	2601      	movs	r6, #1
    5776:	e716      	b.n	55a6 <__aeabi_fadd+0xfe>
    5778:	2601      	movs	r6, #1
    577a:	e6d7      	b.n	552c <__aeabi_fadd+0x84>
    577c:	fbffffff 	.word	0xfbffffff

00005780 <__aeabi_fdiv>:
    5780:	b5f0      	push	{r4, r5, r6, r7, lr}
    5782:	465f      	mov	r7, fp
    5784:	4656      	mov	r6, sl
    5786:	464d      	mov	r5, r9
    5788:	4644      	mov	r4, r8
    578a:	b4f0      	push	{r4, r5, r6, r7}
    578c:	0246      	lsls	r6, r0, #9
    578e:	0045      	lsls	r5, r0, #1
    5790:	0fc0      	lsrs	r0, r0, #31
    5792:	b085      	sub	sp, #20
    5794:	1c0f      	adds	r7, r1, #0
    5796:	0a76      	lsrs	r6, r6, #9
    5798:	0e2d      	lsrs	r5, r5, #24
    579a:	4680      	mov	r8, r0
    579c:	d041      	beq.n	5822 <__aeabi_fdiv+0xa2>
    579e:	2dff      	cmp	r5, #255	; 0xff
    57a0:	d026      	beq.n	57f0 <__aeabi_fdiv+0x70>
    57a2:	2480      	movs	r4, #128	; 0x80
    57a4:	0424      	lsls	r4, r4, #16
    57a6:	2100      	movs	r1, #0
    57a8:	4326      	orrs	r6, r4
    57aa:	00f6      	lsls	r6, r6, #3
    57ac:	3d7f      	subs	r5, #127	; 0x7f
    57ae:	4689      	mov	r9, r1
    57b0:	468b      	mov	fp, r1
    57b2:	0ff9      	lsrs	r1, r7, #31
    57b4:	027c      	lsls	r4, r7, #9
    57b6:	0078      	lsls	r0, r7, #1
    57b8:	0a64      	lsrs	r4, r4, #9
    57ba:	0e00      	lsrs	r0, r0, #24
    57bc:	9100      	str	r1, [sp, #0]
    57be:	468a      	mov	sl, r1
    57c0:	d03c      	beq.n	583c <__aeabi_fdiv+0xbc>
    57c2:	28ff      	cmp	r0, #255	; 0xff
    57c4:	d034      	beq.n	5830 <__aeabi_fdiv+0xb0>
    57c6:	2380      	movs	r3, #128	; 0x80
    57c8:	041b      	lsls	r3, r3, #16
    57ca:	431c      	orrs	r4, r3
    57cc:	2300      	movs	r3, #0
    57ce:	00e4      	lsls	r4, r4, #3
    57d0:	387f      	subs	r0, #127	; 0x7f
    57d2:	9301      	str	r3, [sp, #4]
    57d4:	9f00      	ldr	r7, [sp, #0]
    57d6:	4643      	mov	r3, r8
    57d8:	9a01      	ldr	r2, [sp, #4]
    57da:	407b      	eors	r3, r7
    57dc:	4649      	mov	r1, r9
    57de:	469c      	mov	ip, r3
    57e0:	4311      	orrs	r1, r2
    57e2:	290f      	cmp	r1, #15
    57e4:	d900      	bls.n	57e8 <__aeabi_fdiv+0x68>
    57e6:	e071      	b.n	58cc <__aeabi_fdiv+0x14c>
    57e8:	4f76      	ldr	r7, [pc, #472]	; (59c4 <__aeabi_fdiv+0x244>)
    57ea:	0089      	lsls	r1, r1, #2
    57ec:	587f      	ldr	r7, [r7, r1]
    57ee:	46bf      	mov	pc, r7
    57f0:	2e00      	cmp	r6, #0
    57f2:	d13e      	bne.n	5872 <__aeabi_fdiv+0xf2>
    57f4:	2208      	movs	r2, #8
    57f6:	2302      	movs	r3, #2
    57f8:	4691      	mov	r9, r2
    57fa:	469b      	mov	fp, r3
    57fc:	e7d9      	b.n	57b2 <__aeabi_fdiv+0x32>
    57fe:	465a      	mov	r2, fp
    5800:	1c34      	adds	r4, r6, #0
    5802:	46c2      	mov	sl, r8
    5804:	9201      	str	r2, [sp, #4]
    5806:	9901      	ldr	r1, [sp, #4]
    5808:	2902      	cmp	r1, #2
    580a:	d037      	beq.n	587c <__aeabi_fdiv+0xfc>
    580c:	2903      	cmp	r1, #3
    580e:	d100      	bne.n	5812 <__aeabi_fdiv+0x92>
    5810:	e0cf      	b.n	59b2 <__aeabi_fdiv+0x232>
    5812:	2901      	cmp	r1, #1
    5814:	d000      	beq.n	5818 <__aeabi_fdiv+0x98>
    5816:	e0ab      	b.n	5970 <__aeabi_fdiv+0x1f0>
    5818:	4653      	mov	r3, sl
    581a:	400b      	ands	r3, r1
    581c:	2200      	movs	r2, #0
    581e:	2600      	movs	r6, #0
    5820:	e032      	b.n	5888 <__aeabi_fdiv+0x108>
    5822:	2e00      	cmp	r6, #0
    5824:	d119      	bne.n	585a <__aeabi_fdiv+0xda>
    5826:	2104      	movs	r1, #4
    5828:	2201      	movs	r2, #1
    582a:	4689      	mov	r9, r1
    582c:	4693      	mov	fp, r2
    582e:	e7c0      	b.n	57b2 <__aeabi_fdiv+0x32>
    5830:	1c22      	adds	r2, r4, #0
    5832:	1e53      	subs	r3, r2, #1
    5834:	419a      	sbcs	r2, r3
    5836:	3202      	adds	r2, #2
    5838:	9201      	str	r2, [sp, #4]
    583a:	e7cb      	b.n	57d4 <__aeabi_fdiv+0x54>
    583c:	2701      	movs	r7, #1
    583e:	9701      	str	r7, [sp, #4]
    5840:	2c00      	cmp	r4, #0
    5842:	d0c7      	beq.n	57d4 <__aeabi_fdiv+0x54>
    5844:	1c20      	adds	r0, r4, #0
    5846:	f002 fb3b 	bl	7ec0 <__clzsi2>
    584a:	1f43      	subs	r3, r0, #5
    584c:	409c      	lsls	r4, r3
    584e:	2376      	movs	r3, #118	; 0x76
    5850:	425b      	negs	r3, r3
    5852:	2100      	movs	r1, #0
    5854:	1a18      	subs	r0, r3, r0
    5856:	9101      	str	r1, [sp, #4]
    5858:	e7bc      	b.n	57d4 <__aeabi_fdiv+0x54>
    585a:	1c30      	adds	r0, r6, #0
    585c:	f002 fb30 	bl	7ec0 <__clzsi2>
    5860:	2576      	movs	r5, #118	; 0x76
    5862:	1f43      	subs	r3, r0, #5
    5864:	409e      	lsls	r6, r3
    5866:	426d      	negs	r5, r5
    5868:	2300      	movs	r3, #0
    586a:	1a2d      	subs	r5, r5, r0
    586c:	4699      	mov	r9, r3
    586e:	469b      	mov	fp, r3
    5870:	e79f      	b.n	57b2 <__aeabi_fdiv+0x32>
    5872:	230c      	movs	r3, #12
    5874:	2103      	movs	r1, #3
    5876:	4699      	mov	r9, r3
    5878:	468b      	mov	fp, r1
    587a:	e79a      	b.n	57b2 <__aeabi_fdiv+0x32>
    587c:	46d4      	mov	ip, sl
    587e:	2301      	movs	r3, #1
    5880:	4667      	mov	r7, ip
    5882:	403b      	ands	r3, r7
    5884:	22ff      	movs	r2, #255	; 0xff
    5886:	2600      	movs	r6, #0
    5888:	0276      	lsls	r6, r6, #9
    588a:	05d2      	lsls	r2, r2, #23
    588c:	0a70      	lsrs	r0, r6, #9
    588e:	07db      	lsls	r3, r3, #31
    5890:	4310      	orrs	r0, r2
    5892:	4318      	orrs	r0, r3
    5894:	b005      	add	sp, #20
    5896:	bc3c      	pop	{r2, r3, r4, r5}
    5898:	4690      	mov	r8, r2
    589a:	4699      	mov	r9, r3
    589c:	46a2      	mov	sl, r4
    589e:	46ab      	mov	fp, r5
    58a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58a2:	2680      	movs	r6, #128	; 0x80
    58a4:	2300      	movs	r3, #0
    58a6:	03f6      	lsls	r6, r6, #15
    58a8:	22ff      	movs	r2, #255	; 0xff
    58aa:	e7ed      	b.n	5888 <__aeabi_fdiv+0x108>
    58ac:	2200      	movs	r2, #0
    58ae:	2600      	movs	r6, #0
    58b0:	e7ea      	b.n	5888 <__aeabi_fdiv+0x108>
    58b2:	2080      	movs	r0, #128	; 0x80
    58b4:	03c0      	lsls	r0, r0, #15
    58b6:	4206      	tst	r6, r0
    58b8:	d03b      	beq.n	5932 <__aeabi_fdiv+0x1b2>
    58ba:	4204      	tst	r4, r0
    58bc:	d139      	bne.n	5932 <__aeabi_fdiv+0x1b2>
    58be:	1c06      	adds	r6, r0, #0
    58c0:	4326      	orrs	r6, r4
    58c2:	0276      	lsls	r6, r6, #9
    58c4:	0a76      	lsrs	r6, r6, #9
    58c6:	9b00      	ldr	r3, [sp, #0]
    58c8:	22ff      	movs	r2, #255	; 0xff
    58ca:	e7dd      	b.n	5888 <__aeabi_fdiv+0x108>
    58cc:	1a28      	subs	r0, r5, r0
    58ce:	9003      	str	r0, [sp, #12]
    58d0:	0176      	lsls	r6, r6, #5
    58d2:	0164      	lsls	r4, r4, #5
    58d4:	42a6      	cmp	r6, r4
    58d6:	d339      	bcc.n	594c <__aeabi_fdiv+0x1cc>
    58d8:	1b36      	subs	r6, r6, r4
    58da:	221a      	movs	r2, #26
    58dc:	2301      	movs	r3, #1
    58de:	2001      	movs	r0, #1
    58e0:	1c31      	adds	r1, r6, #0
    58e2:	005b      	lsls	r3, r3, #1
    58e4:	0076      	lsls	r6, r6, #1
    58e6:	2900      	cmp	r1, #0
    58e8:	db01      	blt.n	58ee <__aeabi_fdiv+0x16e>
    58ea:	42b4      	cmp	r4, r6
    58ec:	d801      	bhi.n	58f2 <__aeabi_fdiv+0x172>
    58ee:	1b36      	subs	r6, r6, r4
    58f0:	4303      	orrs	r3, r0
    58f2:	3a01      	subs	r2, #1
    58f4:	2a00      	cmp	r2, #0
    58f6:	dcf3      	bgt.n	58e0 <__aeabi_fdiv+0x160>
    58f8:	1e74      	subs	r4, r6, #1
    58fa:	41a6      	sbcs	r6, r4
    58fc:	1c34      	adds	r4, r6, #0
    58fe:	431c      	orrs	r4, r3
    5900:	9a03      	ldr	r2, [sp, #12]
    5902:	327f      	adds	r2, #127	; 0x7f
    5904:	2a00      	cmp	r2, #0
    5906:	dd27      	ble.n	5958 <__aeabi_fdiv+0x1d8>
    5908:	0763      	lsls	r3, r4, #29
    590a:	d004      	beq.n	5916 <__aeabi_fdiv+0x196>
    590c:	230f      	movs	r3, #15
    590e:	4023      	ands	r3, r4
    5910:	2b04      	cmp	r3, #4
    5912:	d000      	beq.n	5916 <__aeabi_fdiv+0x196>
    5914:	3404      	adds	r4, #4
    5916:	0127      	lsls	r7, r4, #4
    5918:	d503      	bpl.n	5922 <__aeabi_fdiv+0x1a2>
    591a:	4b2b      	ldr	r3, [pc, #172]	; (59c8 <__aeabi_fdiv+0x248>)
    591c:	9a03      	ldr	r2, [sp, #12]
    591e:	401c      	ands	r4, r3
    5920:	3280      	adds	r2, #128	; 0x80
    5922:	2afe      	cmp	r2, #254	; 0xfe
    5924:	dd0b      	ble.n	593e <__aeabi_fdiv+0x1be>
    5926:	2301      	movs	r3, #1
    5928:	4661      	mov	r1, ip
    592a:	400b      	ands	r3, r1
    592c:	22ff      	movs	r2, #255	; 0xff
    592e:	2600      	movs	r6, #0
    5930:	e7aa      	b.n	5888 <__aeabi_fdiv+0x108>
    5932:	4306      	orrs	r6, r0
    5934:	0276      	lsls	r6, r6, #9
    5936:	0a76      	lsrs	r6, r6, #9
    5938:	4643      	mov	r3, r8
    593a:	22ff      	movs	r2, #255	; 0xff
    593c:	e7a4      	b.n	5888 <__aeabi_fdiv+0x108>
    593e:	01a4      	lsls	r4, r4, #6
    5940:	2301      	movs	r3, #1
    5942:	4667      	mov	r7, ip
    5944:	0a66      	lsrs	r6, r4, #9
    5946:	b2d2      	uxtb	r2, r2
    5948:	403b      	ands	r3, r7
    594a:	e79d      	b.n	5888 <__aeabi_fdiv+0x108>
    594c:	9f03      	ldr	r7, [sp, #12]
    594e:	221b      	movs	r2, #27
    5950:	3f01      	subs	r7, #1
    5952:	9703      	str	r7, [sp, #12]
    5954:	2300      	movs	r3, #0
    5956:	e7c2      	b.n	58de <__aeabi_fdiv+0x15e>
    5958:	237e      	movs	r3, #126	; 0x7e
    595a:	9f03      	ldr	r7, [sp, #12]
    595c:	425b      	negs	r3, r3
    595e:	1bdb      	subs	r3, r3, r7
    5960:	2b1b      	cmp	r3, #27
    5962:	dd07      	ble.n	5974 <__aeabi_fdiv+0x1f4>
    5964:	2301      	movs	r3, #1
    5966:	4661      	mov	r1, ip
    5968:	400b      	ands	r3, r1
    596a:	2200      	movs	r2, #0
    596c:	2600      	movs	r6, #0
    596e:	e78b      	b.n	5888 <__aeabi_fdiv+0x108>
    5970:	46d4      	mov	ip, sl
    5972:	e7c5      	b.n	5900 <__aeabi_fdiv+0x180>
    5974:	1c22      	adds	r2, r4, #0
    5976:	40da      	lsrs	r2, r3
    5978:	9b03      	ldr	r3, [sp, #12]
    597a:	339e      	adds	r3, #158	; 0x9e
    597c:	409c      	lsls	r4, r3
    597e:	1c23      	adds	r3, r4, #0
    5980:	1e5c      	subs	r4, r3, #1
    5982:	41a3      	sbcs	r3, r4
    5984:	4313      	orrs	r3, r2
    5986:	075a      	lsls	r2, r3, #29
    5988:	d004      	beq.n	5994 <__aeabi_fdiv+0x214>
    598a:	220f      	movs	r2, #15
    598c:	401a      	ands	r2, r3
    598e:	2a04      	cmp	r2, #4
    5990:	d000      	beq.n	5994 <__aeabi_fdiv+0x214>
    5992:	3304      	adds	r3, #4
    5994:	015f      	lsls	r7, r3, #5
    5996:	d505      	bpl.n	59a4 <__aeabi_fdiv+0x224>
    5998:	2301      	movs	r3, #1
    599a:	4661      	mov	r1, ip
    599c:	400b      	ands	r3, r1
    599e:	2201      	movs	r2, #1
    59a0:	2600      	movs	r6, #0
    59a2:	e771      	b.n	5888 <__aeabi_fdiv+0x108>
    59a4:	019e      	lsls	r6, r3, #6
    59a6:	4662      	mov	r2, ip
    59a8:	2301      	movs	r3, #1
    59aa:	4013      	ands	r3, r2
    59ac:	0a76      	lsrs	r6, r6, #9
    59ae:	2200      	movs	r2, #0
    59b0:	e76a      	b.n	5888 <__aeabi_fdiv+0x108>
    59b2:	2680      	movs	r6, #128	; 0x80
    59b4:	03f6      	lsls	r6, r6, #15
    59b6:	4326      	orrs	r6, r4
    59b8:	0276      	lsls	r6, r6, #9
    59ba:	0a76      	lsrs	r6, r6, #9
    59bc:	4653      	mov	r3, sl
    59be:	22ff      	movs	r2, #255	; 0xff
    59c0:	e762      	b.n	5888 <__aeabi_fdiv+0x108>
    59c2:	46c0      	nop			; (mov r8, r8)
    59c4:	00008404 	.word	0x00008404
    59c8:	f7ffffff 	.word	0xf7ffffff

000059cc <__aeabi_fmul>:
    59cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    59ce:	465f      	mov	r7, fp
    59d0:	4656      	mov	r6, sl
    59d2:	464d      	mov	r5, r9
    59d4:	4644      	mov	r4, r8
    59d6:	b4f0      	push	{r4, r5, r6, r7}
    59d8:	0244      	lsls	r4, r0, #9
    59da:	0046      	lsls	r6, r0, #1
    59dc:	b083      	sub	sp, #12
    59de:	1c0f      	adds	r7, r1, #0
    59e0:	0a64      	lsrs	r4, r4, #9
    59e2:	0e36      	lsrs	r6, r6, #24
    59e4:	0fc5      	lsrs	r5, r0, #31
    59e6:	2e00      	cmp	r6, #0
    59e8:	d041      	beq.n	5a6e <__aeabi_fmul+0xa2>
    59ea:	2eff      	cmp	r6, #255	; 0xff
    59ec:	d022      	beq.n	5a34 <__aeabi_fmul+0x68>
    59ee:	2380      	movs	r3, #128	; 0x80
    59f0:	041b      	lsls	r3, r3, #16
    59f2:	2000      	movs	r0, #0
    59f4:	431c      	orrs	r4, r3
    59f6:	00e4      	lsls	r4, r4, #3
    59f8:	3e7f      	subs	r6, #127	; 0x7f
    59fa:	4682      	mov	sl, r0
    59fc:	4680      	mov	r8, r0
    59fe:	1c39      	adds	r1, r7, #0
    5a00:	004b      	lsls	r3, r1, #1
    5a02:	027f      	lsls	r7, r7, #9
    5a04:	0fc9      	lsrs	r1, r1, #31
    5a06:	0a7f      	lsrs	r7, r7, #9
    5a08:	0e1b      	lsrs	r3, r3, #24
    5a0a:	468b      	mov	fp, r1
    5a0c:	d03b      	beq.n	5a86 <__aeabi_fmul+0xba>
    5a0e:	2bff      	cmp	r3, #255	; 0xff
    5a10:	d034      	beq.n	5a7c <__aeabi_fmul+0xb0>
    5a12:	2280      	movs	r2, #128	; 0x80
    5a14:	0412      	lsls	r2, r2, #16
    5a16:	4317      	orrs	r7, r2
    5a18:	00ff      	lsls	r7, r7, #3
    5a1a:	3b7f      	subs	r3, #127	; 0x7f
    5a1c:	2100      	movs	r1, #0
    5a1e:	465a      	mov	r2, fp
    5a20:	406a      	eors	r2, r5
    5a22:	9201      	str	r2, [sp, #4]
    5a24:	4652      	mov	r2, sl
    5a26:	430a      	orrs	r2, r1
    5a28:	2a0f      	cmp	r2, #15
    5a2a:	d863      	bhi.n	5af4 <__aeabi_fmul+0x128>
    5a2c:	487a      	ldr	r0, [pc, #488]	; (5c18 <__aeabi_fmul+0x24c>)
    5a2e:	0092      	lsls	r2, r2, #2
    5a30:	5882      	ldr	r2, [r0, r2]
    5a32:	4697      	mov	pc, r2
    5a34:	2c00      	cmp	r4, #0
    5a36:	d13f      	bne.n	5ab8 <__aeabi_fmul+0xec>
    5a38:	2208      	movs	r2, #8
    5a3a:	2302      	movs	r3, #2
    5a3c:	4692      	mov	sl, r2
    5a3e:	4698      	mov	r8, r3
    5a40:	e7dd      	b.n	59fe <__aeabi_fmul+0x32>
    5a42:	9501      	str	r5, [sp, #4]
    5a44:	4640      	mov	r0, r8
    5a46:	2802      	cmp	r0, #2
    5a48:	d12a      	bne.n	5aa0 <__aeabi_fmul+0xd4>
    5a4a:	9a01      	ldr	r2, [sp, #4]
    5a4c:	2501      	movs	r5, #1
    5a4e:	4015      	ands	r5, r2
    5a50:	23ff      	movs	r3, #255	; 0xff
    5a52:	2400      	movs	r4, #0
    5a54:	0264      	lsls	r4, r4, #9
    5a56:	05db      	lsls	r3, r3, #23
    5a58:	0a60      	lsrs	r0, r4, #9
    5a5a:	07ed      	lsls	r5, r5, #31
    5a5c:	4318      	orrs	r0, r3
    5a5e:	4328      	orrs	r0, r5
    5a60:	b003      	add	sp, #12
    5a62:	bc3c      	pop	{r2, r3, r4, r5}
    5a64:	4690      	mov	r8, r2
    5a66:	4699      	mov	r9, r3
    5a68:	46a2      	mov	sl, r4
    5a6a:	46ab      	mov	fp, r5
    5a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a6e:	2c00      	cmp	r4, #0
    5a70:	d127      	bne.n	5ac2 <__aeabi_fmul+0xf6>
    5a72:	2004      	movs	r0, #4
    5a74:	2201      	movs	r2, #1
    5a76:	4682      	mov	sl, r0
    5a78:	4690      	mov	r8, r2
    5a7a:	e7c0      	b.n	59fe <__aeabi_fmul+0x32>
    5a7c:	1c39      	adds	r1, r7, #0
    5a7e:	1e4a      	subs	r2, r1, #1
    5a80:	4191      	sbcs	r1, r2
    5a82:	3102      	adds	r1, #2
    5a84:	e7cb      	b.n	5a1e <__aeabi_fmul+0x52>
    5a86:	2101      	movs	r1, #1
    5a88:	2f00      	cmp	r7, #0
    5a8a:	d0c8      	beq.n	5a1e <__aeabi_fmul+0x52>
    5a8c:	1c38      	adds	r0, r7, #0
    5a8e:	f002 fa17 	bl	7ec0 <__clzsi2>
    5a92:	1f43      	subs	r3, r0, #5
    5a94:	409f      	lsls	r7, r3
    5a96:	2376      	movs	r3, #118	; 0x76
    5a98:	425b      	negs	r3, r3
    5a9a:	1a1b      	subs	r3, r3, r0
    5a9c:	2100      	movs	r1, #0
    5a9e:	e7be      	b.n	5a1e <__aeabi_fmul+0x52>
    5aa0:	2803      	cmp	r0, #3
    5aa2:	d100      	bne.n	5aa6 <__aeabi_fmul+0xda>
    5aa4:	e0ae      	b.n	5c04 <__aeabi_fmul+0x238>
    5aa6:	2801      	cmp	r0, #1
    5aa8:	d14f      	bne.n	5b4a <__aeabi_fmul+0x17e>
    5aaa:	9801      	ldr	r0, [sp, #4]
    5aac:	4642      	mov	r2, r8
    5aae:	4010      	ands	r0, r2
    5ab0:	b2c5      	uxtb	r5, r0
    5ab2:	2300      	movs	r3, #0
    5ab4:	2400      	movs	r4, #0
    5ab6:	e7cd      	b.n	5a54 <__aeabi_fmul+0x88>
    5ab8:	230c      	movs	r3, #12
    5aba:	2003      	movs	r0, #3
    5abc:	469a      	mov	sl, r3
    5abe:	4680      	mov	r8, r0
    5ac0:	e79d      	b.n	59fe <__aeabi_fmul+0x32>
    5ac2:	1c20      	adds	r0, r4, #0
    5ac4:	f002 f9fc 	bl	7ec0 <__clzsi2>
    5ac8:	2676      	movs	r6, #118	; 0x76
    5aca:	1f43      	subs	r3, r0, #5
    5acc:	409c      	lsls	r4, r3
    5ace:	4276      	negs	r6, r6
    5ad0:	2300      	movs	r3, #0
    5ad2:	1a36      	subs	r6, r6, r0
    5ad4:	469a      	mov	sl, r3
    5ad6:	4698      	mov	r8, r3
    5ad8:	e791      	b.n	59fe <__aeabi_fmul+0x32>
    5ada:	2480      	movs	r4, #128	; 0x80
    5adc:	2500      	movs	r5, #0
    5ade:	03e4      	lsls	r4, r4, #15
    5ae0:	23ff      	movs	r3, #255	; 0xff
    5ae2:	e7b7      	b.n	5a54 <__aeabi_fmul+0x88>
    5ae4:	465b      	mov	r3, fp
    5ae6:	1c3c      	adds	r4, r7, #0
    5ae8:	9301      	str	r3, [sp, #4]
    5aea:	4688      	mov	r8, r1
    5aec:	e7aa      	b.n	5a44 <__aeabi_fmul+0x78>
    5aee:	1c3c      	adds	r4, r7, #0
    5af0:	4688      	mov	r8, r1
    5af2:	e7a7      	b.n	5a44 <__aeabi_fmul+0x78>
    5af4:	0c25      	lsrs	r5, r4, #16
    5af6:	0424      	lsls	r4, r4, #16
    5af8:	0c3a      	lsrs	r2, r7, #16
    5afa:	0c24      	lsrs	r4, r4, #16
    5afc:	043f      	lsls	r7, r7, #16
    5afe:	18f6      	adds	r6, r6, r3
    5b00:	0c3f      	lsrs	r7, r7, #16
    5b02:	1c21      	adds	r1, r4, #0
    5b04:	1c23      	adds	r3, r4, #0
    5b06:	4379      	muls	r1, r7
    5b08:	4353      	muls	r3, r2
    5b0a:	436f      	muls	r7, r5
    5b0c:	4355      	muls	r5, r2
    5b0e:	18fb      	adds	r3, r7, r3
    5b10:	0c0a      	lsrs	r2, r1, #16
    5b12:	189b      	adds	r3, r3, r2
    5b14:	46b1      	mov	r9, r6
    5b16:	429f      	cmp	r7, r3
    5b18:	d902      	bls.n	5b20 <__aeabi_fmul+0x154>
    5b1a:	2280      	movs	r2, #128	; 0x80
    5b1c:	0252      	lsls	r2, r2, #9
    5b1e:	18ad      	adds	r5, r5, r2
    5b20:	0409      	lsls	r1, r1, #16
    5b22:	041a      	lsls	r2, r3, #16
    5b24:	0c09      	lsrs	r1, r1, #16
    5b26:	1852      	adds	r2, r2, r1
    5b28:	0194      	lsls	r4, r2, #6
    5b2a:	0c1b      	lsrs	r3, r3, #16
    5b2c:	1e61      	subs	r1, r4, #1
    5b2e:	418c      	sbcs	r4, r1
    5b30:	0e92      	lsrs	r2, r2, #26
    5b32:	18ed      	adds	r5, r5, r3
    5b34:	4314      	orrs	r4, r2
    5b36:	01ad      	lsls	r5, r5, #6
    5b38:	432c      	orrs	r4, r5
    5b3a:	0123      	lsls	r3, r4, #4
    5b3c:	d505      	bpl.n	5b4a <__aeabi_fmul+0x17e>
    5b3e:	2201      	movs	r2, #1
    5b40:	0863      	lsrs	r3, r4, #1
    5b42:	2001      	movs	r0, #1
    5b44:	4014      	ands	r4, r2
    5b46:	4481      	add	r9, r0
    5b48:	431c      	orrs	r4, r3
    5b4a:	464b      	mov	r3, r9
    5b4c:	337f      	adds	r3, #127	; 0x7f
    5b4e:	2b00      	cmp	r3, #0
    5b50:	dd2d      	ble.n	5bae <__aeabi_fmul+0x1e2>
    5b52:	0760      	lsls	r0, r4, #29
    5b54:	d004      	beq.n	5b60 <__aeabi_fmul+0x194>
    5b56:	220f      	movs	r2, #15
    5b58:	4022      	ands	r2, r4
    5b5a:	2a04      	cmp	r2, #4
    5b5c:	d000      	beq.n	5b60 <__aeabi_fmul+0x194>
    5b5e:	3404      	adds	r4, #4
    5b60:	0122      	lsls	r2, r4, #4
    5b62:	d503      	bpl.n	5b6c <__aeabi_fmul+0x1a0>
    5b64:	4b2d      	ldr	r3, [pc, #180]	; (5c1c <__aeabi_fmul+0x250>)
    5b66:	401c      	ands	r4, r3
    5b68:	464b      	mov	r3, r9
    5b6a:	3380      	adds	r3, #128	; 0x80
    5b6c:	2bfe      	cmp	r3, #254	; 0xfe
    5b6e:	dd17      	ble.n	5ba0 <__aeabi_fmul+0x1d4>
    5b70:	9b01      	ldr	r3, [sp, #4]
    5b72:	2501      	movs	r5, #1
    5b74:	401d      	ands	r5, r3
    5b76:	2400      	movs	r4, #0
    5b78:	23ff      	movs	r3, #255	; 0xff
    5b7a:	e76b      	b.n	5a54 <__aeabi_fmul+0x88>
    5b7c:	2080      	movs	r0, #128	; 0x80
    5b7e:	03c0      	lsls	r0, r0, #15
    5b80:	4204      	tst	r4, r0
    5b82:	d008      	beq.n	5b96 <__aeabi_fmul+0x1ca>
    5b84:	4207      	tst	r7, r0
    5b86:	d106      	bne.n	5b96 <__aeabi_fmul+0x1ca>
    5b88:	1c04      	adds	r4, r0, #0
    5b8a:	433c      	orrs	r4, r7
    5b8c:	0264      	lsls	r4, r4, #9
    5b8e:	0a64      	lsrs	r4, r4, #9
    5b90:	465d      	mov	r5, fp
    5b92:	23ff      	movs	r3, #255	; 0xff
    5b94:	e75e      	b.n	5a54 <__aeabi_fmul+0x88>
    5b96:	4304      	orrs	r4, r0
    5b98:	0264      	lsls	r4, r4, #9
    5b9a:	0a64      	lsrs	r4, r4, #9
    5b9c:	23ff      	movs	r3, #255	; 0xff
    5b9e:	e759      	b.n	5a54 <__aeabi_fmul+0x88>
    5ba0:	9801      	ldr	r0, [sp, #4]
    5ba2:	01a4      	lsls	r4, r4, #6
    5ba4:	2501      	movs	r5, #1
    5ba6:	0a64      	lsrs	r4, r4, #9
    5ba8:	b2db      	uxtb	r3, r3
    5baa:	4005      	ands	r5, r0
    5bac:	e752      	b.n	5a54 <__aeabi_fmul+0x88>
    5bae:	237e      	movs	r3, #126	; 0x7e
    5bb0:	425b      	negs	r3, r3
    5bb2:	464a      	mov	r2, r9
    5bb4:	1a9b      	subs	r3, r3, r2
    5bb6:	2b1b      	cmp	r3, #27
    5bb8:	dd05      	ble.n	5bc6 <__aeabi_fmul+0x1fa>
    5bba:	9b01      	ldr	r3, [sp, #4]
    5bbc:	2501      	movs	r5, #1
    5bbe:	401d      	ands	r5, r3
    5bc0:	2400      	movs	r4, #0
    5bc2:	2300      	movs	r3, #0
    5bc4:	e746      	b.n	5a54 <__aeabi_fmul+0x88>
    5bc6:	1c22      	adds	r2, r4, #0
    5bc8:	40da      	lsrs	r2, r3
    5bca:	464b      	mov	r3, r9
    5bcc:	339e      	adds	r3, #158	; 0x9e
    5bce:	409c      	lsls	r4, r3
    5bd0:	1c23      	adds	r3, r4, #0
    5bd2:	1e5c      	subs	r4, r3, #1
    5bd4:	41a3      	sbcs	r3, r4
    5bd6:	4313      	orrs	r3, r2
    5bd8:	0758      	lsls	r0, r3, #29
    5bda:	d004      	beq.n	5be6 <__aeabi_fmul+0x21a>
    5bdc:	220f      	movs	r2, #15
    5bde:	401a      	ands	r2, r3
    5be0:	2a04      	cmp	r2, #4
    5be2:	d000      	beq.n	5be6 <__aeabi_fmul+0x21a>
    5be4:	3304      	adds	r3, #4
    5be6:	015a      	lsls	r2, r3, #5
    5be8:	d505      	bpl.n	5bf6 <__aeabi_fmul+0x22a>
    5bea:	9b01      	ldr	r3, [sp, #4]
    5bec:	2501      	movs	r5, #1
    5bee:	401d      	ands	r5, r3
    5bf0:	2400      	movs	r4, #0
    5bf2:	2301      	movs	r3, #1
    5bf4:	e72e      	b.n	5a54 <__aeabi_fmul+0x88>
    5bf6:	9801      	ldr	r0, [sp, #4]
    5bf8:	019c      	lsls	r4, r3, #6
    5bfa:	2501      	movs	r5, #1
    5bfc:	0a64      	lsrs	r4, r4, #9
    5bfe:	4005      	ands	r5, r0
    5c00:	2300      	movs	r3, #0
    5c02:	e727      	b.n	5a54 <__aeabi_fmul+0x88>
    5c04:	2780      	movs	r7, #128	; 0x80
    5c06:	03ff      	lsls	r7, r7, #15
    5c08:	9b01      	ldr	r3, [sp, #4]
    5c0a:	433c      	orrs	r4, r7
    5c0c:	0264      	lsls	r4, r4, #9
    5c0e:	2501      	movs	r5, #1
    5c10:	401d      	ands	r5, r3
    5c12:	0a64      	lsrs	r4, r4, #9
    5c14:	23ff      	movs	r3, #255	; 0xff
    5c16:	e71d      	b.n	5a54 <__aeabi_fmul+0x88>
    5c18:	00008444 	.word	0x00008444
    5c1c:	f7ffffff 	.word	0xf7ffffff

00005c20 <__aeabi_fsub>:
    5c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c22:	0fc2      	lsrs	r2, r0, #31
    5c24:	0243      	lsls	r3, r0, #9
    5c26:	0044      	lsls	r4, r0, #1
    5c28:	024d      	lsls	r5, r1, #9
    5c2a:	0048      	lsls	r0, r1, #1
    5c2c:	0e24      	lsrs	r4, r4, #24
    5c2e:	1c16      	adds	r6, r2, #0
    5c30:	099b      	lsrs	r3, r3, #6
    5c32:	0e00      	lsrs	r0, r0, #24
    5c34:	0fc9      	lsrs	r1, r1, #31
    5c36:	09ad      	lsrs	r5, r5, #6
    5c38:	28ff      	cmp	r0, #255	; 0xff
    5c3a:	d100      	bne.n	5c3e <__aeabi_fsub+0x1e>
    5c3c:	e083      	b.n	5d46 <__aeabi_fsub+0x126>
    5c3e:	2701      	movs	r7, #1
    5c40:	4079      	eors	r1, r7
    5c42:	428a      	cmp	r2, r1
    5c44:	d05c      	beq.n	5d00 <__aeabi_fsub+0xe0>
    5c46:	1a22      	subs	r2, r4, r0
    5c48:	2a00      	cmp	r2, #0
    5c4a:	dc00      	bgt.n	5c4e <__aeabi_fsub+0x2e>
    5c4c:	e08e      	b.n	5d6c <__aeabi_fsub+0x14c>
    5c4e:	2800      	cmp	r0, #0
    5c50:	d11e      	bne.n	5c90 <__aeabi_fsub+0x70>
    5c52:	2d00      	cmp	r5, #0
    5c54:	d000      	beq.n	5c58 <__aeabi_fsub+0x38>
    5c56:	e07a      	b.n	5d4e <__aeabi_fsub+0x12e>
    5c58:	0758      	lsls	r0, r3, #29
    5c5a:	d004      	beq.n	5c66 <__aeabi_fsub+0x46>
    5c5c:	220f      	movs	r2, #15
    5c5e:	401a      	ands	r2, r3
    5c60:	2a04      	cmp	r2, #4
    5c62:	d000      	beq.n	5c66 <__aeabi_fsub+0x46>
    5c64:	3304      	adds	r3, #4
    5c66:	2180      	movs	r1, #128	; 0x80
    5c68:	04c9      	lsls	r1, r1, #19
    5c6a:	2201      	movs	r2, #1
    5c6c:	4019      	ands	r1, r3
    5c6e:	4032      	ands	r2, r6
    5c70:	2900      	cmp	r1, #0
    5c72:	d03a      	beq.n	5cea <__aeabi_fsub+0xca>
    5c74:	3401      	adds	r4, #1
    5c76:	2cff      	cmp	r4, #255	; 0xff
    5c78:	d100      	bne.n	5c7c <__aeabi_fsub+0x5c>
    5c7a:	e083      	b.n	5d84 <__aeabi_fsub+0x164>
    5c7c:	019b      	lsls	r3, r3, #6
    5c7e:	0a5b      	lsrs	r3, r3, #9
    5c80:	025b      	lsls	r3, r3, #9
    5c82:	b2e4      	uxtb	r4, r4
    5c84:	05e4      	lsls	r4, r4, #23
    5c86:	0a58      	lsrs	r0, r3, #9
    5c88:	07d2      	lsls	r2, r2, #31
    5c8a:	4320      	orrs	r0, r4
    5c8c:	4310      	orrs	r0, r2
    5c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c90:	2cff      	cmp	r4, #255	; 0xff
    5c92:	d0e1      	beq.n	5c58 <__aeabi_fsub+0x38>
    5c94:	2180      	movs	r1, #128	; 0x80
    5c96:	04c9      	lsls	r1, r1, #19
    5c98:	430d      	orrs	r5, r1
    5c9a:	2a1b      	cmp	r2, #27
    5c9c:	dd00      	ble.n	5ca0 <__aeabi_fsub+0x80>
    5c9e:	e131      	b.n	5f04 <__aeabi_fsub+0x2e4>
    5ca0:	1c29      	adds	r1, r5, #0
    5ca2:	2020      	movs	r0, #32
    5ca4:	40d1      	lsrs	r1, r2
    5ca6:	1a82      	subs	r2, r0, r2
    5ca8:	4095      	lsls	r5, r2
    5caa:	1e6a      	subs	r2, r5, #1
    5cac:	4195      	sbcs	r5, r2
    5cae:	430d      	orrs	r5, r1
    5cb0:	1b5b      	subs	r3, r3, r5
    5cb2:	0158      	lsls	r0, r3, #5
    5cb4:	d5d0      	bpl.n	5c58 <__aeabi_fsub+0x38>
    5cb6:	019b      	lsls	r3, r3, #6
    5cb8:	099f      	lsrs	r7, r3, #6
    5cba:	1c38      	adds	r0, r7, #0
    5cbc:	f002 f900 	bl	7ec0 <__clzsi2>
    5cc0:	1f42      	subs	r2, r0, #5
    5cc2:	4097      	lsls	r7, r2
    5cc4:	4294      	cmp	r4, r2
    5cc6:	dc5f      	bgt.n	5d88 <__aeabi_fsub+0x168>
    5cc8:	1b14      	subs	r4, r2, r4
    5cca:	231f      	movs	r3, #31
    5ccc:	1b1b      	subs	r3, r3, r4
    5cce:	1c3a      	adds	r2, r7, #0
    5cd0:	409f      	lsls	r7, r3
    5cd2:	1c61      	adds	r1, r4, #1
    5cd4:	1c3b      	adds	r3, r7, #0
    5cd6:	40ca      	lsrs	r2, r1
    5cd8:	1e5f      	subs	r7, r3, #1
    5cda:	41bb      	sbcs	r3, r7
    5cdc:	4313      	orrs	r3, r2
    5cde:	2400      	movs	r4, #0
    5ce0:	e7ba      	b.n	5c58 <__aeabi_fsub+0x38>
    5ce2:	1e13      	subs	r3, r2, #0
    5ce4:	d1b8      	bne.n	5c58 <__aeabi_fsub+0x38>
    5ce6:	2300      	movs	r3, #0
    5ce8:	2200      	movs	r2, #0
    5cea:	08db      	lsrs	r3, r3, #3
    5cec:	2cff      	cmp	r4, #255	; 0xff
    5cee:	d104      	bne.n	5cfa <__aeabi_fsub+0xda>
    5cf0:	2b00      	cmp	r3, #0
    5cf2:	d047      	beq.n	5d84 <__aeabi_fsub+0x164>
    5cf4:	2080      	movs	r0, #128	; 0x80
    5cf6:	03c0      	lsls	r0, r0, #15
    5cf8:	4303      	orrs	r3, r0
    5cfa:	025b      	lsls	r3, r3, #9
    5cfc:	0a5b      	lsrs	r3, r3, #9
    5cfe:	e7bf      	b.n	5c80 <__aeabi_fsub+0x60>
    5d00:	1a21      	subs	r1, r4, r0
    5d02:	2900      	cmp	r1, #0
    5d04:	dd44      	ble.n	5d90 <__aeabi_fsub+0x170>
    5d06:	2800      	cmp	r0, #0
    5d08:	d027      	beq.n	5d5a <__aeabi_fsub+0x13a>
    5d0a:	2cff      	cmp	r4, #255	; 0xff
    5d0c:	d0a4      	beq.n	5c58 <__aeabi_fsub+0x38>
    5d0e:	2080      	movs	r0, #128	; 0x80
    5d10:	04c0      	lsls	r0, r0, #19
    5d12:	4305      	orrs	r5, r0
    5d14:	291b      	cmp	r1, #27
    5d16:	dd00      	ble.n	5d1a <__aeabi_fsub+0xfa>
    5d18:	e0f2      	b.n	5f00 <__aeabi_fsub+0x2e0>
    5d1a:	1c28      	adds	r0, r5, #0
    5d1c:	2720      	movs	r7, #32
    5d1e:	40c8      	lsrs	r0, r1
    5d20:	1a79      	subs	r1, r7, r1
    5d22:	408d      	lsls	r5, r1
    5d24:	1e69      	subs	r1, r5, #1
    5d26:	418d      	sbcs	r5, r1
    5d28:	4305      	orrs	r5, r0
    5d2a:	195b      	adds	r3, r3, r5
    5d2c:	0159      	lsls	r1, r3, #5
    5d2e:	d400      	bmi.n	5d32 <__aeabi_fsub+0x112>
    5d30:	e792      	b.n	5c58 <__aeabi_fsub+0x38>
    5d32:	3401      	adds	r4, #1
    5d34:	2cff      	cmp	r4, #255	; 0xff
    5d36:	d059      	beq.n	5dec <__aeabi_fsub+0x1cc>
    5d38:	4973      	ldr	r1, [pc, #460]	; (5f08 <__aeabi_fsub+0x2e8>)
    5d3a:	2201      	movs	r2, #1
    5d3c:	401a      	ands	r2, r3
    5d3e:	400b      	ands	r3, r1
    5d40:	085b      	lsrs	r3, r3, #1
    5d42:	4313      	orrs	r3, r2
    5d44:	e788      	b.n	5c58 <__aeabi_fsub+0x38>
    5d46:	2d00      	cmp	r5, #0
    5d48:	d000      	beq.n	5d4c <__aeabi_fsub+0x12c>
    5d4a:	e77a      	b.n	5c42 <__aeabi_fsub+0x22>
    5d4c:	e777      	b.n	5c3e <__aeabi_fsub+0x1e>
    5d4e:	3a01      	subs	r2, #1
    5d50:	2a00      	cmp	r2, #0
    5d52:	d0ad      	beq.n	5cb0 <__aeabi_fsub+0x90>
    5d54:	2cff      	cmp	r4, #255	; 0xff
    5d56:	d1a0      	bne.n	5c9a <__aeabi_fsub+0x7a>
    5d58:	e77e      	b.n	5c58 <__aeabi_fsub+0x38>
    5d5a:	2d00      	cmp	r5, #0
    5d5c:	d100      	bne.n	5d60 <__aeabi_fsub+0x140>
    5d5e:	e77b      	b.n	5c58 <__aeabi_fsub+0x38>
    5d60:	3901      	subs	r1, #1
    5d62:	2900      	cmp	r1, #0
    5d64:	d0e1      	beq.n	5d2a <__aeabi_fsub+0x10a>
    5d66:	2cff      	cmp	r4, #255	; 0xff
    5d68:	d1d4      	bne.n	5d14 <__aeabi_fsub+0xf4>
    5d6a:	e775      	b.n	5c58 <__aeabi_fsub+0x38>
    5d6c:	2a00      	cmp	r2, #0
    5d6e:	d11b      	bne.n	5da8 <__aeabi_fsub+0x188>
    5d70:	1c62      	adds	r2, r4, #1
    5d72:	b2d2      	uxtb	r2, r2
    5d74:	2a01      	cmp	r2, #1
    5d76:	dd4b      	ble.n	5e10 <__aeabi_fsub+0x1f0>
    5d78:	1b5f      	subs	r7, r3, r5
    5d7a:	017a      	lsls	r2, r7, #5
    5d7c:	d523      	bpl.n	5dc6 <__aeabi_fsub+0x1a6>
    5d7e:	1aef      	subs	r7, r5, r3
    5d80:	1c0e      	adds	r6, r1, #0
    5d82:	e79a      	b.n	5cba <__aeabi_fsub+0x9a>
    5d84:	2300      	movs	r3, #0
    5d86:	e77b      	b.n	5c80 <__aeabi_fsub+0x60>
    5d88:	4b5f      	ldr	r3, [pc, #380]	; (5f08 <__aeabi_fsub+0x2e8>)
    5d8a:	1aa4      	subs	r4, r4, r2
    5d8c:	403b      	ands	r3, r7
    5d8e:	e763      	b.n	5c58 <__aeabi_fsub+0x38>
    5d90:	2900      	cmp	r1, #0
    5d92:	d146      	bne.n	5e22 <__aeabi_fsub+0x202>
    5d94:	1c61      	adds	r1, r4, #1
    5d96:	b2c8      	uxtb	r0, r1
    5d98:	2801      	cmp	r0, #1
    5d9a:	dd29      	ble.n	5df0 <__aeabi_fsub+0x1d0>
    5d9c:	29ff      	cmp	r1, #255	; 0xff
    5d9e:	d024      	beq.n	5dea <__aeabi_fsub+0x1ca>
    5da0:	18eb      	adds	r3, r5, r3
    5da2:	085b      	lsrs	r3, r3, #1
    5da4:	1c0c      	adds	r4, r1, #0
    5da6:	e757      	b.n	5c58 <__aeabi_fsub+0x38>
    5da8:	2c00      	cmp	r4, #0
    5daa:	d013      	beq.n	5dd4 <__aeabi_fsub+0x1b4>
    5dac:	28ff      	cmp	r0, #255	; 0xff
    5dae:	d018      	beq.n	5de2 <__aeabi_fsub+0x1c2>
    5db0:	2480      	movs	r4, #128	; 0x80
    5db2:	04e4      	lsls	r4, r4, #19
    5db4:	4252      	negs	r2, r2
    5db6:	4323      	orrs	r3, r4
    5db8:	2a1b      	cmp	r2, #27
    5dba:	dd4d      	ble.n	5e58 <__aeabi_fsub+0x238>
    5dbc:	2301      	movs	r3, #1
    5dbe:	1aeb      	subs	r3, r5, r3
    5dc0:	1c04      	adds	r4, r0, #0
    5dc2:	1c0e      	adds	r6, r1, #0
    5dc4:	e775      	b.n	5cb2 <__aeabi_fsub+0x92>
    5dc6:	2f00      	cmp	r7, #0
    5dc8:	d000      	beq.n	5dcc <__aeabi_fsub+0x1ac>
    5dca:	e776      	b.n	5cba <__aeabi_fsub+0x9a>
    5dcc:	2300      	movs	r3, #0
    5dce:	2200      	movs	r2, #0
    5dd0:	2400      	movs	r4, #0
    5dd2:	e78a      	b.n	5cea <__aeabi_fsub+0xca>
    5dd4:	2b00      	cmp	r3, #0
    5dd6:	d03b      	beq.n	5e50 <__aeabi_fsub+0x230>
    5dd8:	43d2      	mvns	r2, r2
    5dda:	2a00      	cmp	r2, #0
    5ddc:	d0ef      	beq.n	5dbe <__aeabi_fsub+0x19e>
    5dde:	28ff      	cmp	r0, #255	; 0xff
    5de0:	d1ea      	bne.n	5db8 <__aeabi_fsub+0x198>
    5de2:	1c2b      	adds	r3, r5, #0
    5de4:	24ff      	movs	r4, #255	; 0xff
    5de6:	1c0e      	adds	r6, r1, #0
    5de8:	e736      	b.n	5c58 <__aeabi_fsub+0x38>
    5dea:	24ff      	movs	r4, #255	; 0xff
    5dec:	2300      	movs	r3, #0
    5dee:	e77c      	b.n	5cea <__aeabi_fsub+0xca>
    5df0:	2c00      	cmp	r4, #0
    5df2:	d15c      	bne.n	5eae <__aeabi_fsub+0x28e>
    5df4:	2b00      	cmp	r3, #0
    5df6:	d100      	bne.n	5dfa <__aeabi_fsub+0x1da>
    5df8:	e080      	b.n	5efc <__aeabi_fsub+0x2dc>
    5dfa:	2d00      	cmp	r5, #0
    5dfc:	d100      	bne.n	5e00 <__aeabi_fsub+0x1e0>
    5dfe:	e72b      	b.n	5c58 <__aeabi_fsub+0x38>
    5e00:	195b      	adds	r3, r3, r5
    5e02:	0158      	lsls	r0, r3, #5
    5e04:	d400      	bmi.n	5e08 <__aeabi_fsub+0x1e8>
    5e06:	e727      	b.n	5c58 <__aeabi_fsub+0x38>
    5e08:	4a3f      	ldr	r2, [pc, #252]	; (5f08 <__aeabi_fsub+0x2e8>)
    5e0a:	2401      	movs	r4, #1
    5e0c:	4013      	ands	r3, r2
    5e0e:	e723      	b.n	5c58 <__aeabi_fsub+0x38>
    5e10:	2c00      	cmp	r4, #0
    5e12:	d115      	bne.n	5e40 <__aeabi_fsub+0x220>
    5e14:	2b00      	cmp	r3, #0
    5e16:	d140      	bne.n	5e9a <__aeabi_fsub+0x27a>
    5e18:	2d00      	cmp	r5, #0
    5e1a:	d063      	beq.n	5ee4 <__aeabi_fsub+0x2c4>
    5e1c:	1c2b      	adds	r3, r5, #0
    5e1e:	1c0e      	adds	r6, r1, #0
    5e20:	e71a      	b.n	5c58 <__aeabi_fsub+0x38>
    5e22:	2c00      	cmp	r4, #0
    5e24:	d121      	bne.n	5e6a <__aeabi_fsub+0x24a>
    5e26:	2b00      	cmp	r3, #0
    5e28:	d054      	beq.n	5ed4 <__aeabi_fsub+0x2b4>
    5e2a:	43c9      	mvns	r1, r1
    5e2c:	2900      	cmp	r1, #0
    5e2e:	d004      	beq.n	5e3a <__aeabi_fsub+0x21a>
    5e30:	28ff      	cmp	r0, #255	; 0xff
    5e32:	d04c      	beq.n	5ece <__aeabi_fsub+0x2ae>
    5e34:	291b      	cmp	r1, #27
    5e36:	dd58      	ble.n	5eea <__aeabi_fsub+0x2ca>
    5e38:	2301      	movs	r3, #1
    5e3a:	195b      	adds	r3, r3, r5
    5e3c:	1c04      	adds	r4, r0, #0
    5e3e:	e775      	b.n	5d2c <__aeabi_fsub+0x10c>
    5e40:	2b00      	cmp	r3, #0
    5e42:	d119      	bne.n	5e78 <__aeabi_fsub+0x258>
    5e44:	2d00      	cmp	r5, #0
    5e46:	d048      	beq.n	5eda <__aeabi_fsub+0x2ba>
    5e48:	1c2b      	adds	r3, r5, #0
    5e4a:	1c0e      	adds	r6, r1, #0
    5e4c:	24ff      	movs	r4, #255	; 0xff
    5e4e:	e703      	b.n	5c58 <__aeabi_fsub+0x38>
    5e50:	1c2b      	adds	r3, r5, #0
    5e52:	1c04      	adds	r4, r0, #0
    5e54:	1c0e      	adds	r6, r1, #0
    5e56:	e6ff      	b.n	5c58 <__aeabi_fsub+0x38>
    5e58:	1c1c      	adds	r4, r3, #0
    5e5a:	2620      	movs	r6, #32
    5e5c:	40d4      	lsrs	r4, r2
    5e5e:	1ab2      	subs	r2, r6, r2
    5e60:	4093      	lsls	r3, r2
    5e62:	1e5a      	subs	r2, r3, #1
    5e64:	4193      	sbcs	r3, r2
    5e66:	4323      	orrs	r3, r4
    5e68:	e7a9      	b.n	5dbe <__aeabi_fsub+0x19e>
    5e6a:	28ff      	cmp	r0, #255	; 0xff
    5e6c:	d02f      	beq.n	5ece <__aeabi_fsub+0x2ae>
    5e6e:	2480      	movs	r4, #128	; 0x80
    5e70:	04e4      	lsls	r4, r4, #19
    5e72:	4249      	negs	r1, r1
    5e74:	4323      	orrs	r3, r4
    5e76:	e7dd      	b.n	5e34 <__aeabi_fsub+0x214>
    5e78:	24ff      	movs	r4, #255	; 0xff
    5e7a:	2d00      	cmp	r5, #0
    5e7c:	d100      	bne.n	5e80 <__aeabi_fsub+0x260>
    5e7e:	e6eb      	b.n	5c58 <__aeabi_fsub+0x38>
    5e80:	2280      	movs	r2, #128	; 0x80
    5e82:	08db      	lsrs	r3, r3, #3
    5e84:	03d2      	lsls	r2, r2, #15
    5e86:	4213      	tst	r3, r2
    5e88:	d004      	beq.n	5e94 <__aeabi_fsub+0x274>
    5e8a:	08ed      	lsrs	r5, r5, #3
    5e8c:	4215      	tst	r5, r2
    5e8e:	d101      	bne.n	5e94 <__aeabi_fsub+0x274>
    5e90:	1c2b      	adds	r3, r5, #0
    5e92:	1c0e      	adds	r6, r1, #0
    5e94:	00db      	lsls	r3, r3, #3
    5e96:	24ff      	movs	r4, #255	; 0xff
    5e98:	e6de      	b.n	5c58 <__aeabi_fsub+0x38>
    5e9a:	2d00      	cmp	r5, #0
    5e9c:	d100      	bne.n	5ea0 <__aeabi_fsub+0x280>
    5e9e:	e6db      	b.n	5c58 <__aeabi_fsub+0x38>
    5ea0:	1b5a      	subs	r2, r3, r5
    5ea2:	0150      	lsls	r0, r2, #5
    5ea4:	d400      	bmi.n	5ea8 <__aeabi_fsub+0x288>
    5ea6:	e71c      	b.n	5ce2 <__aeabi_fsub+0xc2>
    5ea8:	1aeb      	subs	r3, r5, r3
    5eaa:	1c0e      	adds	r6, r1, #0
    5eac:	e6d4      	b.n	5c58 <__aeabi_fsub+0x38>
    5eae:	2b00      	cmp	r3, #0
    5eb0:	d00d      	beq.n	5ece <__aeabi_fsub+0x2ae>
    5eb2:	24ff      	movs	r4, #255	; 0xff
    5eb4:	2d00      	cmp	r5, #0
    5eb6:	d100      	bne.n	5eba <__aeabi_fsub+0x29a>
    5eb8:	e6ce      	b.n	5c58 <__aeabi_fsub+0x38>
    5eba:	2280      	movs	r2, #128	; 0x80
    5ebc:	08db      	lsrs	r3, r3, #3
    5ebe:	03d2      	lsls	r2, r2, #15
    5ec0:	4213      	tst	r3, r2
    5ec2:	d0e7      	beq.n	5e94 <__aeabi_fsub+0x274>
    5ec4:	08ed      	lsrs	r5, r5, #3
    5ec6:	4215      	tst	r5, r2
    5ec8:	d1e4      	bne.n	5e94 <__aeabi_fsub+0x274>
    5eca:	1c2b      	adds	r3, r5, #0
    5ecc:	e7e2      	b.n	5e94 <__aeabi_fsub+0x274>
    5ece:	1c2b      	adds	r3, r5, #0
    5ed0:	24ff      	movs	r4, #255	; 0xff
    5ed2:	e6c1      	b.n	5c58 <__aeabi_fsub+0x38>
    5ed4:	1c2b      	adds	r3, r5, #0
    5ed6:	1c04      	adds	r4, r0, #0
    5ed8:	e6be      	b.n	5c58 <__aeabi_fsub+0x38>
    5eda:	2380      	movs	r3, #128	; 0x80
    5edc:	2200      	movs	r2, #0
    5ede:	049b      	lsls	r3, r3, #18
    5ee0:	24ff      	movs	r4, #255	; 0xff
    5ee2:	e702      	b.n	5cea <__aeabi_fsub+0xca>
    5ee4:	1c23      	adds	r3, r4, #0
    5ee6:	2200      	movs	r2, #0
    5ee8:	e6ff      	b.n	5cea <__aeabi_fsub+0xca>
    5eea:	1c1c      	adds	r4, r3, #0
    5eec:	2720      	movs	r7, #32
    5eee:	40cc      	lsrs	r4, r1
    5ef0:	1a79      	subs	r1, r7, r1
    5ef2:	408b      	lsls	r3, r1
    5ef4:	1e59      	subs	r1, r3, #1
    5ef6:	418b      	sbcs	r3, r1
    5ef8:	4323      	orrs	r3, r4
    5efa:	e79e      	b.n	5e3a <__aeabi_fsub+0x21a>
    5efc:	1c2b      	adds	r3, r5, #0
    5efe:	e6ab      	b.n	5c58 <__aeabi_fsub+0x38>
    5f00:	2501      	movs	r5, #1
    5f02:	e712      	b.n	5d2a <__aeabi_fsub+0x10a>
    5f04:	2501      	movs	r5, #1
    5f06:	e6d3      	b.n	5cb0 <__aeabi_fsub+0x90>
    5f08:	fbffffff 	.word	0xfbffffff

00005f0c <__aeabi_f2iz>:
    5f0c:	0243      	lsls	r3, r0, #9
    5f0e:	0a59      	lsrs	r1, r3, #9
    5f10:	0043      	lsls	r3, r0, #1
    5f12:	0fc2      	lsrs	r2, r0, #31
    5f14:	0e1b      	lsrs	r3, r3, #24
    5f16:	2000      	movs	r0, #0
    5f18:	2b7e      	cmp	r3, #126	; 0x7e
    5f1a:	dd0d      	ble.n	5f38 <__aeabi_f2iz+0x2c>
    5f1c:	2b9d      	cmp	r3, #157	; 0x9d
    5f1e:	dc0c      	bgt.n	5f3a <__aeabi_f2iz+0x2e>
    5f20:	2080      	movs	r0, #128	; 0x80
    5f22:	0400      	lsls	r0, r0, #16
    5f24:	4301      	orrs	r1, r0
    5f26:	2b95      	cmp	r3, #149	; 0x95
    5f28:	dc0a      	bgt.n	5f40 <__aeabi_f2iz+0x34>
    5f2a:	2096      	movs	r0, #150	; 0x96
    5f2c:	1ac3      	subs	r3, r0, r3
    5f2e:	40d9      	lsrs	r1, r3
    5f30:	4248      	negs	r0, r1
    5f32:	2a00      	cmp	r2, #0
    5f34:	d100      	bne.n	5f38 <__aeabi_f2iz+0x2c>
    5f36:	1c08      	adds	r0, r1, #0
    5f38:	4770      	bx	lr
    5f3a:	4b03      	ldr	r3, [pc, #12]	; (5f48 <__aeabi_f2iz+0x3c>)
    5f3c:	18d0      	adds	r0, r2, r3
    5f3e:	e7fb      	b.n	5f38 <__aeabi_f2iz+0x2c>
    5f40:	3b96      	subs	r3, #150	; 0x96
    5f42:	4099      	lsls	r1, r3
    5f44:	e7f4      	b.n	5f30 <__aeabi_f2iz+0x24>
    5f46:	46c0      	nop			; (mov r8, r8)
    5f48:	7fffffff 	.word	0x7fffffff

00005f4c <__aeabi_i2f>:
    5f4c:	b570      	push	{r4, r5, r6, lr}
    5f4e:	1e04      	subs	r4, r0, #0
    5f50:	d03c      	beq.n	5fcc <__aeabi_i2f+0x80>
    5f52:	0fc6      	lsrs	r6, r0, #31
    5f54:	d000      	beq.n	5f58 <__aeabi_i2f+0xc>
    5f56:	4244      	negs	r4, r0
    5f58:	1c20      	adds	r0, r4, #0
    5f5a:	f001 ffb1 	bl	7ec0 <__clzsi2>
    5f5e:	239e      	movs	r3, #158	; 0x9e
    5f60:	1c25      	adds	r5, r4, #0
    5f62:	1a1b      	subs	r3, r3, r0
    5f64:	2b96      	cmp	r3, #150	; 0x96
    5f66:	dc0c      	bgt.n	5f82 <__aeabi_i2f+0x36>
    5f68:	3808      	subs	r0, #8
    5f6a:	4084      	lsls	r4, r0
    5f6c:	0264      	lsls	r4, r4, #9
    5f6e:	0a64      	lsrs	r4, r4, #9
    5f70:	b2db      	uxtb	r3, r3
    5f72:	1c32      	adds	r2, r6, #0
    5f74:	0264      	lsls	r4, r4, #9
    5f76:	05db      	lsls	r3, r3, #23
    5f78:	0a60      	lsrs	r0, r4, #9
    5f7a:	07d2      	lsls	r2, r2, #31
    5f7c:	4318      	orrs	r0, r3
    5f7e:	4310      	orrs	r0, r2
    5f80:	bd70      	pop	{r4, r5, r6, pc}
    5f82:	2b99      	cmp	r3, #153	; 0x99
    5f84:	dd0a      	ble.n	5f9c <__aeabi_i2f+0x50>
    5f86:	2205      	movs	r2, #5
    5f88:	1a12      	subs	r2, r2, r0
    5f8a:	1c21      	adds	r1, r4, #0
    5f8c:	40d1      	lsrs	r1, r2
    5f8e:	1c0a      	adds	r2, r1, #0
    5f90:	1c01      	adds	r1, r0, #0
    5f92:	311b      	adds	r1, #27
    5f94:	408d      	lsls	r5, r1
    5f96:	1e69      	subs	r1, r5, #1
    5f98:	418d      	sbcs	r5, r1
    5f9a:	4315      	orrs	r5, r2
    5f9c:	2805      	cmp	r0, #5
    5f9e:	dd01      	ble.n	5fa4 <__aeabi_i2f+0x58>
    5fa0:	1f42      	subs	r2, r0, #5
    5fa2:	4095      	lsls	r5, r2
    5fa4:	4c16      	ldr	r4, [pc, #88]	; (6000 <__aeabi_i2f+0xb4>)
    5fa6:	402c      	ands	r4, r5
    5fa8:	076a      	lsls	r2, r5, #29
    5faa:	d004      	beq.n	5fb6 <__aeabi_i2f+0x6a>
    5fac:	220f      	movs	r2, #15
    5fae:	4015      	ands	r5, r2
    5fb0:	2d04      	cmp	r5, #4
    5fb2:	d000      	beq.n	5fb6 <__aeabi_i2f+0x6a>
    5fb4:	3404      	adds	r4, #4
    5fb6:	0161      	lsls	r1, r4, #5
    5fb8:	d50c      	bpl.n	5fd4 <__aeabi_i2f+0x88>
    5fba:	239f      	movs	r3, #159	; 0x9f
    5fbc:	1a18      	subs	r0, r3, r0
    5fbe:	28ff      	cmp	r0, #255	; 0xff
    5fc0:	d01a      	beq.n	5ff8 <__aeabi_i2f+0xac>
    5fc2:	01a4      	lsls	r4, r4, #6
    5fc4:	0a64      	lsrs	r4, r4, #9
    5fc6:	b2c3      	uxtb	r3, r0
    5fc8:	1c32      	adds	r2, r6, #0
    5fca:	e7d3      	b.n	5f74 <__aeabi_i2f+0x28>
    5fcc:	2200      	movs	r2, #0
    5fce:	2300      	movs	r3, #0
    5fd0:	2400      	movs	r4, #0
    5fd2:	e7cf      	b.n	5f74 <__aeabi_i2f+0x28>
    5fd4:	08e4      	lsrs	r4, r4, #3
    5fd6:	2bff      	cmp	r3, #255	; 0xff
    5fd8:	d004      	beq.n	5fe4 <__aeabi_i2f+0x98>
    5fda:	0264      	lsls	r4, r4, #9
    5fdc:	0a64      	lsrs	r4, r4, #9
    5fde:	b2db      	uxtb	r3, r3
    5fe0:	1c32      	adds	r2, r6, #0
    5fe2:	e7c7      	b.n	5f74 <__aeabi_i2f+0x28>
    5fe4:	2c00      	cmp	r4, #0
    5fe6:	d004      	beq.n	5ff2 <__aeabi_i2f+0xa6>
    5fe8:	2080      	movs	r0, #128	; 0x80
    5fea:	03c0      	lsls	r0, r0, #15
    5fec:	4304      	orrs	r4, r0
    5fee:	0264      	lsls	r4, r4, #9
    5ff0:	0a64      	lsrs	r4, r4, #9
    5ff2:	1c32      	adds	r2, r6, #0
    5ff4:	23ff      	movs	r3, #255	; 0xff
    5ff6:	e7bd      	b.n	5f74 <__aeabi_i2f+0x28>
    5ff8:	1c32      	adds	r2, r6, #0
    5ffa:	23ff      	movs	r3, #255	; 0xff
    5ffc:	2400      	movs	r4, #0
    5ffe:	e7b9      	b.n	5f74 <__aeabi_i2f+0x28>
    6000:	fbffffff 	.word	0xfbffffff

00006004 <__aeabi_ui2f>:
    6004:	b510      	push	{r4, lr}
    6006:	1e04      	subs	r4, r0, #0
    6008:	d033      	beq.n	6072 <__aeabi_ui2f+0x6e>
    600a:	f001 ff59 	bl	7ec0 <__clzsi2>
    600e:	239e      	movs	r3, #158	; 0x9e
    6010:	1a1b      	subs	r3, r3, r0
    6012:	2b96      	cmp	r3, #150	; 0x96
    6014:	dc09      	bgt.n	602a <__aeabi_ui2f+0x26>
    6016:	3808      	subs	r0, #8
    6018:	4084      	lsls	r4, r0
    601a:	0264      	lsls	r4, r4, #9
    601c:	0a64      	lsrs	r4, r4, #9
    601e:	b2db      	uxtb	r3, r3
    6020:	0264      	lsls	r4, r4, #9
    6022:	05db      	lsls	r3, r3, #23
    6024:	0a60      	lsrs	r0, r4, #9
    6026:	4318      	orrs	r0, r3
    6028:	bd10      	pop	{r4, pc}
    602a:	2b99      	cmp	r3, #153	; 0x99
    602c:	dd0a      	ble.n	6044 <__aeabi_ui2f+0x40>
    602e:	2205      	movs	r2, #5
    6030:	1a12      	subs	r2, r2, r0
    6032:	1c21      	adds	r1, r4, #0
    6034:	40d1      	lsrs	r1, r2
    6036:	1c0a      	adds	r2, r1, #0
    6038:	1c01      	adds	r1, r0, #0
    603a:	311b      	adds	r1, #27
    603c:	408c      	lsls	r4, r1
    603e:	1e61      	subs	r1, r4, #1
    6040:	418c      	sbcs	r4, r1
    6042:	4314      	orrs	r4, r2
    6044:	2805      	cmp	r0, #5
    6046:	dd01      	ble.n	604c <__aeabi_ui2f+0x48>
    6048:	1f42      	subs	r2, r0, #5
    604a:	4094      	lsls	r4, r2
    604c:	4a14      	ldr	r2, [pc, #80]	; (60a0 <__aeabi_ui2f+0x9c>)
    604e:	4022      	ands	r2, r4
    6050:	0761      	lsls	r1, r4, #29
    6052:	d004      	beq.n	605e <__aeabi_ui2f+0x5a>
    6054:	210f      	movs	r1, #15
    6056:	400c      	ands	r4, r1
    6058:	2c04      	cmp	r4, #4
    605a:	d000      	beq.n	605e <__aeabi_ui2f+0x5a>
    605c:	3204      	adds	r2, #4
    605e:	0151      	lsls	r1, r2, #5
    6060:	d50a      	bpl.n	6078 <__aeabi_ui2f+0x74>
    6062:	239f      	movs	r3, #159	; 0x9f
    6064:	1a18      	subs	r0, r3, r0
    6066:	28ff      	cmp	r0, #255	; 0xff
    6068:	d016      	beq.n	6098 <__aeabi_ui2f+0x94>
    606a:	0194      	lsls	r4, r2, #6
    606c:	0a64      	lsrs	r4, r4, #9
    606e:	b2c3      	uxtb	r3, r0
    6070:	e7d6      	b.n	6020 <__aeabi_ui2f+0x1c>
    6072:	2300      	movs	r3, #0
    6074:	2400      	movs	r4, #0
    6076:	e7d3      	b.n	6020 <__aeabi_ui2f+0x1c>
    6078:	08d2      	lsrs	r2, r2, #3
    607a:	2bff      	cmp	r3, #255	; 0xff
    607c:	d003      	beq.n	6086 <__aeabi_ui2f+0x82>
    607e:	0254      	lsls	r4, r2, #9
    6080:	0a64      	lsrs	r4, r4, #9
    6082:	b2db      	uxtb	r3, r3
    6084:	e7cc      	b.n	6020 <__aeabi_ui2f+0x1c>
    6086:	2a00      	cmp	r2, #0
    6088:	d006      	beq.n	6098 <__aeabi_ui2f+0x94>
    608a:	2480      	movs	r4, #128	; 0x80
    608c:	03e4      	lsls	r4, r4, #15
    608e:	4314      	orrs	r4, r2
    6090:	0264      	lsls	r4, r4, #9
    6092:	0a64      	lsrs	r4, r4, #9
    6094:	23ff      	movs	r3, #255	; 0xff
    6096:	e7c3      	b.n	6020 <__aeabi_ui2f+0x1c>
    6098:	23ff      	movs	r3, #255	; 0xff
    609a:	2400      	movs	r4, #0
    609c:	e7c0      	b.n	6020 <__aeabi_ui2f+0x1c>
    609e:	46c0      	nop			; (mov r8, r8)
    60a0:	fbffffff 	.word	0xfbffffff

000060a4 <__aeabi_dadd>:
    60a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60a6:	465f      	mov	r7, fp
    60a8:	4656      	mov	r6, sl
    60aa:	4644      	mov	r4, r8
    60ac:	464d      	mov	r5, r9
    60ae:	b4f0      	push	{r4, r5, r6, r7}
    60b0:	030c      	lsls	r4, r1, #12
    60b2:	004d      	lsls	r5, r1, #1
    60b4:	0fce      	lsrs	r6, r1, #31
    60b6:	0a61      	lsrs	r1, r4, #9
    60b8:	0f44      	lsrs	r4, r0, #29
    60ba:	4321      	orrs	r1, r4
    60bc:	00c4      	lsls	r4, r0, #3
    60be:	0318      	lsls	r0, r3, #12
    60c0:	4680      	mov	r8, r0
    60c2:	0058      	lsls	r0, r3, #1
    60c4:	0d40      	lsrs	r0, r0, #21
    60c6:	4682      	mov	sl, r0
    60c8:	0fd8      	lsrs	r0, r3, #31
    60ca:	4684      	mov	ip, r0
    60cc:	4640      	mov	r0, r8
    60ce:	0a40      	lsrs	r0, r0, #9
    60d0:	0f53      	lsrs	r3, r2, #29
    60d2:	4303      	orrs	r3, r0
    60d4:	00d0      	lsls	r0, r2, #3
    60d6:	0d6d      	lsrs	r5, r5, #21
    60d8:	1c37      	adds	r7, r6, #0
    60da:	4683      	mov	fp, r0
    60dc:	4652      	mov	r2, sl
    60de:	4566      	cmp	r6, ip
    60e0:	d100      	bne.n	60e4 <__aeabi_dadd+0x40>
    60e2:	e0a4      	b.n	622e <__aeabi_dadd+0x18a>
    60e4:	1aaf      	subs	r7, r5, r2
    60e6:	2f00      	cmp	r7, #0
    60e8:	dc00      	bgt.n	60ec <__aeabi_dadd+0x48>
    60ea:	e109      	b.n	6300 <__aeabi_dadd+0x25c>
    60ec:	2a00      	cmp	r2, #0
    60ee:	d13b      	bne.n	6168 <__aeabi_dadd+0xc4>
    60f0:	4318      	orrs	r0, r3
    60f2:	d000      	beq.n	60f6 <__aeabi_dadd+0x52>
    60f4:	e0ea      	b.n	62cc <__aeabi_dadd+0x228>
    60f6:	0763      	lsls	r3, r4, #29
    60f8:	d100      	bne.n	60fc <__aeabi_dadd+0x58>
    60fa:	e087      	b.n	620c <__aeabi_dadd+0x168>
    60fc:	230f      	movs	r3, #15
    60fe:	4023      	ands	r3, r4
    6100:	2b04      	cmp	r3, #4
    6102:	d100      	bne.n	6106 <__aeabi_dadd+0x62>
    6104:	e082      	b.n	620c <__aeabi_dadd+0x168>
    6106:	1d22      	adds	r2, r4, #4
    6108:	42a2      	cmp	r2, r4
    610a:	41a4      	sbcs	r4, r4
    610c:	4264      	negs	r4, r4
    610e:	2380      	movs	r3, #128	; 0x80
    6110:	1909      	adds	r1, r1, r4
    6112:	041b      	lsls	r3, r3, #16
    6114:	400b      	ands	r3, r1
    6116:	1c37      	adds	r7, r6, #0
    6118:	1c14      	adds	r4, r2, #0
    611a:	2b00      	cmp	r3, #0
    611c:	d100      	bne.n	6120 <__aeabi_dadd+0x7c>
    611e:	e07c      	b.n	621a <__aeabi_dadd+0x176>
    6120:	4bce      	ldr	r3, [pc, #824]	; (645c <__aeabi_dadd+0x3b8>)
    6122:	3501      	adds	r5, #1
    6124:	429d      	cmp	r5, r3
    6126:	d100      	bne.n	612a <__aeabi_dadd+0x86>
    6128:	e105      	b.n	6336 <__aeabi_dadd+0x292>
    612a:	4bcd      	ldr	r3, [pc, #820]	; (6460 <__aeabi_dadd+0x3bc>)
    612c:	08e4      	lsrs	r4, r4, #3
    612e:	4019      	ands	r1, r3
    6130:	0748      	lsls	r0, r1, #29
    6132:	0249      	lsls	r1, r1, #9
    6134:	4304      	orrs	r4, r0
    6136:	0b0b      	lsrs	r3, r1, #12
    6138:	2000      	movs	r0, #0
    613a:	2100      	movs	r1, #0
    613c:	031b      	lsls	r3, r3, #12
    613e:	0b1a      	lsrs	r2, r3, #12
    6140:	0d0b      	lsrs	r3, r1, #20
    6142:	056d      	lsls	r5, r5, #21
    6144:	051b      	lsls	r3, r3, #20
    6146:	4313      	orrs	r3, r2
    6148:	086a      	lsrs	r2, r5, #1
    614a:	4dc6      	ldr	r5, [pc, #792]	; (6464 <__aeabi_dadd+0x3c0>)
    614c:	07ff      	lsls	r7, r7, #31
    614e:	401d      	ands	r5, r3
    6150:	4315      	orrs	r5, r2
    6152:	006d      	lsls	r5, r5, #1
    6154:	086d      	lsrs	r5, r5, #1
    6156:	1c29      	adds	r1, r5, #0
    6158:	4339      	orrs	r1, r7
    615a:	1c20      	adds	r0, r4, #0
    615c:	bc3c      	pop	{r2, r3, r4, r5}
    615e:	4690      	mov	r8, r2
    6160:	4699      	mov	r9, r3
    6162:	46a2      	mov	sl, r4
    6164:	46ab      	mov	fp, r5
    6166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6168:	48bc      	ldr	r0, [pc, #752]	; (645c <__aeabi_dadd+0x3b8>)
    616a:	4285      	cmp	r5, r0
    616c:	d0c3      	beq.n	60f6 <__aeabi_dadd+0x52>
    616e:	2080      	movs	r0, #128	; 0x80
    6170:	0400      	lsls	r0, r0, #16
    6172:	4303      	orrs	r3, r0
    6174:	2f38      	cmp	r7, #56	; 0x38
    6176:	dd00      	ble.n	617a <__aeabi_dadd+0xd6>
    6178:	e0f0      	b.n	635c <__aeabi_dadd+0x2b8>
    617a:	2f1f      	cmp	r7, #31
    617c:	dd00      	ble.n	6180 <__aeabi_dadd+0xdc>
    617e:	e124      	b.n	63ca <__aeabi_dadd+0x326>
    6180:	2020      	movs	r0, #32
    6182:	1bc0      	subs	r0, r0, r7
    6184:	1c1a      	adds	r2, r3, #0
    6186:	4681      	mov	r9, r0
    6188:	4082      	lsls	r2, r0
    618a:	4658      	mov	r0, fp
    618c:	40f8      	lsrs	r0, r7
    618e:	4302      	orrs	r2, r0
    6190:	4694      	mov	ip, r2
    6192:	4658      	mov	r0, fp
    6194:	464a      	mov	r2, r9
    6196:	4090      	lsls	r0, r2
    6198:	1e42      	subs	r2, r0, #1
    619a:	4190      	sbcs	r0, r2
    619c:	40fb      	lsrs	r3, r7
    619e:	4662      	mov	r2, ip
    61a0:	4302      	orrs	r2, r0
    61a2:	1c1f      	adds	r7, r3, #0
    61a4:	1aa2      	subs	r2, r4, r2
    61a6:	4294      	cmp	r4, r2
    61a8:	41a4      	sbcs	r4, r4
    61aa:	4264      	negs	r4, r4
    61ac:	1bc9      	subs	r1, r1, r7
    61ae:	1b09      	subs	r1, r1, r4
    61b0:	1c14      	adds	r4, r2, #0
    61b2:	020b      	lsls	r3, r1, #8
    61b4:	d59f      	bpl.n	60f6 <__aeabi_dadd+0x52>
    61b6:	0249      	lsls	r1, r1, #9
    61b8:	0a4f      	lsrs	r7, r1, #9
    61ba:	2f00      	cmp	r7, #0
    61bc:	d100      	bne.n	61c0 <__aeabi_dadd+0x11c>
    61be:	e0c8      	b.n	6352 <__aeabi_dadd+0x2ae>
    61c0:	1c38      	adds	r0, r7, #0
    61c2:	f001 fe7d 	bl	7ec0 <__clzsi2>
    61c6:	1c02      	adds	r2, r0, #0
    61c8:	3a08      	subs	r2, #8
    61ca:	2a1f      	cmp	r2, #31
    61cc:	dd00      	ble.n	61d0 <__aeabi_dadd+0x12c>
    61ce:	e0b5      	b.n	633c <__aeabi_dadd+0x298>
    61d0:	2128      	movs	r1, #40	; 0x28
    61d2:	1a09      	subs	r1, r1, r0
    61d4:	1c20      	adds	r0, r4, #0
    61d6:	4097      	lsls	r7, r2
    61d8:	40c8      	lsrs	r0, r1
    61da:	4307      	orrs	r7, r0
    61dc:	4094      	lsls	r4, r2
    61de:	4295      	cmp	r5, r2
    61e0:	dd00      	ble.n	61e4 <__aeabi_dadd+0x140>
    61e2:	e0b2      	b.n	634a <__aeabi_dadd+0x2a6>
    61e4:	1b55      	subs	r5, r2, r5
    61e6:	1c69      	adds	r1, r5, #1
    61e8:	291f      	cmp	r1, #31
    61ea:	dd00      	ble.n	61ee <__aeabi_dadd+0x14a>
    61ec:	e0dc      	b.n	63a8 <__aeabi_dadd+0x304>
    61ee:	221f      	movs	r2, #31
    61f0:	1b55      	subs	r5, r2, r5
    61f2:	1c3b      	adds	r3, r7, #0
    61f4:	1c22      	adds	r2, r4, #0
    61f6:	40ab      	lsls	r3, r5
    61f8:	40ca      	lsrs	r2, r1
    61fa:	40ac      	lsls	r4, r5
    61fc:	1e65      	subs	r5, r4, #1
    61fe:	41ac      	sbcs	r4, r5
    6200:	4313      	orrs	r3, r2
    6202:	40cf      	lsrs	r7, r1
    6204:	431c      	orrs	r4, r3
    6206:	1c39      	adds	r1, r7, #0
    6208:	2500      	movs	r5, #0
    620a:	e774      	b.n	60f6 <__aeabi_dadd+0x52>
    620c:	2380      	movs	r3, #128	; 0x80
    620e:	041b      	lsls	r3, r3, #16
    6210:	400b      	ands	r3, r1
    6212:	1c37      	adds	r7, r6, #0
    6214:	2b00      	cmp	r3, #0
    6216:	d000      	beq.n	621a <__aeabi_dadd+0x176>
    6218:	e782      	b.n	6120 <__aeabi_dadd+0x7c>
    621a:	4b90      	ldr	r3, [pc, #576]	; (645c <__aeabi_dadd+0x3b8>)
    621c:	0748      	lsls	r0, r1, #29
    621e:	08e4      	lsrs	r4, r4, #3
    6220:	4304      	orrs	r4, r0
    6222:	08c9      	lsrs	r1, r1, #3
    6224:	429d      	cmp	r5, r3
    6226:	d048      	beq.n	62ba <__aeabi_dadd+0x216>
    6228:	0309      	lsls	r1, r1, #12
    622a:	0b0b      	lsrs	r3, r1, #12
    622c:	e784      	b.n	6138 <__aeabi_dadd+0x94>
    622e:	1aaa      	subs	r2, r5, r2
    6230:	4694      	mov	ip, r2
    6232:	2a00      	cmp	r2, #0
    6234:	dc00      	bgt.n	6238 <__aeabi_dadd+0x194>
    6236:	e098      	b.n	636a <__aeabi_dadd+0x2c6>
    6238:	4650      	mov	r0, sl
    623a:	2800      	cmp	r0, #0
    623c:	d052      	beq.n	62e4 <__aeabi_dadd+0x240>
    623e:	4887      	ldr	r0, [pc, #540]	; (645c <__aeabi_dadd+0x3b8>)
    6240:	4285      	cmp	r5, r0
    6242:	d100      	bne.n	6246 <__aeabi_dadd+0x1a2>
    6244:	e757      	b.n	60f6 <__aeabi_dadd+0x52>
    6246:	2080      	movs	r0, #128	; 0x80
    6248:	0400      	lsls	r0, r0, #16
    624a:	4303      	orrs	r3, r0
    624c:	4662      	mov	r2, ip
    624e:	2a38      	cmp	r2, #56	; 0x38
    6250:	dd00      	ble.n	6254 <__aeabi_dadd+0x1b0>
    6252:	e0fc      	b.n	644e <__aeabi_dadd+0x3aa>
    6254:	2a1f      	cmp	r2, #31
    6256:	dd00      	ble.n	625a <__aeabi_dadd+0x1b6>
    6258:	e14a      	b.n	64f0 <__aeabi_dadd+0x44c>
    625a:	2220      	movs	r2, #32
    625c:	4660      	mov	r0, ip
    625e:	1a10      	subs	r0, r2, r0
    6260:	1c1a      	adds	r2, r3, #0
    6262:	4082      	lsls	r2, r0
    6264:	4682      	mov	sl, r0
    6266:	4691      	mov	r9, r2
    6268:	4658      	mov	r0, fp
    626a:	4662      	mov	r2, ip
    626c:	40d0      	lsrs	r0, r2
    626e:	464a      	mov	r2, r9
    6270:	4302      	orrs	r2, r0
    6272:	4690      	mov	r8, r2
    6274:	4658      	mov	r0, fp
    6276:	4652      	mov	r2, sl
    6278:	4090      	lsls	r0, r2
    627a:	1e42      	subs	r2, r0, #1
    627c:	4190      	sbcs	r0, r2
    627e:	4642      	mov	r2, r8
    6280:	4302      	orrs	r2, r0
    6282:	4660      	mov	r0, ip
    6284:	40c3      	lsrs	r3, r0
    6286:	1912      	adds	r2, r2, r4
    6288:	42a2      	cmp	r2, r4
    628a:	41a4      	sbcs	r4, r4
    628c:	4264      	negs	r4, r4
    628e:	1859      	adds	r1, r3, r1
    6290:	1909      	adds	r1, r1, r4
    6292:	1c14      	adds	r4, r2, #0
    6294:	0208      	lsls	r0, r1, #8
    6296:	d400      	bmi.n	629a <__aeabi_dadd+0x1f6>
    6298:	e72d      	b.n	60f6 <__aeabi_dadd+0x52>
    629a:	4b70      	ldr	r3, [pc, #448]	; (645c <__aeabi_dadd+0x3b8>)
    629c:	3501      	adds	r5, #1
    629e:	429d      	cmp	r5, r3
    62a0:	d100      	bne.n	62a4 <__aeabi_dadd+0x200>
    62a2:	e122      	b.n	64ea <__aeabi_dadd+0x446>
    62a4:	4b6e      	ldr	r3, [pc, #440]	; (6460 <__aeabi_dadd+0x3bc>)
    62a6:	0860      	lsrs	r0, r4, #1
    62a8:	4019      	ands	r1, r3
    62aa:	2301      	movs	r3, #1
    62ac:	4023      	ands	r3, r4
    62ae:	1c1c      	adds	r4, r3, #0
    62b0:	4304      	orrs	r4, r0
    62b2:	07cb      	lsls	r3, r1, #31
    62b4:	431c      	orrs	r4, r3
    62b6:	0849      	lsrs	r1, r1, #1
    62b8:	e71d      	b.n	60f6 <__aeabi_dadd+0x52>
    62ba:	1c23      	adds	r3, r4, #0
    62bc:	430b      	orrs	r3, r1
    62be:	d03a      	beq.n	6336 <__aeabi_dadd+0x292>
    62c0:	2380      	movs	r3, #128	; 0x80
    62c2:	031b      	lsls	r3, r3, #12
    62c4:	430b      	orrs	r3, r1
    62c6:	031b      	lsls	r3, r3, #12
    62c8:	0b1b      	lsrs	r3, r3, #12
    62ca:	e735      	b.n	6138 <__aeabi_dadd+0x94>
    62cc:	3f01      	subs	r7, #1
    62ce:	2f00      	cmp	r7, #0
    62d0:	d165      	bne.n	639e <__aeabi_dadd+0x2fa>
    62d2:	4658      	mov	r0, fp
    62d4:	1a22      	subs	r2, r4, r0
    62d6:	4294      	cmp	r4, r2
    62d8:	41a4      	sbcs	r4, r4
    62da:	4264      	negs	r4, r4
    62dc:	1ac9      	subs	r1, r1, r3
    62de:	1b09      	subs	r1, r1, r4
    62e0:	1c14      	adds	r4, r2, #0
    62e2:	e766      	b.n	61b2 <__aeabi_dadd+0x10e>
    62e4:	4658      	mov	r0, fp
    62e6:	4318      	orrs	r0, r3
    62e8:	d100      	bne.n	62ec <__aeabi_dadd+0x248>
    62ea:	e704      	b.n	60f6 <__aeabi_dadd+0x52>
    62ec:	2201      	movs	r2, #1
    62ee:	4252      	negs	r2, r2
    62f0:	4494      	add	ip, r2
    62f2:	4660      	mov	r0, ip
    62f4:	2800      	cmp	r0, #0
    62f6:	d000      	beq.n	62fa <__aeabi_dadd+0x256>
    62f8:	e0c5      	b.n	6486 <__aeabi_dadd+0x3e2>
    62fa:	4658      	mov	r0, fp
    62fc:	1902      	adds	r2, r0, r4
    62fe:	e7c3      	b.n	6288 <__aeabi_dadd+0x1e4>
    6300:	2f00      	cmp	r7, #0
    6302:	d173      	bne.n	63ec <__aeabi_dadd+0x348>
    6304:	1c68      	adds	r0, r5, #1
    6306:	0540      	lsls	r0, r0, #21
    6308:	0d40      	lsrs	r0, r0, #21
    630a:	2801      	cmp	r0, #1
    630c:	dc00      	bgt.n	6310 <__aeabi_dadd+0x26c>
    630e:	e0de      	b.n	64ce <__aeabi_dadd+0x42a>
    6310:	465a      	mov	r2, fp
    6312:	1aa2      	subs	r2, r4, r2
    6314:	4294      	cmp	r4, r2
    6316:	41bf      	sbcs	r7, r7
    6318:	1ac8      	subs	r0, r1, r3
    631a:	427f      	negs	r7, r7
    631c:	1bc7      	subs	r7, r0, r7
    631e:	0238      	lsls	r0, r7, #8
    6320:	d400      	bmi.n	6324 <__aeabi_dadd+0x280>
    6322:	e089      	b.n	6438 <__aeabi_dadd+0x394>
    6324:	465a      	mov	r2, fp
    6326:	1b14      	subs	r4, r2, r4
    6328:	45a3      	cmp	fp, r4
    632a:	4192      	sbcs	r2, r2
    632c:	1a59      	subs	r1, r3, r1
    632e:	4252      	negs	r2, r2
    6330:	1a8f      	subs	r7, r1, r2
    6332:	4666      	mov	r6, ip
    6334:	e741      	b.n	61ba <__aeabi_dadd+0x116>
    6336:	2300      	movs	r3, #0
    6338:	2400      	movs	r4, #0
    633a:	e6fd      	b.n	6138 <__aeabi_dadd+0x94>
    633c:	1c27      	adds	r7, r4, #0
    633e:	3828      	subs	r0, #40	; 0x28
    6340:	4087      	lsls	r7, r0
    6342:	2400      	movs	r4, #0
    6344:	4295      	cmp	r5, r2
    6346:	dc00      	bgt.n	634a <__aeabi_dadd+0x2a6>
    6348:	e74c      	b.n	61e4 <__aeabi_dadd+0x140>
    634a:	4945      	ldr	r1, [pc, #276]	; (6460 <__aeabi_dadd+0x3bc>)
    634c:	1aad      	subs	r5, r5, r2
    634e:	4039      	ands	r1, r7
    6350:	e6d1      	b.n	60f6 <__aeabi_dadd+0x52>
    6352:	1c20      	adds	r0, r4, #0
    6354:	f001 fdb4 	bl	7ec0 <__clzsi2>
    6358:	3020      	adds	r0, #32
    635a:	e734      	b.n	61c6 <__aeabi_dadd+0x122>
    635c:	465a      	mov	r2, fp
    635e:	431a      	orrs	r2, r3
    6360:	1e53      	subs	r3, r2, #1
    6362:	419a      	sbcs	r2, r3
    6364:	b2d2      	uxtb	r2, r2
    6366:	2700      	movs	r7, #0
    6368:	e71c      	b.n	61a4 <__aeabi_dadd+0x100>
    636a:	2a00      	cmp	r2, #0
    636c:	d000      	beq.n	6370 <__aeabi_dadd+0x2cc>
    636e:	e0dc      	b.n	652a <__aeabi_dadd+0x486>
    6370:	1c68      	adds	r0, r5, #1
    6372:	0542      	lsls	r2, r0, #21
    6374:	0d52      	lsrs	r2, r2, #21
    6376:	2a01      	cmp	r2, #1
    6378:	dc00      	bgt.n	637c <__aeabi_dadd+0x2d8>
    637a:	e08d      	b.n	6498 <__aeabi_dadd+0x3f4>
    637c:	4d37      	ldr	r5, [pc, #220]	; (645c <__aeabi_dadd+0x3b8>)
    637e:	42a8      	cmp	r0, r5
    6380:	d100      	bne.n	6384 <__aeabi_dadd+0x2e0>
    6382:	e0f3      	b.n	656c <__aeabi_dadd+0x4c8>
    6384:	465d      	mov	r5, fp
    6386:	192a      	adds	r2, r5, r4
    6388:	42a2      	cmp	r2, r4
    638a:	41a4      	sbcs	r4, r4
    638c:	4264      	negs	r4, r4
    638e:	1859      	adds	r1, r3, r1
    6390:	1909      	adds	r1, r1, r4
    6392:	07cc      	lsls	r4, r1, #31
    6394:	0852      	lsrs	r2, r2, #1
    6396:	4314      	orrs	r4, r2
    6398:	0849      	lsrs	r1, r1, #1
    639a:	1c05      	adds	r5, r0, #0
    639c:	e6ab      	b.n	60f6 <__aeabi_dadd+0x52>
    639e:	482f      	ldr	r0, [pc, #188]	; (645c <__aeabi_dadd+0x3b8>)
    63a0:	4285      	cmp	r5, r0
    63a2:	d000      	beq.n	63a6 <__aeabi_dadd+0x302>
    63a4:	e6e6      	b.n	6174 <__aeabi_dadd+0xd0>
    63a6:	e6a6      	b.n	60f6 <__aeabi_dadd+0x52>
    63a8:	1c2b      	adds	r3, r5, #0
    63aa:	3b1f      	subs	r3, #31
    63ac:	1c3a      	adds	r2, r7, #0
    63ae:	40da      	lsrs	r2, r3
    63b0:	1c13      	adds	r3, r2, #0
    63b2:	2920      	cmp	r1, #32
    63b4:	d06c      	beq.n	6490 <__aeabi_dadd+0x3ec>
    63b6:	223f      	movs	r2, #63	; 0x3f
    63b8:	1b55      	subs	r5, r2, r5
    63ba:	40af      	lsls	r7, r5
    63bc:	433c      	orrs	r4, r7
    63be:	1e60      	subs	r0, r4, #1
    63c0:	4184      	sbcs	r4, r0
    63c2:	431c      	orrs	r4, r3
    63c4:	2100      	movs	r1, #0
    63c6:	2500      	movs	r5, #0
    63c8:	e695      	b.n	60f6 <__aeabi_dadd+0x52>
    63ca:	1c38      	adds	r0, r7, #0
    63cc:	3820      	subs	r0, #32
    63ce:	1c1a      	adds	r2, r3, #0
    63d0:	40c2      	lsrs	r2, r0
    63d2:	1c10      	adds	r0, r2, #0
    63d4:	2f20      	cmp	r7, #32
    63d6:	d05d      	beq.n	6494 <__aeabi_dadd+0x3f0>
    63d8:	2240      	movs	r2, #64	; 0x40
    63da:	1bd7      	subs	r7, r2, r7
    63dc:	40bb      	lsls	r3, r7
    63de:	465a      	mov	r2, fp
    63e0:	431a      	orrs	r2, r3
    63e2:	1e53      	subs	r3, r2, #1
    63e4:	419a      	sbcs	r2, r3
    63e6:	4302      	orrs	r2, r0
    63e8:	2700      	movs	r7, #0
    63ea:	e6db      	b.n	61a4 <__aeabi_dadd+0x100>
    63ec:	2d00      	cmp	r5, #0
    63ee:	d03b      	beq.n	6468 <__aeabi_dadd+0x3c4>
    63f0:	4d1a      	ldr	r5, [pc, #104]	; (645c <__aeabi_dadd+0x3b8>)
    63f2:	45aa      	cmp	sl, r5
    63f4:	d100      	bne.n	63f8 <__aeabi_dadd+0x354>
    63f6:	e093      	b.n	6520 <__aeabi_dadd+0x47c>
    63f8:	2580      	movs	r5, #128	; 0x80
    63fa:	042d      	lsls	r5, r5, #16
    63fc:	427f      	negs	r7, r7
    63fe:	4329      	orrs	r1, r5
    6400:	2f38      	cmp	r7, #56	; 0x38
    6402:	dd00      	ble.n	6406 <__aeabi_dadd+0x362>
    6404:	e0ac      	b.n	6560 <__aeabi_dadd+0x4bc>
    6406:	2f1f      	cmp	r7, #31
    6408:	dd00      	ble.n	640c <__aeabi_dadd+0x368>
    640a:	e129      	b.n	6660 <__aeabi_dadd+0x5bc>
    640c:	2520      	movs	r5, #32
    640e:	1bed      	subs	r5, r5, r7
    6410:	1c08      	adds	r0, r1, #0
    6412:	1c26      	adds	r6, r4, #0
    6414:	40a8      	lsls	r0, r5
    6416:	40fe      	lsrs	r6, r7
    6418:	40ac      	lsls	r4, r5
    641a:	4306      	orrs	r6, r0
    641c:	1e65      	subs	r5, r4, #1
    641e:	41ac      	sbcs	r4, r5
    6420:	4334      	orrs	r4, r6
    6422:	40f9      	lsrs	r1, r7
    6424:	465d      	mov	r5, fp
    6426:	1b2c      	subs	r4, r5, r4
    6428:	45a3      	cmp	fp, r4
    642a:	4192      	sbcs	r2, r2
    642c:	1a5b      	subs	r3, r3, r1
    642e:	4252      	negs	r2, r2
    6430:	1a99      	subs	r1, r3, r2
    6432:	4655      	mov	r5, sl
    6434:	4666      	mov	r6, ip
    6436:	e6bc      	b.n	61b2 <__aeabi_dadd+0x10e>
    6438:	1c13      	adds	r3, r2, #0
    643a:	433b      	orrs	r3, r7
    643c:	1c14      	adds	r4, r2, #0
    643e:	2b00      	cmp	r3, #0
    6440:	d000      	beq.n	6444 <__aeabi_dadd+0x3a0>
    6442:	e6ba      	b.n	61ba <__aeabi_dadd+0x116>
    6444:	2700      	movs	r7, #0
    6446:	2100      	movs	r1, #0
    6448:	2500      	movs	r5, #0
    644a:	2400      	movs	r4, #0
    644c:	e6e5      	b.n	621a <__aeabi_dadd+0x176>
    644e:	465a      	mov	r2, fp
    6450:	431a      	orrs	r2, r3
    6452:	1e53      	subs	r3, r2, #1
    6454:	419a      	sbcs	r2, r3
    6456:	b2d2      	uxtb	r2, r2
    6458:	2300      	movs	r3, #0
    645a:	e714      	b.n	6286 <__aeabi_dadd+0x1e2>
    645c:	000007ff 	.word	0x000007ff
    6460:	ff7fffff 	.word	0xff7fffff
    6464:	800fffff 	.word	0x800fffff
    6468:	1c0d      	adds	r5, r1, #0
    646a:	4325      	orrs	r5, r4
    646c:	d058      	beq.n	6520 <__aeabi_dadd+0x47c>
    646e:	43ff      	mvns	r7, r7
    6470:	2f00      	cmp	r7, #0
    6472:	d151      	bne.n	6518 <__aeabi_dadd+0x474>
    6474:	1b04      	subs	r4, r0, r4
    6476:	45a3      	cmp	fp, r4
    6478:	4192      	sbcs	r2, r2
    647a:	1a59      	subs	r1, r3, r1
    647c:	4252      	negs	r2, r2
    647e:	1a89      	subs	r1, r1, r2
    6480:	4655      	mov	r5, sl
    6482:	4666      	mov	r6, ip
    6484:	e695      	b.n	61b2 <__aeabi_dadd+0x10e>
    6486:	4896      	ldr	r0, [pc, #600]	; (66e0 <__aeabi_dadd+0x63c>)
    6488:	4285      	cmp	r5, r0
    648a:	d000      	beq.n	648e <__aeabi_dadd+0x3ea>
    648c:	e6de      	b.n	624c <__aeabi_dadd+0x1a8>
    648e:	e632      	b.n	60f6 <__aeabi_dadd+0x52>
    6490:	2700      	movs	r7, #0
    6492:	e793      	b.n	63bc <__aeabi_dadd+0x318>
    6494:	2300      	movs	r3, #0
    6496:	e7a2      	b.n	63de <__aeabi_dadd+0x33a>
    6498:	1c08      	adds	r0, r1, #0
    649a:	4320      	orrs	r0, r4
    649c:	2d00      	cmp	r5, #0
    649e:	d000      	beq.n	64a2 <__aeabi_dadd+0x3fe>
    64a0:	e0c4      	b.n	662c <__aeabi_dadd+0x588>
    64a2:	2800      	cmp	r0, #0
    64a4:	d100      	bne.n	64a8 <__aeabi_dadd+0x404>
    64a6:	e0f7      	b.n	6698 <__aeabi_dadd+0x5f4>
    64a8:	4658      	mov	r0, fp
    64aa:	4318      	orrs	r0, r3
    64ac:	d100      	bne.n	64b0 <__aeabi_dadd+0x40c>
    64ae:	e622      	b.n	60f6 <__aeabi_dadd+0x52>
    64b0:	4658      	mov	r0, fp
    64b2:	1902      	adds	r2, r0, r4
    64b4:	42a2      	cmp	r2, r4
    64b6:	41a4      	sbcs	r4, r4
    64b8:	4264      	negs	r4, r4
    64ba:	1859      	adds	r1, r3, r1
    64bc:	1909      	adds	r1, r1, r4
    64be:	1c14      	adds	r4, r2, #0
    64c0:	020a      	lsls	r2, r1, #8
    64c2:	d400      	bmi.n	64c6 <__aeabi_dadd+0x422>
    64c4:	e617      	b.n	60f6 <__aeabi_dadd+0x52>
    64c6:	4b87      	ldr	r3, [pc, #540]	; (66e4 <__aeabi_dadd+0x640>)
    64c8:	2501      	movs	r5, #1
    64ca:	4019      	ands	r1, r3
    64cc:	e613      	b.n	60f6 <__aeabi_dadd+0x52>
    64ce:	1c08      	adds	r0, r1, #0
    64d0:	4320      	orrs	r0, r4
    64d2:	2d00      	cmp	r5, #0
    64d4:	d139      	bne.n	654a <__aeabi_dadd+0x4a6>
    64d6:	2800      	cmp	r0, #0
    64d8:	d171      	bne.n	65be <__aeabi_dadd+0x51a>
    64da:	4659      	mov	r1, fp
    64dc:	4319      	orrs	r1, r3
    64de:	d003      	beq.n	64e8 <__aeabi_dadd+0x444>
    64e0:	1c19      	adds	r1, r3, #0
    64e2:	465c      	mov	r4, fp
    64e4:	4666      	mov	r6, ip
    64e6:	e606      	b.n	60f6 <__aeabi_dadd+0x52>
    64e8:	2700      	movs	r7, #0
    64ea:	2100      	movs	r1, #0
    64ec:	2400      	movs	r4, #0
    64ee:	e694      	b.n	621a <__aeabi_dadd+0x176>
    64f0:	4660      	mov	r0, ip
    64f2:	3820      	subs	r0, #32
    64f4:	1c1a      	adds	r2, r3, #0
    64f6:	40c2      	lsrs	r2, r0
    64f8:	4660      	mov	r0, ip
    64fa:	4691      	mov	r9, r2
    64fc:	2820      	cmp	r0, #32
    64fe:	d100      	bne.n	6502 <__aeabi_dadd+0x45e>
    6500:	e0ac      	b.n	665c <__aeabi_dadd+0x5b8>
    6502:	2240      	movs	r2, #64	; 0x40
    6504:	1a12      	subs	r2, r2, r0
    6506:	4093      	lsls	r3, r2
    6508:	465a      	mov	r2, fp
    650a:	431a      	orrs	r2, r3
    650c:	1e53      	subs	r3, r2, #1
    650e:	419a      	sbcs	r2, r3
    6510:	464b      	mov	r3, r9
    6512:	431a      	orrs	r2, r3
    6514:	2300      	movs	r3, #0
    6516:	e6b6      	b.n	6286 <__aeabi_dadd+0x1e2>
    6518:	4d71      	ldr	r5, [pc, #452]	; (66e0 <__aeabi_dadd+0x63c>)
    651a:	45aa      	cmp	sl, r5
    651c:	d000      	beq.n	6520 <__aeabi_dadd+0x47c>
    651e:	e76f      	b.n	6400 <__aeabi_dadd+0x35c>
    6520:	1c19      	adds	r1, r3, #0
    6522:	465c      	mov	r4, fp
    6524:	4655      	mov	r5, sl
    6526:	4666      	mov	r6, ip
    6528:	e5e5      	b.n	60f6 <__aeabi_dadd+0x52>
    652a:	2d00      	cmp	r5, #0
    652c:	d122      	bne.n	6574 <__aeabi_dadd+0x4d0>
    652e:	1c0d      	adds	r5, r1, #0
    6530:	4325      	orrs	r5, r4
    6532:	d077      	beq.n	6624 <__aeabi_dadd+0x580>
    6534:	43d5      	mvns	r5, r2
    6536:	2d00      	cmp	r5, #0
    6538:	d171      	bne.n	661e <__aeabi_dadd+0x57a>
    653a:	445c      	add	r4, fp
    653c:	455c      	cmp	r4, fp
    653e:	4192      	sbcs	r2, r2
    6540:	1859      	adds	r1, r3, r1
    6542:	4252      	negs	r2, r2
    6544:	1889      	adds	r1, r1, r2
    6546:	4655      	mov	r5, sl
    6548:	e6a4      	b.n	6294 <__aeabi_dadd+0x1f0>
    654a:	2800      	cmp	r0, #0
    654c:	d14d      	bne.n	65ea <__aeabi_dadd+0x546>
    654e:	4659      	mov	r1, fp
    6550:	4319      	orrs	r1, r3
    6552:	d100      	bne.n	6556 <__aeabi_dadd+0x4b2>
    6554:	e094      	b.n	6680 <__aeabi_dadd+0x5dc>
    6556:	1c19      	adds	r1, r3, #0
    6558:	465c      	mov	r4, fp
    655a:	4666      	mov	r6, ip
    655c:	4d60      	ldr	r5, [pc, #384]	; (66e0 <__aeabi_dadd+0x63c>)
    655e:	e5ca      	b.n	60f6 <__aeabi_dadd+0x52>
    6560:	430c      	orrs	r4, r1
    6562:	1e61      	subs	r1, r4, #1
    6564:	418c      	sbcs	r4, r1
    6566:	b2e4      	uxtb	r4, r4
    6568:	2100      	movs	r1, #0
    656a:	e75b      	b.n	6424 <__aeabi_dadd+0x380>
    656c:	1c05      	adds	r5, r0, #0
    656e:	2100      	movs	r1, #0
    6570:	2400      	movs	r4, #0
    6572:	e652      	b.n	621a <__aeabi_dadd+0x176>
    6574:	4d5a      	ldr	r5, [pc, #360]	; (66e0 <__aeabi_dadd+0x63c>)
    6576:	45aa      	cmp	sl, r5
    6578:	d054      	beq.n	6624 <__aeabi_dadd+0x580>
    657a:	4255      	negs	r5, r2
    657c:	2280      	movs	r2, #128	; 0x80
    657e:	0410      	lsls	r0, r2, #16
    6580:	4301      	orrs	r1, r0
    6582:	2d38      	cmp	r5, #56	; 0x38
    6584:	dd00      	ble.n	6588 <__aeabi_dadd+0x4e4>
    6586:	e081      	b.n	668c <__aeabi_dadd+0x5e8>
    6588:	2d1f      	cmp	r5, #31
    658a:	dd00      	ble.n	658e <__aeabi_dadd+0x4ea>
    658c:	e092      	b.n	66b4 <__aeabi_dadd+0x610>
    658e:	2220      	movs	r2, #32
    6590:	1b50      	subs	r0, r2, r5
    6592:	1c0a      	adds	r2, r1, #0
    6594:	4684      	mov	ip, r0
    6596:	4082      	lsls	r2, r0
    6598:	1c20      	adds	r0, r4, #0
    659a:	40e8      	lsrs	r0, r5
    659c:	4302      	orrs	r2, r0
    659e:	4690      	mov	r8, r2
    65a0:	4662      	mov	r2, ip
    65a2:	4094      	lsls	r4, r2
    65a4:	1e60      	subs	r0, r4, #1
    65a6:	4184      	sbcs	r4, r0
    65a8:	4642      	mov	r2, r8
    65aa:	4314      	orrs	r4, r2
    65ac:	40e9      	lsrs	r1, r5
    65ae:	445c      	add	r4, fp
    65b0:	455c      	cmp	r4, fp
    65b2:	4192      	sbcs	r2, r2
    65b4:	18cb      	adds	r3, r1, r3
    65b6:	4252      	negs	r2, r2
    65b8:	1899      	adds	r1, r3, r2
    65ba:	4655      	mov	r5, sl
    65bc:	e66a      	b.n	6294 <__aeabi_dadd+0x1f0>
    65be:	4658      	mov	r0, fp
    65c0:	4318      	orrs	r0, r3
    65c2:	d100      	bne.n	65c6 <__aeabi_dadd+0x522>
    65c4:	e597      	b.n	60f6 <__aeabi_dadd+0x52>
    65c6:	4658      	mov	r0, fp
    65c8:	1a27      	subs	r7, r4, r0
    65ca:	42bc      	cmp	r4, r7
    65cc:	4192      	sbcs	r2, r2
    65ce:	1ac8      	subs	r0, r1, r3
    65d0:	4252      	negs	r2, r2
    65d2:	1a80      	subs	r0, r0, r2
    65d4:	0202      	lsls	r2, r0, #8
    65d6:	d566      	bpl.n	66a6 <__aeabi_dadd+0x602>
    65d8:	4658      	mov	r0, fp
    65da:	1b04      	subs	r4, r0, r4
    65dc:	45a3      	cmp	fp, r4
    65de:	4192      	sbcs	r2, r2
    65e0:	1a59      	subs	r1, r3, r1
    65e2:	4252      	negs	r2, r2
    65e4:	1a89      	subs	r1, r1, r2
    65e6:	4666      	mov	r6, ip
    65e8:	e585      	b.n	60f6 <__aeabi_dadd+0x52>
    65ea:	4658      	mov	r0, fp
    65ec:	4318      	orrs	r0, r3
    65ee:	d033      	beq.n	6658 <__aeabi_dadd+0x5b4>
    65f0:	0748      	lsls	r0, r1, #29
    65f2:	08e4      	lsrs	r4, r4, #3
    65f4:	4304      	orrs	r4, r0
    65f6:	2080      	movs	r0, #128	; 0x80
    65f8:	08c9      	lsrs	r1, r1, #3
    65fa:	0300      	lsls	r0, r0, #12
    65fc:	4201      	tst	r1, r0
    65fe:	d008      	beq.n	6612 <__aeabi_dadd+0x56e>
    6600:	08dd      	lsrs	r5, r3, #3
    6602:	4205      	tst	r5, r0
    6604:	d105      	bne.n	6612 <__aeabi_dadd+0x56e>
    6606:	4659      	mov	r1, fp
    6608:	08ca      	lsrs	r2, r1, #3
    660a:	075c      	lsls	r4, r3, #29
    660c:	4314      	orrs	r4, r2
    660e:	1c29      	adds	r1, r5, #0
    6610:	4666      	mov	r6, ip
    6612:	0f63      	lsrs	r3, r4, #29
    6614:	00c9      	lsls	r1, r1, #3
    6616:	4319      	orrs	r1, r3
    6618:	00e4      	lsls	r4, r4, #3
    661a:	4d31      	ldr	r5, [pc, #196]	; (66e0 <__aeabi_dadd+0x63c>)
    661c:	e56b      	b.n	60f6 <__aeabi_dadd+0x52>
    661e:	4a30      	ldr	r2, [pc, #192]	; (66e0 <__aeabi_dadd+0x63c>)
    6620:	4592      	cmp	sl, r2
    6622:	d1ae      	bne.n	6582 <__aeabi_dadd+0x4de>
    6624:	1c19      	adds	r1, r3, #0
    6626:	465c      	mov	r4, fp
    6628:	4655      	mov	r5, sl
    662a:	e564      	b.n	60f6 <__aeabi_dadd+0x52>
    662c:	2800      	cmp	r0, #0
    662e:	d036      	beq.n	669e <__aeabi_dadd+0x5fa>
    6630:	4658      	mov	r0, fp
    6632:	4318      	orrs	r0, r3
    6634:	d010      	beq.n	6658 <__aeabi_dadd+0x5b4>
    6636:	2580      	movs	r5, #128	; 0x80
    6638:	0748      	lsls	r0, r1, #29
    663a:	08e4      	lsrs	r4, r4, #3
    663c:	08c9      	lsrs	r1, r1, #3
    663e:	032d      	lsls	r5, r5, #12
    6640:	4304      	orrs	r4, r0
    6642:	4229      	tst	r1, r5
    6644:	d0e5      	beq.n	6612 <__aeabi_dadd+0x56e>
    6646:	08d8      	lsrs	r0, r3, #3
    6648:	4228      	tst	r0, r5
    664a:	d1e2      	bne.n	6612 <__aeabi_dadd+0x56e>
    664c:	465d      	mov	r5, fp
    664e:	08ea      	lsrs	r2, r5, #3
    6650:	075c      	lsls	r4, r3, #29
    6652:	4314      	orrs	r4, r2
    6654:	1c01      	adds	r1, r0, #0
    6656:	e7dc      	b.n	6612 <__aeabi_dadd+0x56e>
    6658:	4d21      	ldr	r5, [pc, #132]	; (66e0 <__aeabi_dadd+0x63c>)
    665a:	e54c      	b.n	60f6 <__aeabi_dadd+0x52>
    665c:	2300      	movs	r3, #0
    665e:	e753      	b.n	6508 <__aeabi_dadd+0x464>
    6660:	1c3d      	adds	r5, r7, #0
    6662:	3d20      	subs	r5, #32
    6664:	1c0a      	adds	r2, r1, #0
    6666:	40ea      	lsrs	r2, r5
    6668:	1c15      	adds	r5, r2, #0
    666a:	2f20      	cmp	r7, #32
    666c:	d034      	beq.n	66d8 <__aeabi_dadd+0x634>
    666e:	2640      	movs	r6, #64	; 0x40
    6670:	1bf7      	subs	r7, r6, r7
    6672:	40b9      	lsls	r1, r7
    6674:	430c      	orrs	r4, r1
    6676:	1e61      	subs	r1, r4, #1
    6678:	418c      	sbcs	r4, r1
    667a:	432c      	orrs	r4, r5
    667c:	2100      	movs	r1, #0
    667e:	e6d1      	b.n	6424 <__aeabi_dadd+0x380>
    6680:	2180      	movs	r1, #128	; 0x80
    6682:	2700      	movs	r7, #0
    6684:	03c9      	lsls	r1, r1, #15
    6686:	4d16      	ldr	r5, [pc, #88]	; (66e0 <__aeabi_dadd+0x63c>)
    6688:	2400      	movs	r4, #0
    668a:	e5c6      	b.n	621a <__aeabi_dadd+0x176>
    668c:	430c      	orrs	r4, r1
    668e:	1e61      	subs	r1, r4, #1
    6690:	418c      	sbcs	r4, r1
    6692:	b2e4      	uxtb	r4, r4
    6694:	2100      	movs	r1, #0
    6696:	e78a      	b.n	65ae <__aeabi_dadd+0x50a>
    6698:	1c19      	adds	r1, r3, #0
    669a:	465c      	mov	r4, fp
    669c:	e52b      	b.n	60f6 <__aeabi_dadd+0x52>
    669e:	1c19      	adds	r1, r3, #0
    66a0:	465c      	mov	r4, fp
    66a2:	4d0f      	ldr	r5, [pc, #60]	; (66e0 <__aeabi_dadd+0x63c>)
    66a4:	e527      	b.n	60f6 <__aeabi_dadd+0x52>
    66a6:	1c03      	adds	r3, r0, #0
    66a8:	433b      	orrs	r3, r7
    66aa:	d100      	bne.n	66ae <__aeabi_dadd+0x60a>
    66ac:	e71c      	b.n	64e8 <__aeabi_dadd+0x444>
    66ae:	1c01      	adds	r1, r0, #0
    66b0:	1c3c      	adds	r4, r7, #0
    66b2:	e520      	b.n	60f6 <__aeabi_dadd+0x52>
    66b4:	2020      	movs	r0, #32
    66b6:	4240      	negs	r0, r0
    66b8:	1940      	adds	r0, r0, r5
    66ba:	1c0a      	adds	r2, r1, #0
    66bc:	40c2      	lsrs	r2, r0
    66be:	4690      	mov	r8, r2
    66c0:	2d20      	cmp	r5, #32
    66c2:	d00b      	beq.n	66dc <__aeabi_dadd+0x638>
    66c4:	2040      	movs	r0, #64	; 0x40
    66c6:	1b45      	subs	r5, r0, r5
    66c8:	40a9      	lsls	r1, r5
    66ca:	430c      	orrs	r4, r1
    66cc:	1e61      	subs	r1, r4, #1
    66ce:	418c      	sbcs	r4, r1
    66d0:	4645      	mov	r5, r8
    66d2:	432c      	orrs	r4, r5
    66d4:	2100      	movs	r1, #0
    66d6:	e76a      	b.n	65ae <__aeabi_dadd+0x50a>
    66d8:	2100      	movs	r1, #0
    66da:	e7cb      	b.n	6674 <__aeabi_dadd+0x5d0>
    66dc:	2100      	movs	r1, #0
    66de:	e7f4      	b.n	66ca <__aeabi_dadd+0x626>
    66e0:	000007ff 	.word	0x000007ff
    66e4:	ff7fffff 	.word	0xff7fffff

000066e8 <__aeabi_ddiv>:
    66e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    66ea:	4656      	mov	r6, sl
    66ec:	4644      	mov	r4, r8
    66ee:	465f      	mov	r7, fp
    66f0:	464d      	mov	r5, r9
    66f2:	b4f0      	push	{r4, r5, r6, r7}
    66f4:	1c1f      	adds	r7, r3, #0
    66f6:	030b      	lsls	r3, r1, #12
    66f8:	0b1b      	lsrs	r3, r3, #12
    66fa:	4698      	mov	r8, r3
    66fc:	004b      	lsls	r3, r1, #1
    66fe:	b087      	sub	sp, #28
    6700:	1c04      	adds	r4, r0, #0
    6702:	4681      	mov	r9, r0
    6704:	0d5b      	lsrs	r3, r3, #21
    6706:	0fc8      	lsrs	r0, r1, #31
    6708:	1c16      	adds	r6, r2, #0
    670a:	469a      	mov	sl, r3
    670c:	9000      	str	r0, [sp, #0]
    670e:	2b00      	cmp	r3, #0
    6710:	d051      	beq.n	67b6 <__aeabi_ddiv+0xce>
    6712:	4b6a      	ldr	r3, [pc, #424]	; (68bc <__aeabi_ddiv+0x1d4>)
    6714:	459a      	cmp	sl, r3
    6716:	d031      	beq.n	677c <__aeabi_ddiv+0x94>
    6718:	2280      	movs	r2, #128	; 0x80
    671a:	4641      	mov	r1, r8
    671c:	0352      	lsls	r2, r2, #13
    671e:	430a      	orrs	r2, r1
    6720:	0f63      	lsrs	r3, r4, #29
    6722:	00d2      	lsls	r2, r2, #3
    6724:	431a      	orrs	r2, r3
    6726:	4b66      	ldr	r3, [pc, #408]	; (68c0 <__aeabi_ddiv+0x1d8>)
    6728:	4690      	mov	r8, r2
    672a:	2500      	movs	r5, #0
    672c:	00e2      	lsls	r2, r4, #3
    672e:	4691      	mov	r9, r2
    6730:	449a      	add	sl, r3
    6732:	2400      	movs	r4, #0
    6734:	9502      	str	r5, [sp, #8]
    6736:	033b      	lsls	r3, r7, #12
    6738:	0b1b      	lsrs	r3, r3, #12
    673a:	469b      	mov	fp, r3
    673c:	0ffd      	lsrs	r5, r7, #31
    673e:	007b      	lsls	r3, r7, #1
    6740:	1c31      	adds	r1, r6, #0
    6742:	0d5b      	lsrs	r3, r3, #21
    6744:	9501      	str	r5, [sp, #4]
    6746:	d060      	beq.n	680a <__aeabi_ddiv+0x122>
    6748:	4a5c      	ldr	r2, [pc, #368]	; (68bc <__aeabi_ddiv+0x1d4>)
    674a:	4293      	cmp	r3, r2
    674c:	d054      	beq.n	67f8 <__aeabi_ddiv+0x110>
    674e:	2180      	movs	r1, #128	; 0x80
    6750:	4658      	mov	r0, fp
    6752:	0349      	lsls	r1, r1, #13
    6754:	4301      	orrs	r1, r0
    6756:	0f72      	lsrs	r2, r6, #29
    6758:	00c9      	lsls	r1, r1, #3
    675a:	4311      	orrs	r1, r2
    675c:	4a58      	ldr	r2, [pc, #352]	; (68c0 <__aeabi_ddiv+0x1d8>)
    675e:	468b      	mov	fp, r1
    6760:	189b      	adds	r3, r3, r2
    6762:	00f1      	lsls	r1, r6, #3
    6764:	2000      	movs	r0, #0
    6766:	9a00      	ldr	r2, [sp, #0]
    6768:	4304      	orrs	r4, r0
    676a:	406a      	eors	r2, r5
    676c:	9203      	str	r2, [sp, #12]
    676e:	2c0f      	cmp	r4, #15
    6770:	d900      	bls.n	6774 <__aeabi_ddiv+0x8c>
    6772:	e0ad      	b.n	68d0 <__aeabi_ddiv+0x1e8>
    6774:	4e53      	ldr	r6, [pc, #332]	; (68c4 <__aeabi_ddiv+0x1dc>)
    6776:	00a4      	lsls	r4, r4, #2
    6778:	5934      	ldr	r4, [r6, r4]
    677a:	46a7      	mov	pc, r4
    677c:	4640      	mov	r0, r8
    677e:	4304      	orrs	r4, r0
    6780:	d16e      	bne.n	6860 <__aeabi_ddiv+0x178>
    6782:	2100      	movs	r1, #0
    6784:	2502      	movs	r5, #2
    6786:	2408      	movs	r4, #8
    6788:	4688      	mov	r8, r1
    678a:	4689      	mov	r9, r1
    678c:	9502      	str	r5, [sp, #8]
    678e:	e7d2      	b.n	6736 <__aeabi_ddiv+0x4e>
    6790:	9c00      	ldr	r4, [sp, #0]
    6792:	9802      	ldr	r0, [sp, #8]
    6794:	46c3      	mov	fp, r8
    6796:	4649      	mov	r1, r9
    6798:	9401      	str	r4, [sp, #4]
    679a:	2802      	cmp	r0, #2
    679c:	d064      	beq.n	6868 <__aeabi_ddiv+0x180>
    679e:	2803      	cmp	r0, #3
    67a0:	d100      	bne.n	67a4 <__aeabi_ddiv+0xbc>
    67a2:	e2ab      	b.n	6cfc <__aeabi_ddiv+0x614>
    67a4:	2801      	cmp	r0, #1
    67a6:	d000      	beq.n	67aa <__aeabi_ddiv+0xc2>
    67a8:	e238      	b.n	6c1c <__aeabi_ddiv+0x534>
    67aa:	9a01      	ldr	r2, [sp, #4]
    67ac:	2400      	movs	r4, #0
    67ae:	4002      	ands	r2, r0
    67b0:	2500      	movs	r5, #0
    67b2:	46a1      	mov	r9, r4
    67b4:	e060      	b.n	6878 <__aeabi_ddiv+0x190>
    67b6:	4643      	mov	r3, r8
    67b8:	4323      	orrs	r3, r4
    67ba:	d04a      	beq.n	6852 <__aeabi_ddiv+0x16a>
    67bc:	4640      	mov	r0, r8
    67be:	2800      	cmp	r0, #0
    67c0:	d100      	bne.n	67c4 <__aeabi_ddiv+0xdc>
    67c2:	e1c0      	b.n	6b46 <__aeabi_ddiv+0x45e>
    67c4:	f001 fb7c 	bl	7ec0 <__clzsi2>
    67c8:	1e03      	subs	r3, r0, #0
    67ca:	2b27      	cmp	r3, #39	; 0x27
    67cc:	dd00      	ble.n	67d0 <__aeabi_ddiv+0xe8>
    67ce:	e1b3      	b.n	6b38 <__aeabi_ddiv+0x450>
    67d0:	2128      	movs	r1, #40	; 0x28
    67d2:	1a0d      	subs	r5, r1, r0
    67d4:	1c21      	adds	r1, r4, #0
    67d6:	3b08      	subs	r3, #8
    67d8:	4642      	mov	r2, r8
    67da:	40e9      	lsrs	r1, r5
    67dc:	409a      	lsls	r2, r3
    67de:	1c0d      	adds	r5, r1, #0
    67e0:	4315      	orrs	r5, r2
    67e2:	1c22      	adds	r2, r4, #0
    67e4:	409a      	lsls	r2, r3
    67e6:	46a8      	mov	r8, r5
    67e8:	4691      	mov	r9, r2
    67ea:	4b37      	ldr	r3, [pc, #220]	; (68c8 <__aeabi_ddiv+0x1e0>)
    67ec:	2500      	movs	r5, #0
    67ee:	1a1b      	subs	r3, r3, r0
    67f0:	469a      	mov	sl, r3
    67f2:	2400      	movs	r4, #0
    67f4:	9502      	str	r5, [sp, #8]
    67f6:	e79e      	b.n	6736 <__aeabi_ddiv+0x4e>
    67f8:	465a      	mov	r2, fp
    67fa:	4316      	orrs	r6, r2
    67fc:	2003      	movs	r0, #3
    67fe:	2e00      	cmp	r6, #0
    6800:	d1b1      	bne.n	6766 <__aeabi_ddiv+0x7e>
    6802:	46b3      	mov	fp, r6
    6804:	2100      	movs	r1, #0
    6806:	2002      	movs	r0, #2
    6808:	e7ad      	b.n	6766 <__aeabi_ddiv+0x7e>
    680a:	465a      	mov	r2, fp
    680c:	4332      	orrs	r2, r6
    680e:	d01b      	beq.n	6848 <__aeabi_ddiv+0x160>
    6810:	465b      	mov	r3, fp
    6812:	2b00      	cmp	r3, #0
    6814:	d100      	bne.n	6818 <__aeabi_ddiv+0x130>
    6816:	e18a      	b.n	6b2e <__aeabi_ddiv+0x446>
    6818:	4658      	mov	r0, fp
    681a:	f001 fb51 	bl	7ec0 <__clzsi2>
    681e:	2827      	cmp	r0, #39	; 0x27
    6820:	dd00      	ble.n	6824 <__aeabi_ddiv+0x13c>
    6822:	e17d      	b.n	6b20 <__aeabi_ddiv+0x438>
    6824:	2228      	movs	r2, #40	; 0x28
    6826:	1a17      	subs	r7, r2, r0
    6828:	1c01      	adds	r1, r0, #0
    682a:	1c32      	adds	r2, r6, #0
    682c:	3908      	subs	r1, #8
    682e:	465b      	mov	r3, fp
    6830:	40fa      	lsrs	r2, r7
    6832:	408b      	lsls	r3, r1
    6834:	1c17      	adds	r7, r2, #0
    6836:	431f      	orrs	r7, r3
    6838:	1c33      	adds	r3, r6, #0
    683a:	408b      	lsls	r3, r1
    683c:	46bb      	mov	fp, r7
    683e:	1c19      	adds	r1, r3, #0
    6840:	4b21      	ldr	r3, [pc, #132]	; (68c8 <__aeabi_ddiv+0x1e0>)
    6842:	1a1b      	subs	r3, r3, r0
    6844:	2000      	movs	r0, #0
    6846:	e78e      	b.n	6766 <__aeabi_ddiv+0x7e>
    6848:	2700      	movs	r7, #0
    684a:	46bb      	mov	fp, r7
    684c:	2100      	movs	r1, #0
    684e:	2001      	movs	r0, #1
    6850:	e789      	b.n	6766 <__aeabi_ddiv+0x7e>
    6852:	2000      	movs	r0, #0
    6854:	2501      	movs	r5, #1
    6856:	2404      	movs	r4, #4
    6858:	4680      	mov	r8, r0
    685a:	4681      	mov	r9, r0
    685c:	9502      	str	r5, [sp, #8]
    685e:	e76a      	b.n	6736 <__aeabi_ddiv+0x4e>
    6860:	2503      	movs	r5, #3
    6862:	240c      	movs	r4, #12
    6864:	9502      	str	r5, [sp, #8]
    6866:	e766      	b.n	6736 <__aeabi_ddiv+0x4e>
    6868:	9c01      	ldr	r4, [sp, #4]
    686a:	9403      	str	r4, [sp, #12]
    686c:	9d03      	ldr	r5, [sp, #12]
    686e:	2201      	movs	r2, #1
    6870:	402a      	ands	r2, r5
    6872:	2400      	movs	r4, #0
    6874:	4d11      	ldr	r5, [pc, #68]	; (68bc <__aeabi_ddiv+0x1d4>)
    6876:	46a1      	mov	r9, r4
    6878:	2000      	movs	r0, #0
    687a:	2100      	movs	r1, #0
    687c:	0324      	lsls	r4, r4, #12
    687e:	0b26      	lsrs	r6, r4, #12
    6880:	0d0c      	lsrs	r4, r1, #20
    6882:	0524      	lsls	r4, r4, #20
    6884:	4b11      	ldr	r3, [pc, #68]	; (68cc <__aeabi_ddiv+0x1e4>)
    6886:	4334      	orrs	r4, r6
    6888:	052d      	lsls	r5, r5, #20
    688a:	4023      	ands	r3, r4
    688c:	432b      	orrs	r3, r5
    688e:	005b      	lsls	r3, r3, #1
    6890:	085b      	lsrs	r3, r3, #1
    6892:	07d2      	lsls	r2, r2, #31
    6894:	1c19      	adds	r1, r3, #0
    6896:	4648      	mov	r0, r9
    6898:	4311      	orrs	r1, r2
    689a:	b007      	add	sp, #28
    689c:	bc3c      	pop	{r2, r3, r4, r5}
    689e:	4690      	mov	r8, r2
    68a0:	4699      	mov	r9, r3
    68a2:	46a2      	mov	sl, r4
    68a4:	46ab      	mov	fp, r5
    68a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68a8:	2200      	movs	r2, #0
    68aa:	2480      	movs	r4, #128	; 0x80
    68ac:	0324      	lsls	r4, r4, #12
    68ae:	4691      	mov	r9, r2
    68b0:	4d02      	ldr	r5, [pc, #8]	; (68bc <__aeabi_ddiv+0x1d4>)
    68b2:	e7e1      	b.n	6878 <__aeabi_ddiv+0x190>
    68b4:	2400      	movs	r4, #0
    68b6:	2500      	movs	r5, #0
    68b8:	46a1      	mov	r9, r4
    68ba:	e7dd      	b.n	6878 <__aeabi_ddiv+0x190>
    68bc:	000007ff 	.word	0x000007ff
    68c0:	fffffc01 	.word	0xfffffc01
    68c4:	00008484 	.word	0x00008484
    68c8:	fffffc0d 	.word	0xfffffc0d
    68cc:	800fffff 	.word	0x800fffff
    68d0:	4655      	mov	r5, sl
    68d2:	1aed      	subs	r5, r5, r3
    68d4:	9504      	str	r5, [sp, #16]
    68d6:	45d8      	cmp	r8, fp
    68d8:	d900      	bls.n	68dc <__aeabi_ddiv+0x1f4>
    68da:	e153      	b.n	6b84 <__aeabi_ddiv+0x49c>
    68dc:	d100      	bne.n	68e0 <__aeabi_ddiv+0x1f8>
    68de:	e14e      	b.n	6b7e <__aeabi_ddiv+0x496>
    68e0:	9c04      	ldr	r4, [sp, #16]
    68e2:	2500      	movs	r5, #0
    68e4:	3c01      	subs	r4, #1
    68e6:	464e      	mov	r6, r9
    68e8:	9404      	str	r4, [sp, #16]
    68ea:	4647      	mov	r7, r8
    68ec:	46a9      	mov	r9, r5
    68ee:	4658      	mov	r0, fp
    68f0:	0203      	lsls	r3, r0, #8
    68f2:	0e0c      	lsrs	r4, r1, #24
    68f4:	431c      	orrs	r4, r3
    68f6:	0209      	lsls	r1, r1, #8
    68f8:	0c25      	lsrs	r5, r4, #16
    68fa:	0423      	lsls	r3, r4, #16
    68fc:	0c1b      	lsrs	r3, r3, #16
    68fe:	9100      	str	r1, [sp, #0]
    6900:	1c38      	adds	r0, r7, #0
    6902:	1c29      	adds	r1, r5, #0
    6904:	9301      	str	r3, [sp, #4]
    6906:	f7fe fca7 	bl	5258 <__aeabi_uidiv>
    690a:	9901      	ldr	r1, [sp, #4]
    690c:	4683      	mov	fp, r0
    690e:	4341      	muls	r1, r0
    6910:	1c38      	adds	r0, r7, #0
    6912:	468a      	mov	sl, r1
    6914:	1c29      	adds	r1, r5, #0
    6916:	f7fe fce3 	bl	52e0 <__aeabi_uidivmod>
    691a:	0c33      	lsrs	r3, r6, #16
    691c:	0409      	lsls	r1, r1, #16
    691e:	4319      	orrs	r1, r3
    6920:	458a      	cmp	sl, r1
    6922:	d90c      	bls.n	693e <__aeabi_ddiv+0x256>
    6924:	465b      	mov	r3, fp
    6926:	1909      	adds	r1, r1, r4
    6928:	3b01      	subs	r3, #1
    692a:	428c      	cmp	r4, r1
    692c:	d900      	bls.n	6930 <__aeabi_ddiv+0x248>
    692e:	e147      	b.n	6bc0 <__aeabi_ddiv+0x4d8>
    6930:	458a      	cmp	sl, r1
    6932:	d800      	bhi.n	6936 <__aeabi_ddiv+0x24e>
    6934:	e144      	b.n	6bc0 <__aeabi_ddiv+0x4d8>
    6936:	2202      	movs	r2, #2
    6938:	4252      	negs	r2, r2
    693a:	4493      	add	fp, r2
    693c:	1909      	adds	r1, r1, r4
    693e:	4653      	mov	r3, sl
    6940:	1acb      	subs	r3, r1, r3
    6942:	1c18      	adds	r0, r3, #0
    6944:	1c29      	adds	r1, r5, #0
    6946:	4698      	mov	r8, r3
    6948:	f7fe fc86 	bl	5258 <__aeabi_uidiv>
    694c:	1c07      	adds	r7, r0, #0
    694e:	9801      	ldr	r0, [sp, #4]
    6950:	1c29      	adds	r1, r5, #0
    6952:	4378      	muls	r0, r7
    6954:	4682      	mov	sl, r0
    6956:	4640      	mov	r0, r8
    6958:	f7fe fcc2 	bl	52e0 <__aeabi_uidivmod>
    695c:	0436      	lsls	r6, r6, #16
    695e:	040b      	lsls	r3, r1, #16
    6960:	0c36      	lsrs	r6, r6, #16
    6962:	4333      	orrs	r3, r6
    6964:	459a      	cmp	sl, r3
    6966:	d909      	bls.n	697c <__aeabi_ddiv+0x294>
    6968:	191b      	adds	r3, r3, r4
    696a:	1e7a      	subs	r2, r7, #1
    696c:	429c      	cmp	r4, r3
    696e:	d900      	bls.n	6972 <__aeabi_ddiv+0x28a>
    6970:	e124      	b.n	6bbc <__aeabi_ddiv+0x4d4>
    6972:	459a      	cmp	sl, r3
    6974:	d800      	bhi.n	6978 <__aeabi_ddiv+0x290>
    6976:	e121      	b.n	6bbc <__aeabi_ddiv+0x4d4>
    6978:	3f02      	subs	r7, #2
    697a:	191b      	adds	r3, r3, r4
    697c:	465e      	mov	r6, fp
    697e:	0432      	lsls	r2, r6, #16
    6980:	4317      	orrs	r7, r2
    6982:	0c38      	lsrs	r0, r7, #16
    6984:	46bb      	mov	fp, r7
    6986:	9e00      	ldr	r6, [sp, #0]
    6988:	9f00      	ldr	r7, [sp, #0]
    698a:	4651      	mov	r1, sl
    698c:	0c3f      	lsrs	r7, r7, #16
    698e:	0432      	lsls	r2, r6, #16
    6990:	1a5b      	subs	r3, r3, r1
    6992:	4659      	mov	r1, fp
    6994:	46ba      	mov	sl, r7
    6996:	0c12      	lsrs	r2, r2, #16
    6998:	040f      	lsls	r7, r1, #16
    699a:	0c3f      	lsrs	r7, r7, #16
    699c:	4690      	mov	r8, r2
    699e:	4651      	mov	r1, sl
    69a0:	437a      	muls	r2, r7
    69a2:	434f      	muls	r7, r1
    69a4:	4641      	mov	r1, r8
    69a6:	4341      	muls	r1, r0
    69a8:	4656      	mov	r6, sl
    69aa:	4370      	muls	r0, r6
    69ac:	19cf      	adds	r7, r1, r7
    69ae:	0c16      	lsrs	r6, r2, #16
    69b0:	19be      	adds	r6, r7, r6
    69b2:	42b1      	cmp	r1, r6
    69b4:	d902      	bls.n	69bc <__aeabi_ddiv+0x2d4>
    69b6:	2780      	movs	r7, #128	; 0x80
    69b8:	027f      	lsls	r7, r7, #9
    69ba:	19c0      	adds	r0, r0, r7
    69bc:	0c31      	lsrs	r1, r6, #16
    69be:	0412      	lsls	r2, r2, #16
    69c0:	0436      	lsls	r6, r6, #16
    69c2:	0c12      	lsrs	r2, r2, #16
    69c4:	1840      	adds	r0, r0, r1
    69c6:	18b6      	adds	r6, r6, r2
    69c8:	4283      	cmp	r3, r0
    69ca:	d200      	bcs.n	69ce <__aeabi_ddiv+0x2e6>
    69cc:	e0c4      	b.n	6b58 <__aeabi_ddiv+0x470>
    69ce:	d100      	bne.n	69d2 <__aeabi_ddiv+0x2ea>
    69d0:	e0be      	b.n	6b50 <__aeabi_ddiv+0x468>
    69d2:	1a19      	subs	r1, r3, r0
    69d4:	4648      	mov	r0, r9
    69d6:	1b86      	subs	r6, r0, r6
    69d8:	45b1      	cmp	r9, r6
    69da:	41bf      	sbcs	r7, r7
    69dc:	427f      	negs	r7, r7
    69de:	1bcf      	subs	r7, r1, r7
    69e0:	42a7      	cmp	r7, r4
    69e2:	d100      	bne.n	69e6 <__aeabi_ddiv+0x2fe>
    69e4:	e113      	b.n	6c0e <__aeabi_ddiv+0x526>
    69e6:	1c29      	adds	r1, r5, #0
    69e8:	1c38      	adds	r0, r7, #0
    69ea:	f7fe fc35 	bl	5258 <__aeabi_uidiv>
    69ee:	9901      	ldr	r1, [sp, #4]
    69f0:	9002      	str	r0, [sp, #8]
    69f2:	4341      	muls	r1, r0
    69f4:	1c38      	adds	r0, r7, #0
    69f6:	4689      	mov	r9, r1
    69f8:	1c29      	adds	r1, r5, #0
    69fa:	f7fe fc71 	bl	52e0 <__aeabi_uidivmod>
    69fe:	0c33      	lsrs	r3, r6, #16
    6a00:	0409      	lsls	r1, r1, #16
    6a02:	4319      	orrs	r1, r3
    6a04:	4589      	cmp	r9, r1
    6a06:	d90c      	bls.n	6a22 <__aeabi_ddiv+0x33a>
    6a08:	9b02      	ldr	r3, [sp, #8]
    6a0a:	1909      	adds	r1, r1, r4
    6a0c:	3b01      	subs	r3, #1
    6a0e:	428c      	cmp	r4, r1
    6a10:	d900      	bls.n	6a14 <__aeabi_ddiv+0x32c>
    6a12:	e0ff      	b.n	6c14 <__aeabi_ddiv+0x52c>
    6a14:	4589      	cmp	r9, r1
    6a16:	d800      	bhi.n	6a1a <__aeabi_ddiv+0x332>
    6a18:	e0fc      	b.n	6c14 <__aeabi_ddiv+0x52c>
    6a1a:	9f02      	ldr	r7, [sp, #8]
    6a1c:	1909      	adds	r1, r1, r4
    6a1e:	3f02      	subs	r7, #2
    6a20:	9702      	str	r7, [sp, #8]
    6a22:	464f      	mov	r7, r9
    6a24:	1bcf      	subs	r7, r1, r7
    6a26:	1c38      	adds	r0, r7, #0
    6a28:	1c29      	adds	r1, r5, #0
    6a2a:	9705      	str	r7, [sp, #20]
    6a2c:	f7fe fc14 	bl	5258 <__aeabi_uidiv>
    6a30:	1c07      	adds	r7, r0, #0
    6a32:	9801      	ldr	r0, [sp, #4]
    6a34:	1c29      	adds	r1, r5, #0
    6a36:	4378      	muls	r0, r7
    6a38:	4681      	mov	r9, r0
    6a3a:	9805      	ldr	r0, [sp, #20]
    6a3c:	f7fe fc50 	bl	52e0 <__aeabi_uidivmod>
    6a40:	0436      	lsls	r6, r6, #16
    6a42:	0409      	lsls	r1, r1, #16
    6a44:	0c36      	lsrs	r6, r6, #16
    6a46:	430e      	orrs	r6, r1
    6a48:	45b1      	cmp	r9, r6
    6a4a:	d909      	bls.n	6a60 <__aeabi_ddiv+0x378>
    6a4c:	1936      	adds	r6, r6, r4
    6a4e:	1e7b      	subs	r3, r7, #1
    6a50:	42b4      	cmp	r4, r6
    6a52:	d900      	bls.n	6a56 <__aeabi_ddiv+0x36e>
    6a54:	e0e0      	b.n	6c18 <__aeabi_ddiv+0x530>
    6a56:	45b1      	cmp	r9, r6
    6a58:	d800      	bhi.n	6a5c <__aeabi_ddiv+0x374>
    6a5a:	e0dd      	b.n	6c18 <__aeabi_ddiv+0x530>
    6a5c:	3f02      	subs	r7, #2
    6a5e:	1936      	adds	r6, r6, r4
    6a60:	9d02      	ldr	r5, [sp, #8]
    6a62:	4649      	mov	r1, r9
    6a64:	1a76      	subs	r6, r6, r1
    6a66:	0429      	lsls	r1, r5, #16
    6a68:	4339      	orrs	r1, r7
    6a6a:	040b      	lsls	r3, r1, #16
    6a6c:	4657      	mov	r7, sl
    6a6e:	0c0a      	lsrs	r2, r1, #16
    6a70:	0c1b      	lsrs	r3, r3, #16
    6a72:	4640      	mov	r0, r8
    6a74:	4645      	mov	r5, r8
    6a76:	4358      	muls	r0, r3
    6a78:	4355      	muls	r5, r2
    6a7a:	437b      	muls	r3, r7
    6a7c:	437a      	muls	r2, r7
    6a7e:	18eb      	adds	r3, r5, r3
    6a80:	0c07      	lsrs	r7, r0, #16
    6a82:	19db      	adds	r3, r3, r7
    6a84:	429d      	cmp	r5, r3
    6a86:	d902      	bls.n	6a8e <__aeabi_ddiv+0x3a6>
    6a88:	2580      	movs	r5, #128	; 0x80
    6a8a:	026d      	lsls	r5, r5, #9
    6a8c:	1952      	adds	r2, r2, r5
    6a8e:	0c1d      	lsrs	r5, r3, #16
    6a90:	0400      	lsls	r0, r0, #16
    6a92:	041b      	lsls	r3, r3, #16
    6a94:	0c00      	lsrs	r0, r0, #16
    6a96:	1952      	adds	r2, r2, r5
    6a98:	181b      	adds	r3, r3, r0
    6a9a:	4296      	cmp	r6, r2
    6a9c:	d335      	bcc.n	6b0a <__aeabi_ddiv+0x422>
    6a9e:	d100      	bne.n	6aa2 <__aeabi_ddiv+0x3ba>
    6aa0:	e0fc      	b.n	6c9c <__aeabi_ddiv+0x5b4>
    6aa2:	2301      	movs	r3, #1
    6aa4:	4319      	orrs	r1, r3
    6aa6:	9e04      	ldr	r6, [sp, #16]
    6aa8:	4f99      	ldr	r7, [pc, #612]	; (6d10 <__aeabi_ddiv+0x628>)
    6aaa:	19f5      	adds	r5, r6, r7
    6aac:	2d00      	cmp	r5, #0
    6aae:	dc00      	bgt.n	6ab2 <__aeabi_ddiv+0x3ca>
    6ab0:	e0a1      	b.n	6bf6 <__aeabi_ddiv+0x50e>
    6ab2:	0748      	lsls	r0, r1, #29
    6ab4:	d009      	beq.n	6aca <__aeabi_ddiv+0x3e2>
    6ab6:	230f      	movs	r3, #15
    6ab8:	400b      	ands	r3, r1
    6aba:	2b04      	cmp	r3, #4
    6abc:	d005      	beq.n	6aca <__aeabi_ddiv+0x3e2>
    6abe:	1d0b      	adds	r3, r1, #4
    6ac0:	428b      	cmp	r3, r1
    6ac2:	4189      	sbcs	r1, r1
    6ac4:	4249      	negs	r1, r1
    6ac6:	448b      	add	fp, r1
    6ac8:	1c19      	adds	r1, r3, #0
    6aca:	465a      	mov	r2, fp
    6acc:	01d2      	lsls	r2, r2, #7
    6ace:	d507      	bpl.n	6ae0 <__aeabi_ddiv+0x3f8>
    6ad0:	4b90      	ldr	r3, [pc, #576]	; (6d14 <__aeabi_ddiv+0x62c>)
    6ad2:	465c      	mov	r4, fp
    6ad4:	9e04      	ldr	r6, [sp, #16]
    6ad6:	2780      	movs	r7, #128	; 0x80
    6ad8:	401c      	ands	r4, r3
    6ada:	00ff      	lsls	r7, r7, #3
    6adc:	46a3      	mov	fp, r4
    6ade:	19f5      	adds	r5, r6, r7
    6ae0:	4b8d      	ldr	r3, [pc, #564]	; (6d18 <__aeabi_ddiv+0x630>)
    6ae2:	429d      	cmp	r5, r3
    6ae4:	dd7a      	ble.n	6bdc <__aeabi_ddiv+0x4f4>
    6ae6:	9c03      	ldr	r4, [sp, #12]
    6ae8:	2201      	movs	r2, #1
    6aea:	4022      	ands	r2, r4
    6aec:	2400      	movs	r4, #0
    6aee:	4d8b      	ldr	r5, [pc, #556]	; (6d1c <__aeabi_ddiv+0x634>)
    6af0:	46a1      	mov	r9, r4
    6af2:	e6c1      	b.n	6878 <__aeabi_ddiv+0x190>
    6af4:	2480      	movs	r4, #128	; 0x80
    6af6:	0324      	lsls	r4, r4, #12
    6af8:	4647      	mov	r7, r8
    6afa:	4227      	tst	r7, r4
    6afc:	d14c      	bne.n	6b98 <__aeabi_ddiv+0x4b0>
    6afe:	433c      	orrs	r4, r7
    6b00:	0324      	lsls	r4, r4, #12
    6b02:	0b24      	lsrs	r4, r4, #12
    6b04:	9a00      	ldr	r2, [sp, #0]
    6b06:	4d85      	ldr	r5, [pc, #532]	; (6d1c <__aeabi_ddiv+0x634>)
    6b08:	e6b6      	b.n	6878 <__aeabi_ddiv+0x190>
    6b0a:	1936      	adds	r6, r6, r4
    6b0c:	1e48      	subs	r0, r1, #1
    6b0e:	42b4      	cmp	r4, r6
    6b10:	d95e      	bls.n	6bd0 <__aeabi_ddiv+0x4e8>
    6b12:	1c01      	adds	r1, r0, #0
    6b14:	4296      	cmp	r6, r2
    6b16:	d1c4      	bne.n	6aa2 <__aeabi_ddiv+0x3ba>
    6b18:	9e00      	ldr	r6, [sp, #0]
    6b1a:	429e      	cmp	r6, r3
    6b1c:	d1c1      	bne.n	6aa2 <__aeabi_ddiv+0x3ba>
    6b1e:	e7c2      	b.n	6aa6 <__aeabi_ddiv+0x3be>
    6b20:	1c03      	adds	r3, r0, #0
    6b22:	3b28      	subs	r3, #40	; 0x28
    6b24:	1c31      	adds	r1, r6, #0
    6b26:	4099      	lsls	r1, r3
    6b28:	468b      	mov	fp, r1
    6b2a:	2100      	movs	r1, #0
    6b2c:	e688      	b.n	6840 <__aeabi_ddiv+0x158>
    6b2e:	1c30      	adds	r0, r6, #0
    6b30:	f001 f9c6 	bl	7ec0 <__clzsi2>
    6b34:	3020      	adds	r0, #32
    6b36:	e672      	b.n	681e <__aeabi_ddiv+0x136>
    6b38:	3b28      	subs	r3, #40	; 0x28
    6b3a:	1c21      	adds	r1, r4, #0
    6b3c:	4099      	lsls	r1, r3
    6b3e:	2200      	movs	r2, #0
    6b40:	4688      	mov	r8, r1
    6b42:	4691      	mov	r9, r2
    6b44:	e651      	b.n	67ea <__aeabi_ddiv+0x102>
    6b46:	1c20      	adds	r0, r4, #0
    6b48:	f001 f9ba 	bl	7ec0 <__clzsi2>
    6b4c:	3020      	adds	r0, #32
    6b4e:	e63b      	b.n	67c8 <__aeabi_ddiv+0xe0>
    6b50:	2100      	movs	r1, #0
    6b52:	45b1      	cmp	r9, r6
    6b54:	d300      	bcc.n	6b58 <__aeabi_ddiv+0x470>
    6b56:	e73d      	b.n	69d4 <__aeabi_ddiv+0x2ec>
    6b58:	9f00      	ldr	r7, [sp, #0]
    6b5a:	465a      	mov	r2, fp
    6b5c:	44b9      	add	r9, r7
    6b5e:	45b9      	cmp	r9, r7
    6b60:	41bf      	sbcs	r7, r7
    6b62:	427f      	negs	r7, r7
    6b64:	193f      	adds	r7, r7, r4
    6b66:	18fb      	adds	r3, r7, r3
    6b68:	3a01      	subs	r2, #1
    6b6a:	429c      	cmp	r4, r3
    6b6c:	d21e      	bcs.n	6bac <__aeabi_ddiv+0x4c4>
    6b6e:	4298      	cmp	r0, r3
    6b70:	d900      	bls.n	6b74 <__aeabi_ddiv+0x48c>
    6b72:	e07e      	b.n	6c72 <__aeabi_ddiv+0x58a>
    6b74:	d100      	bne.n	6b78 <__aeabi_ddiv+0x490>
    6b76:	e0b5      	b.n	6ce4 <__aeabi_ddiv+0x5fc>
    6b78:	1a19      	subs	r1, r3, r0
    6b7a:	4693      	mov	fp, r2
    6b7c:	e72a      	b.n	69d4 <__aeabi_ddiv+0x2ec>
    6b7e:	4589      	cmp	r9, r1
    6b80:	d800      	bhi.n	6b84 <__aeabi_ddiv+0x49c>
    6b82:	e6ad      	b.n	68e0 <__aeabi_ddiv+0x1f8>
    6b84:	4648      	mov	r0, r9
    6b86:	4646      	mov	r6, r8
    6b88:	4642      	mov	r2, r8
    6b8a:	0877      	lsrs	r7, r6, #1
    6b8c:	07d3      	lsls	r3, r2, #31
    6b8e:	0846      	lsrs	r6, r0, #1
    6b90:	07c0      	lsls	r0, r0, #31
    6b92:	431e      	orrs	r6, r3
    6b94:	4681      	mov	r9, r0
    6b96:	e6aa      	b.n	68ee <__aeabi_ddiv+0x206>
    6b98:	4658      	mov	r0, fp
    6b9a:	4220      	tst	r0, r4
    6b9c:	d112      	bne.n	6bc4 <__aeabi_ddiv+0x4dc>
    6b9e:	4304      	orrs	r4, r0
    6ba0:	0324      	lsls	r4, r4, #12
    6ba2:	1c2a      	adds	r2, r5, #0
    6ba4:	0b24      	lsrs	r4, r4, #12
    6ba6:	4689      	mov	r9, r1
    6ba8:	4d5c      	ldr	r5, [pc, #368]	; (6d1c <__aeabi_ddiv+0x634>)
    6baa:	e665      	b.n	6878 <__aeabi_ddiv+0x190>
    6bac:	42a3      	cmp	r3, r4
    6bae:	d1e3      	bne.n	6b78 <__aeabi_ddiv+0x490>
    6bb0:	9f00      	ldr	r7, [sp, #0]
    6bb2:	454f      	cmp	r7, r9
    6bb4:	d9db      	bls.n	6b6e <__aeabi_ddiv+0x486>
    6bb6:	1a21      	subs	r1, r4, r0
    6bb8:	4693      	mov	fp, r2
    6bba:	e70b      	b.n	69d4 <__aeabi_ddiv+0x2ec>
    6bbc:	1c17      	adds	r7, r2, #0
    6bbe:	e6dd      	b.n	697c <__aeabi_ddiv+0x294>
    6bc0:	469b      	mov	fp, r3
    6bc2:	e6bc      	b.n	693e <__aeabi_ddiv+0x256>
    6bc4:	433c      	orrs	r4, r7
    6bc6:	0324      	lsls	r4, r4, #12
    6bc8:	0b24      	lsrs	r4, r4, #12
    6bca:	9a00      	ldr	r2, [sp, #0]
    6bcc:	4d53      	ldr	r5, [pc, #332]	; (6d1c <__aeabi_ddiv+0x634>)
    6bce:	e653      	b.n	6878 <__aeabi_ddiv+0x190>
    6bd0:	42b2      	cmp	r2, r6
    6bd2:	d859      	bhi.n	6c88 <__aeabi_ddiv+0x5a0>
    6bd4:	d100      	bne.n	6bd8 <__aeabi_ddiv+0x4f0>
    6bd6:	e08a      	b.n	6cee <__aeabi_ddiv+0x606>
    6bd8:	1c01      	adds	r1, r0, #0
    6bda:	e762      	b.n	6aa2 <__aeabi_ddiv+0x3ba>
    6bdc:	465f      	mov	r7, fp
    6bde:	08c9      	lsrs	r1, r1, #3
    6be0:	077b      	lsls	r3, r7, #29
    6be2:	9e03      	ldr	r6, [sp, #12]
    6be4:	430b      	orrs	r3, r1
    6be6:	027c      	lsls	r4, r7, #9
    6be8:	056d      	lsls	r5, r5, #21
    6bea:	2201      	movs	r2, #1
    6bec:	4699      	mov	r9, r3
    6bee:	0b24      	lsrs	r4, r4, #12
    6bf0:	0d6d      	lsrs	r5, r5, #21
    6bf2:	4032      	ands	r2, r6
    6bf4:	e640      	b.n	6878 <__aeabi_ddiv+0x190>
    6bf6:	4b4a      	ldr	r3, [pc, #296]	; (6d20 <__aeabi_ddiv+0x638>)
    6bf8:	9f04      	ldr	r7, [sp, #16]
    6bfa:	1bdb      	subs	r3, r3, r7
    6bfc:	2b38      	cmp	r3, #56	; 0x38
    6bfe:	dd10      	ble.n	6c22 <__aeabi_ddiv+0x53a>
    6c00:	9c03      	ldr	r4, [sp, #12]
    6c02:	2201      	movs	r2, #1
    6c04:	4022      	ands	r2, r4
    6c06:	2400      	movs	r4, #0
    6c08:	2500      	movs	r5, #0
    6c0a:	46a1      	mov	r9, r4
    6c0c:	e634      	b.n	6878 <__aeabi_ddiv+0x190>
    6c0e:	2101      	movs	r1, #1
    6c10:	4249      	negs	r1, r1
    6c12:	e748      	b.n	6aa6 <__aeabi_ddiv+0x3be>
    6c14:	9302      	str	r3, [sp, #8]
    6c16:	e704      	b.n	6a22 <__aeabi_ddiv+0x33a>
    6c18:	1c1f      	adds	r7, r3, #0
    6c1a:	e721      	b.n	6a60 <__aeabi_ddiv+0x378>
    6c1c:	9c01      	ldr	r4, [sp, #4]
    6c1e:	9403      	str	r4, [sp, #12]
    6c20:	e741      	b.n	6aa6 <__aeabi_ddiv+0x3be>
    6c22:	2b1f      	cmp	r3, #31
    6c24:	dc40      	bgt.n	6ca8 <__aeabi_ddiv+0x5c0>
    6c26:	483f      	ldr	r0, [pc, #252]	; (6d24 <__aeabi_ddiv+0x63c>)
    6c28:	9f04      	ldr	r7, [sp, #16]
    6c2a:	1c0c      	adds	r4, r1, #0
    6c2c:	183a      	adds	r2, r7, r0
    6c2e:	4658      	mov	r0, fp
    6c30:	4091      	lsls	r1, r2
    6c32:	40dc      	lsrs	r4, r3
    6c34:	4090      	lsls	r0, r2
    6c36:	4320      	orrs	r0, r4
    6c38:	1c0a      	adds	r2, r1, #0
    6c3a:	1e51      	subs	r1, r2, #1
    6c3c:	418a      	sbcs	r2, r1
    6c3e:	1c01      	adds	r1, r0, #0
    6c40:	4311      	orrs	r1, r2
    6c42:	465a      	mov	r2, fp
    6c44:	40da      	lsrs	r2, r3
    6c46:	1c13      	adds	r3, r2, #0
    6c48:	0748      	lsls	r0, r1, #29
    6c4a:	d009      	beq.n	6c60 <__aeabi_ddiv+0x578>
    6c4c:	220f      	movs	r2, #15
    6c4e:	400a      	ands	r2, r1
    6c50:	2a04      	cmp	r2, #4
    6c52:	d005      	beq.n	6c60 <__aeabi_ddiv+0x578>
    6c54:	1d0a      	adds	r2, r1, #4
    6c56:	428a      	cmp	r2, r1
    6c58:	4189      	sbcs	r1, r1
    6c5a:	4249      	negs	r1, r1
    6c5c:	185b      	adds	r3, r3, r1
    6c5e:	1c11      	adds	r1, r2, #0
    6c60:	021a      	lsls	r2, r3, #8
    6c62:	d534      	bpl.n	6cce <__aeabi_ddiv+0x5e6>
    6c64:	9c03      	ldr	r4, [sp, #12]
    6c66:	2201      	movs	r2, #1
    6c68:	4022      	ands	r2, r4
    6c6a:	2400      	movs	r4, #0
    6c6c:	2501      	movs	r5, #1
    6c6e:	46a1      	mov	r9, r4
    6c70:	e602      	b.n	6878 <__aeabi_ddiv+0x190>
    6c72:	9f00      	ldr	r7, [sp, #0]
    6c74:	2102      	movs	r1, #2
    6c76:	4249      	negs	r1, r1
    6c78:	44b9      	add	r9, r7
    6c7a:	448b      	add	fp, r1
    6c7c:	45b9      	cmp	r9, r7
    6c7e:	4189      	sbcs	r1, r1
    6c80:	4249      	negs	r1, r1
    6c82:	1909      	adds	r1, r1, r4
    6c84:	18cb      	adds	r3, r1, r3
    6c86:	e6a4      	b.n	69d2 <__aeabi_ddiv+0x2ea>
    6c88:	9d00      	ldr	r5, [sp, #0]
    6c8a:	1e88      	subs	r0, r1, #2
    6c8c:	0069      	lsls	r1, r5, #1
    6c8e:	42a9      	cmp	r1, r5
    6c90:	41ad      	sbcs	r5, r5
    6c92:	426d      	negs	r5, r5
    6c94:	192c      	adds	r4, r5, r4
    6c96:	1936      	adds	r6, r6, r4
    6c98:	9100      	str	r1, [sp, #0]
    6c9a:	e73a      	b.n	6b12 <__aeabi_ddiv+0x42a>
    6c9c:	2b00      	cmp	r3, #0
    6c9e:	d000      	beq.n	6ca2 <__aeabi_ddiv+0x5ba>
    6ca0:	e733      	b.n	6b0a <__aeabi_ddiv+0x422>
    6ca2:	2400      	movs	r4, #0
    6ca4:	9400      	str	r4, [sp, #0]
    6ca6:	e737      	b.n	6b18 <__aeabi_ddiv+0x430>
    6ca8:	4a1f      	ldr	r2, [pc, #124]	; (6d28 <__aeabi_ddiv+0x640>)
    6caa:	9c04      	ldr	r4, [sp, #16]
    6cac:	465d      	mov	r5, fp
    6cae:	1b12      	subs	r2, r2, r4
    6cb0:	40d5      	lsrs	r5, r2
    6cb2:	1c2a      	adds	r2, r5, #0
    6cb4:	2b20      	cmp	r3, #32
    6cb6:	d01f      	beq.n	6cf8 <__aeabi_ddiv+0x610>
    6cb8:	4e1c      	ldr	r6, [pc, #112]	; (6d2c <__aeabi_ddiv+0x644>)
    6cba:	465f      	mov	r7, fp
    6cbc:	19a3      	adds	r3, r4, r6
    6cbe:	409f      	lsls	r7, r3
    6cc0:	1c3b      	adds	r3, r7, #0
    6cc2:	4319      	orrs	r1, r3
    6cc4:	1e4b      	subs	r3, r1, #1
    6cc6:	4199      	sbcs	r1, r3
    6cc8:	4311      	orrs	r1, r2
    6cca:	2300      	movs	r3, #0
    6ccc:	e7bc      	b.n	6c48 <__aeabi_ddiv+0x560>
    6cce:	075a      	lsls	r2, r3, #29
    6cd0:	08c9      	lsrs	r1, r1, #3
    6cd2:	430a      	orrs	r2, r1
    6cd4:	9f03      	ldr	r7, [sp, #12]
    6cd6:	4691      	mov	r9, r2
    6cd8:	025b      	lsls	r3, r3, #9
    6cda:	2201      	movs	r2, #1
    6cdc:	0b1c      	lsrs	r4, r3, #12
    6cde:	403a      	ands	r2, r7
    6ce0:	2500      	movs	r5, #0
    6ce2:	e5c9      	b.n	6878 <__aeabi_ddiv+0x190>
    6ce4:	454e      	cmp	r6, r9
    6ce6:	d8c4      	bhi.n	6c72 <__aeabi_ddiv+0x58a>
    6ce8:	4693      	mov	fp, r2
    6cea:	2100      	movs	r1, #0
    6cec:	e672      	b.n	69d4 <__aeabi_ddiv+0x2ec>
    6cee:	9f00      	ldr	r7, [sp, #0]
    6cf0:	429f      	cmp	r7, r3
    6cf2:	d3c9      	bcc.n	6c88 <__aeabi_ddiv+0x5a0>
    6cf4:	1c01      	adds	r1, r0, #0
    6cf6:	e70f      	b.n	6b18 <__aeabi_ddiv+0x430>
    6cf8:	2300      	movs	r3, #0
    6cfa:	e7e2      	b.n	6cc2 <__aeabi_ddiv+0x5da>
    6cfc:	2480      	movs	r4, #128	; 0x80
    6cfe:	0324      	lsls	r4, r4, #12
    6d00:	465f      	mov	r7, fp
    6d02:	433c      	orrs	r4, r7
    6d04:	0324      	lsls	r4, r4, #12
    6d06:	0b24      	lsrs	r4, r4, #12
    6d08:	9a01      	ldr	r2, [sp, #4]
    6d0a:	4689      	mov	r9, r1
    6d0c:	4d03      	ldr	r5, [pc, #12]	; (6d1c <__aeabi_ddiv+0x634>)
    6d0e:	e5b3      	b.n	6878 <__aeabi_ddiv+0x190>
    6d10:	000003ff 	.word	0x000003ff
    6d14:	feffffff 	.word	0xfeffffff
    6d18:	000007fe 	.word	0x000007fe
    6d1c:	000007ff 	.word	0x000007ff
    6d20:	fffffc02 	.word	0xfffffc02
    6d24:	0000041e 	.word	0x0000041e
    6d28:	fffffbe2 	.word	0xfffffbe2
    6d2c:	0000043e 	.word	0x0000043e

00006d30 <__eqdf2>:
    6d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d32:	465f      	mov	r7, fp
    6d34:	4656      	mov	r6, sl
    6d36:	464d      	mov	r5, r9
    6d38:	4644      	mov	r4, r8
    6d3a:	b4f0      	push	{r4, r5, r6, r7}
    6d3c:	1c0d      	adds	r5, r1, #0
    6d3e:	1c04      	adds	r4, r0, #0
    6d40:	4680      	mov	r8, r0
    6d42:	0fe8      	lsrs	r0, r5, #31
    6d44:	4681      	mov	r9, r0
    6d46:	0318      	lsls	r0, r3, #12
    6d48:	030f      	lsls	r7, r1, #12
    6d4a:	0b00      	lsrs	r0, r0, #12
    6d4c:	0b3f      	lsrs	r7, r7, #12
    6d4e:	b083      	sub	sp, #12
    6d50:	4684      	mov	ip, r0
    6d52:	481b      	ldr	r0, [pc, #108]	; (6dc0 <__eqdf2+0x90>)
    6d54:	9700      	str	r7, [sp, #0]
    6d56:	0049      	lsls	r1, r1, #1
    6d58:	005e      	lsls	r6, r3, #1
    6d5a:	0fdf      	lsrs	r7, r3, #31
    6d5c:	0d49      	lsrs	r1, r1, #21
    6d5e:	4692      	mov	sl, r2
    6d60:	0d76      	lsrs	r6, r6, #21
    6d62:	46bb      	mov	fp, r7
    6d64:	4281      	cmp	r1, r0
    6d66:	d00c      	beq.n	6d82 <__eqdf2+0x52>
    6d68:	4815      	ldr	r0, [pc, #84]	; (6dc0 <__eqdf2+0x90>)
    6d6a:	4286      	cmp	r6, r0
    6d6c:	d010      	beq.n	6d90 <__eqdf2+0x60>
    6d6e:	2001      	movs	r0, #1
    6d70:	42b1      	cmp	r1, r6
    6d72:	d015      	beq.n	6da0 <__eqdf2+0x70>
    6d74:	b003      	add	sp, #12
    6d76:	bc3c      	pop	{r2, r3, r4, r5}
    6d78:	4690      	mov	r8, r2
    6d7a:	4699      	mov	r9, r3
    6d7c:	46a2      	mov	sl, r4
    6d7e:	46ab      	mov	fp, r5
    6d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d82:	9f00      	ldr	r7, [sp, #0]
    6d84:	2001      	movs	r0, #1
    6d86:	4327      	orrs	r7, r4
    6d88:	d1f4      	bne.n	6d74 <__eqdf2+0x44>
    6d8a:	480d      	ldr	r0, [pc, #52]	; (6dc0 <__eqdf2+0x90>)
    6d8c:	4286      	cmp	r6, r0
    6d8e:	d1ee      	bne.n	6d6e <__eqdf2+0x3e>
    6d90:	4660      	mov	r0, ip
    6d92:	4302      	orrs	r2, r0
    6d94:	2001      	movs	r0, #1
    6d96:	2a00      	cmp	r2, #0
    6d98:	d1ec      	bne.n	6d74 <__eqdf2+0x44>
    6d9a:	2001      	movs	r0, #1
    6d9c:	42b1      	cmp	r1, r6
    6d9e:	d1e9      	bne.n	6d74 <__eqdf2+0x44>
    6da0:	9b00      	ldr	r3, [sp, #0]
    6da2:	4563      	cmp	r3, ip
    6da4:	d1e6      	bne.n	6d74 <__eqdf2+0x44>
    6da6:	45d0      	cmp	r8, sl
    6da8:	d1e4      	bne.n	6d74 <__eqdf2+0x44>
    6daa:	45d9      	cmp	r9, fp
    6dac:	d006      	beq.n	6dbc <__eqdf2+0x8c>
    6dae:	2900      	cmp	r1, #0
    6db0:	d1e0      	bne.n	6d74 <__eqdf2+0x44>
    6db2:	431c      	orrs	r4, r3
    6db4:	1c20      	adds	r0, r4, #0
    6db6:	1e44      	subs	r4, r0, #1
    6db8:	41a0      	sbcs	r0, r4
    6dba:	e7db      	b.n	6d74 <__eqdf2+0x44>
    6dbc:	2000      	movs	r0, #0
    6dbe:	e7d9      	b.n	6d74 <__eqdf2+0x44>
    6dc0:	000007ff 	.word	0x000007ff

00006dc4 <__gedf2>:
    6dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6dc6:	465f      	mov	r7, fp
    6dc8:	4656      	mov	r6, sl
    6dca:	464d      	mov	r5, r9
    6dcc:	4644      	mov	r4, r8
    6dce:	b4f0      	push	{r4, r5, r6, r7}
    6dd0:	0fcd      	lsrs	r5, r1, #31
    6dd2:	0fde      	lsrs	r6, r3, #31
    6dd4:	46ac      	mov	ip, r5
    6dd6:	031d      	lsls	r5, r3, #12
    6dd8:	0b2d      	lsrs	r5, r5, #12
    6dda:	46b1      	mov	r9, r6
    6ddc:	4e37      	ldr	r6, [pc, #220]	; (6ebc <__gedf2+0xf8>)
    6dde:	030f      	lsls	r7, r1, #12
    6de0:	004c      	lsls	r4, r1, #1
    6de2:	46ab      	mov	fp, r5
    6de4:	005d      	lsls	r5, r3, #1
    6de6:	4680      	mov	r8, r0
    6de8:	0b3f      	lsrs	r7, r7, #12
    6dea:	0d64      	lsrs	r4, r4, #21
    6dec:	4692      	mov	sl, r2
    6dee:	0d6d      	lsrs	r5, r5, #21
    6df0:	42b4      	cmp	r4, r6
    6df2:	d032      	beq.n	6e5a <__gedf2+0x96>
    6df4:	4e31      	ldr	r6, [pc, #196]	; (6ebc <__gedf2+0xf8>)
    6df6:	42b5      	cmp	r5, r6
    6df8:	d035      	beq.n	6e66 <__gedf2+0xa2>
    6dfa:	2c00      	cmp	r4, #0
    6dfc:	d10e      	bne.n	6e1c <__gedf2+0x58>
    6dfe:	4338      	orrs	r0, r7
    6e00:	4241      	negs	r1, r0
    6e02:	4141      	adcs	r1, r0
    6e04:	1c08      	adds	r0, r1, #0
    6e06:	2d00      	cmp	r5, #0
    6e08:	d00b      	beq.n	6e22 <__gedf2+0x5e>
    6e0a:	2900      	cmp	r1, #0
    6e0c:	d119      	bne.n	6e42 <__gedf2+0x7e>
    6e0e:	45cc      	cmp	ip, r9
    6e10:	d02d      	beq.n	6e6e <__gedf2+0xaa>
    6e12:	4665      	mov	r5, ip
    6e14:	4268      	negs	r0, r5
    6e16:	2301      	movs	r3, #1
    6e18:	4318      	orrs	r0, r3
    6e1a:	e018      	b.n	6e4e <__gedf2+0x8a>
    6e1c:	2d00      	cmp	r5, #0
    6e1e:	d1f6      	bne.n	6e0e <__gedf2+0x4a>
    6e20:	1c28      	adds	r0, r5, #0
    6e22:	4659      	mov	r1, fp
    6e24:	430a      	orrs	r2, r1
    6e26:	4253      	negs	r3, r2
    6e28:	4153      	adcs	r3, r2
    6e2a:	2800      	cmp	r0, #0
    6e2c:	d106      	bne.n	6e3c <__gedf2+0x78>
    6e2e:	2b00      	cmp	r3, #0
    6e30:	d0ed      	beq.n	6e0e <__gedf2+0x4a>
    6e32:	4663      	mov	r3, ip
    6e34:	4258      	negs	r0, r3
    6e36:	2301      	movs	r3, #1
    6e38:	4318      	orrs	r0, r3
    6e3a:	e008      	b.n	6e4e <__gedf2+0x8a>
    6e3c:	2000      	movs	r0, #0
    6e3e:	2b00      	cmp	r3, #0
    6e40:	d105      	bne.n	6e4e <__gedf2+0x8a>
    6e42:	464a      	mov	r2, r9
    6e44:	4250      	negs	r0, r2
    6e46:	4150      	adcs	r0, r2
    6e48:	4240      	negs	r0, r0
    6e4a:	2301      	movs	r3, #1
    6e4c:	4318      	orrs	r0, r3
    6e4e:	bc3c      	pop	{r2, r3, r4, r5}
    6e50:	4690      	mov	r8, r2
    6e52:	4699      	mov	r9, r3
    6e54:	46a2      	mov	sl, r4
    6e56:	46ab      	mov	fp, r5
    6e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e5a:	1c3e      	adds	r6, r7, #0
    6e5c:	4306      	orrs	r6, r0
    6e5e:	d0c9      	beq.n	6df4 <__gedf2+0x30>
    6e60:	2002      	movs	r0, #2
    6e62:	4240      	negs	r0, r0
    6e64:	e7f3      	b.n	6e4e <__gedf2+0x8a>
    6e66:	465e      	mov	r6, fp
    6e68:	4316      	orrs	r6, r2
    6e6a:	d0c6      	beq.n	6dfa <__gedf2+0x36>
    6e6c:	e7f8      	b.n	6e60 <__gedf2+0x9c>
    6e6e:	42ac      	cmp	r4, r5
    6e70:	dc07      	bgt.n	6e82 <__gedf2+0xbe>
    6e72:	da0b      	bge.n	6e8c <__gedf2+0xc8>
    6e74:	4661      	mov	r1, ip
    6e76:	4248      	negs	r0, r1
    6e78:	4148      	adcs	r0, r1
    6e7a:	4240      	negs	r0, r0
    6e7c:	2301      	movs	r3, #1
    6e7e:	4318      	orrs	r0, r3
    6e80:	e7e5      	b.n	6e4e <__gedf2+0x8a>
    6e82:	4666      	mov	r6, ip
    6e84:	4270      	negs	r0, r6
    6e86:	2301      	movs	r3, #1
    6e88:	4318      	orrs	r0, r3
    6e8a:	e7e0      	b.n	6e4e <__gedf2+0x8a>
    6e8c:	455f      	cmp	r7, fp
    6e8e:	d80a      	bhi.n	6ea6 <__gedf2+0xe2>
    6e90:	d00e      	beq.n	6eb0 <__gedf2+0xec>
    6e92:	2000      	movs	r0, #0
    6e94:	455f      	cmp	r7, fp
    6e96:	d2da      	bcs.n	6e4e <__gedf2+0x8a>
    6e98:	4665      	mov	r5, ip
    6e9a:	4268      	negs	r0, r5
    6e9c:	4168      	adcs	r0, r5
    6e9e:	4240      	negs	r0, r0
    6ea0:	2301      	movs	r3, #1
    6ea2:	4318      	orrs	r0, r3
    6ea4:	e7d3      	b.n	6e4e <__gedf2+0x8a>
    6ea6:	4662      	mov	r2, ip
    6ea8:	4250      	negs	r0, r2
    6eaa:	2301      	movs	r3, #1
    6eac:	4318      	orrs	r0, r3
    6eae:	e7ce      	b.n	6e4e <__gedf2+0x8a>
    6eb0:	45d0      	cmp	r8, sl
    6eb2:	d8f8      	bhi.n	6ea6 <__gedf2+0xe2>
    6eb4:	2000      	movs	r0, #0
    6eb6:	45d0      	cmp	r8, sl
    6eb8:	d3ee      	bcc.n	6e98 <__gedf2+0xd4>
    6eba:	e7c8      	b.n	6e4e <__gedf2+0x8a>
    6ebc:	000007ff 	.word	0x000007ff

00006ec0 <__ledf2>:
    6ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ec2:	4656      	mov	r6, sl
    6ec4:	464d      	mov	r5, r9
    6ec6:	4644      	mov	r4, r8
    6ec8:	465f      	mov	r7, fp
    6eca:	b4f0      	push	{r4, r5, r6, r7}
    6ecc:	1c0d      	adds	r5, r1, #0
    6ece:	b083      	sub	sp, #12
    6ed0:	1c04      	adds	r4, r0, #0
    6ed2:	9001      	str	r0, [sp, #4]
    6ed4:	0fe8      	lsrs	r0, r5, #31
    6ed6:	4681      	mov	r9, r0
    6ed8:	0318      	lsls	r0, r3, #12
    6eda:	030f      	lsls	r7, r1, #12
    6edc:	0b00      	lsrs	r0, r0, #12
    6ede:	0b3f      	lsrs	r7, r7, #12
    6ee0:	4684      	mov	ip, r0
    6ee2:	4835      	ldr	r0, [pc, #212]	; (6fb8 <__ledf2+0xf8>)
    6ee4:	9700      	str	r7, [sp, #0]
    6ee6:	0049      	lsls	r1, r1, #1
    6ee8:	005e      	lsls	r6, r3, #1
    6eea:	0fdf      	lsrs	r7, r3, #31
    6eec:	0d49      	lsrs	r1, r1, #21
    6eee:	4692      	mov	sl, r2
    6ef0:	0d76      	lsrs	r6, r6, #21
    6ef2:	46b8      	mov	r8, r7
    6ef4:	4281      	cmp	r1, r0
    6ef6:	d034      	beq.n	6f62 <__ledf2+0xa2>
    6ef8:	482f      	ldr	r0, [pc, #188]	; (6fb8 <__ledf2+0xf8>)
    6efa:	4286      	cmp	r6, r0
    6efc:	d036      	beq.n	6f6c <__ledf2+0xac>
    6efe:	2900      	cmp	r1, #0
    6f00:	d018      	beq.n	6f34 <__ledf2+0x74>
    6f02:	2e00      	cmp	r6, #0
    6f04:	d11f      	bne.n	6f46 <__ledf2+0x86>
    6f06:	1c34      	adds	r4, r6, #0
    6f08:	4667      	mov	r7, ip
    6f0a:	433a      	orrs	r2, r7
    6f0c:	4253      	negs	r3, r2
    6f0e:	4153      	adcs	r3, r2
    6f10:	2c00      	cmp	r4, #0
    6f12:	d01f      	beq.n	6f54 <__ledf2+0x94>
    6f14:	2000      	movs	r0, #0
    6f16:	2b00      	cmp	r3, #0
    6f18:	d105      	bne.n	6f26 <__ledf2+0x66>
    6f1a:	4642      	mov	r2, r8
    6f1c:	4250      	negs	r0, r2
    6f1e:	4150      	adcs	r0, r2
    6f20:	4240      	negs	r0, r0
    6f22:	2301      	movs	r3, #1
    6f24:	4318      	orrs	r0, r3
    6f26:	b003      	add	sp, #12
    6f28:	bc3c      	pop	{r2, r3, r4, r5}
    6f2a:	4690      	mov	r8, r2
    6f2c:	4699      	mov	r9, r3
    6f2e:	46a2      	mov	sl, r4
    6f30:	46ab      	mov	fp, r5
    6f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f34:	9800      	ldr	r0, [sp, #0]
    6f36:	4304      	orrs	r4, r0
    6f38:	4260      	negs	r0, r4
    6f3a:	4160      	adcs	r0, r4
    6f3c:	1c04      	adds	r4, r0, #0
    6f3e:	2e00      	cmp	r6, #0
    6f40:	d0e2      	beq.n	6f08 <__ledf2+0x48>
    6f42:	2800      	cmp	r0, #0
    6f44:	d1e9      	bne.n	6f1a <__ledf2+0x5a>
    6f46:	45c1      	cmp	r9, r8
    6f48:	d015      	beq.n	6f76 <__ledf2+0xb6>
    6f4a:	464f      	mov	r7, r9
    6f4c:	4278      	negs	r0, r7
    6f4e:	2301      	movs	r3, #1
    6f50:	4318      	orrs	r0, r3
    6f52:	e7e8      	b.n	6f26 <__ledf2+0x66>
    6f54:	2b00      	cmp	r3, #0
    6f56:	d0f6      	beq.n	6f46 <__ledf2+0x86>
    6f58:	464b      	mov	r3, r9
    6f5a:	4258      	negs	r0, r3
    6f5c:	2301      	movs	r3, #1
    6f5e:	4318      	orrs	r0, r3
    6f60:	e7e1      	b.n	6f26 <__ledf2+0x66>
    6f62:	9f00      	ldr	r7, [sp, #0]
    6f64:	2002      	movs	r0, #2
    6f66:	4327      	orrs	r7, r4
    6f68:	d1dd      	bne.n	6f26 <__ledf2+0x66>
    6f6a:	e7c5      	b.n	6ef8 <__ledf2+0x38>
    6f6c:	4667      	mov	r7, ip
    6f6e:	2002      	movs	r0, #2
    6f70:	4317      	orrs	r7, r2
    6f72:	d1d8      	bne.n	6f26 <__ledf2+0x66>
    6f74:	e7c3      	b.n	6efe <__ledf2+0x3e>
    6f76:	42b1      	cmp	r1, r6
    6f78:	dd04      	ble.n	6f84 <__ledf2+0xc4>
    6f7a:	464a      	mov	r2, r9
    6f7c:	4250      	negs	r0, r2
    6f7e:	2301      	movs	r3, #1
    6f80:	4318      	orrs	r0, r3
    6f82:	e7d0      	b.n	6f26 <__ledf2+0x66>
    6f84:	42b1      	cmp	r1, r6
    6f86:	db07      	blt.n	6f98 <__ledf2+0xd8>
    6f88:	9800      	ldr	r0, [sp, #0]
    6f8a:	4560      	cmp	r0, ip
    6f8c:	d8e4      	bhi.n	6f58 <__ledf2+0x98>
    6f8e:	d00a      	beq.n	6fa6 <__ledf2+0xe6>
    6f90:	9f00      	ldr	r7, [sp, #0]
    6f92:	2000      	movs	r0, #0
    6f94:	4567      	cmp	r7, ip
    6f96:	d2c6      	bcs.n	6f26 <__ledf2+0x66>
    6f98:	464f      	mov	r7, r9
    6f9a:	4278      	negs	r0, r7
    6f9c:	4178      	adcs	r0, r7
    6f9e:	4240      	negs	r0, r0
    6fa0:	2301      	movs	r3, #1
    6fa2:	4318      	orrs	r0, r3
    6fa4:	e7bf      	b.n	6f26 <__ledf2+0x66>
    6fa6:	9a01      	ldr	r2, [sp, #4]
    6fa8:	4552      	cmp	r2, sl
    6faa:	d8d5      	bhi.n	6f58 <__ledf2+0x98>
    6fac:	9a01      	ldr	r2, [sp, #4]
    6fae:	2000      	movs	r0, #0
    6fb0:	4552      	cmp	r2, sl
    6fb2:	d3f1      	bcc.n	6f98 <__ledf2+0xd8>
    6fb4:	e7b7      	b.n	6f26 <__ledf2+0x66>
    6fb6:	46c0      	nop			; (mov r8, r8)
    6fb8:	000007ff 	.word	0x000007ff

00006fbc <__aeabi_dmul>:
    6fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fbe:	4656      	mov	r6, sl
    6fc0:	4644      	mov	r4, r8
    6fc2:	465f      	mov	r7, fp
    6fc4:	464d      	mov	r5, r9
    6fc6:	b4f0      	push	{r4, r5, r6, r7}
    6fc8:	1c1f      	adds	r7, r3, #0
    6fca:	030b      	lsls	r3, r1, #12
    6fcc:	0b1b      	lsrs	r3, r3, #12
    6fce:	469a      	mov	sl, r3
    6fd0:	004b      	lsls	r3, r1, #1
    6fd2:	b087      	sub	sp, #28
    6fd4:	1c04      	adds	r4, r0, #0
    6fd6:	4680      	mov	r8, r0
    6fd8:	0d5b      	lsrs	r3, r3, #21
    6fda:	0fc8      	lsrs	r0, r1, #31
    6fdc:	1c16      	adds	r6, r2, #0
    6fde:	9302      	str	r3, [sp, #8]
    6fe0:	4681      	mov	r9, r0
    6fe2:	2b00      	cmp	r3, #0
    6fe4:	d068      	beq.n	70b8 <__aeabi_dmul+0xfc>
    6fe6:	4b69      	ldr	r3, [pc, #420]	; (718c <__aeabi_dmul+0x1d0>)
    6fe8:	9902      	ldr	r1, [sp, #8]
    6fea:	4299      	cmp	r1, r3
    6fec:	d032      	beq.n	7054 <__aeabi_dmul+0x98>
    6fee:	2280      	movs	r2, #128	; 0x80
    6ff0:	4653      	mov	r3, sl
    6ff2:	0352      	lsls	r2, r2, #13
    6ff4:	431a      	orrs	r2, r3
    6ff6:	00d2      	lsls	r2, r2, #3
    6ff8:	0f63      	lsrs	r3, r4, #29
    6ffa:	431a      	orrs	r2, r3
    6ffc:	4692      	mov	sl, r2
    6ffe:	4a64      	ldr	r2, [pc, #400]	; (7190 <__aeabi_dmul+0x1d4>)
    7000:	00e0      	lsls	r0, r4, #3
    7002:	1889      	adds	r1, r1, r2
    7004:	4680      	mov	r8, r0
    7006:	9102      	str	r1, [sp, #8]
    7008:	2400      	movs	r4, #0
    700a:	2500      	movs	r5, #0
    700c:	033b      	lsls	r3, r7, #12
    700e:	0b1b      	lsrs	r3, r3, #12
    7010:	469b      	mov	fp, r3
    7012:	0078      	lsls	r0, r7, #1
    7014:	0ffb      	lsrs	r3, r7, #31
    7016:	1c32      	adds	r2, r6, #0
    7018:	0d40      	lsrs	r0, r0, #21
    701a:	9303      	str	r3, [sp, #12]
    701c:	d100      	bne.n	7020 <__aeabi_dmul+0x64>
    701e:	e075      	b.n	710c <__aeabi_dmul+0x150>
    7020:	4b5a      	ldr	r3, [pc, #360]	; (718c <__aeabi_dmul+0x1d0>)
    7022:	4298      	cmp	r0, r3
    7024:	d069      	beq.n	70fa <__aeabi_dmul+0x13e>
    7026:	2280      	movs	r2, #128	; 0x80
    7028:	4659      	mov	r1, fp
    702a:	0352      	lsls	r2, r2, #13
    702c:	430a      	orrs	r2, r1
    702e:	0f73      	lsrs	r3, r6, #29
    7030:	00d2      	lsls	r2, r2, #3
    7032:	431a      	orrs	r2, r3
    7034:	4b56      	ldr	r3, [pc, #344]	; (7190 <__aeabi_dmul+0x1d4>)
    7036:	4693      	mov	fp, r2
    7038:	18c0      	adds	r0, r0, r3
    703a:	00f2      	lsls	r2, r6, #3
    703c:	2300      	movs	r3, #0
    703e:	9903      	ldr	r1, [sp, #12]
    7040:	464e      	mov	r6, r9
    7042:	4071      	eors	r1, r6
    7044:	431c      	orrs	r4, r3
    7046:	2c0f      	cmp	r4, #15
    7048:	d900      	bls.n	704c <__aeabi_dmul+0x90>
    704a:	e0a9      	b.n	71a0 <__aeabi_dmul+0x1e4>
    704c:	4e51      	ldr	r6, [pc, #324]	; (7194 <__aeabi_dmul+0x1d8>)
    704e:	00a4      	lsls	r4, r4, #2
    7050:	5934      	ldr	r4, [r6, r4]
    7052:	46a7      	mov	pc, r4
    7054:	4653      	mov	r3, sl
    7056:	431c      	orrs	r4, r3
    7058:	d000      	beq.n	705c <__aeabi_dmul+0xa0>
    705a:	e087      	b.n	716c <__aeabi_dmul+0x1b0>
    705c:	2500      	movs	r5, #0
    705e:	46aa      	mov	sl, r5
    7060:	46a8      	mov	r8, r5
    7062:	2408      	movs	r4, #8
    7064:	2502      	movs	r5, #2
    7066:	e7d1      	b.n	700c <__aeabi_dmul+0x50>
    7068:	4649      	mov	r1, r9
    706a:	2d02      	cmp	r5, #2
    706c:	d06c      	beq.n	7148 <__aeabi_dmul+0x18c>
    706e:	2d03      	cmp	r5, #3
    7070:	d100      	bne.n	7074 <__aeabi_dmul+0xb8>
    7072:	e217      	b.n	74a4 <__aeabi_dmul+0x4e8>
    7074:	2d01      	cmp	r5, #1
    7076:	d000      	beq.n	707a <__aeabi_dmul+0xbe>
    7078:	e158      	b.n	732c <__aeabi_dmul+0x370>
    707a:	400d      	ands	r5, r1
    707c:	b2ed      	uxtb	r5, r5
    707e:	2400      	movs	r4, #0
    7080:	46a9      	mov	r9, r5
    7082:	2300      	movs	r3, #0
    7084:	46a0      	mov	r8, r4
    7086:	2000      	movs	r0, #0
    7088:	2100      	movs	r1, #0
    708a:	0325      	lsls	r5, r4, #12
    708c:	0d0a      	lsrs	r2, r1, #20
    708e:	051c      	lsls	r4, r3, #20
    7090:	0b2d      	lsrs	r5, r5, #12
    7092:	0512      	lsls	r2, r2, #20
    7094:	4b40      	ldr	r3, [pc, #256]	; (7198 <__aeabi_dmul+0x1dc>)
    7096:	432a      	orrs	r2, r5
    7098:	4013      	ands	r3, r2
    709a:	4323      	orrs	r3, r4
    709c:	005b      	lsls	r3, r3, #1
    709e:	464c      	mov	r4, r9
    70a0:	085b      	lsrs	r3, r3, #1
    70a2:	07e2      	lsls	r2, r4, #31
    70a4:	1c19      	adds	r1, r3, #0
    70a6:	4640      	mov	r0, r8
    70a8:	4311      	orrs	r1, r2
    70aa:	b007      	add	sp, #28
    70ac:	bc3c      	pop	{r2, r3, r4, r5}
    70ae:	4690      	mov	r8, r2
    70b0:	4699      	mov	r9, r3
    70b2:	46a2      	mov	sl, r4
    70b4:	46ab      	mov	fp, r5
    70b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70b8:	4653      	mov	r3, sl
    70ba:	4323      	orrs	r3, r4
    70bc:	d050      	beq.n	7160 <__aeabi_dmul+0x1a4>
    70be:	4653      	mov	r3, sl
    70c0:	2b00      	cmp	r3, #0
    70c2:	d100      	bne.n	70c6 <__aeabi_dmul+0x10a>
    70c4:	e184      	b.n	73d0 <__aeabi_dmul+0x414>
    70c6:	4650      	mov	r0, sl
    70c8:	f000 fefa 	bl	7ec0 <__clzsi2>
    70cc:	1e03      	subs	r3, r0, #0
    70ce:	2b27      	cmp	r3, #39	; 0x27
    70d0:	dd00      	ble.n	70d4 <__aeabi_dmul+0x118>
    70d2:	e176      	b.n	73c2 <__aeabi_dmul+0x406>
    70d4:	2128      	movs	r1, #40	; 0x28
    70d6:	1a0d      	subs	r5, r1, r0
    70d8:	1c21      	adds	r1, r4, #0
    70da:	3b08      	subs	r3, #8
    70dc:	4652      	mov	r2, sl
    70de:	40e9      	lsrs	r1, r5
    70e0:	409a      	lsls	r2, r3
    70e2:	1c0d      	adds	r5, r1, #0
    70e4:	4315      	orrs	r5, r2
    70e6:	1c22      	adds	r2, r4, #0
    70e8:	409a      	lsls	r2, r3
    70ea:	46aa      	mov	sl, r5
    70ec:	4690      	mov	r8, r2
    70ee:	4b2b      	ldr	r3, [pc, #172]	; (719c <__aeabi_dmul+0x1e0>)
    70f0:	2400      	movs	r4, #0
    70f2:	1a1b      	subs	r3, r3, r0
    70f4:	9302      	str	r3, [sp, #8]
    70f6:	2500      	movs	r5, #0
    70f8:	e788      	b.n	700c <__aeabi_dmul+0x50>
    70fa:	465b      	mov	r3, fp
    70fc:	431e      	orrs	r6, r3
    70fe:	2303      	movs	r3, #3
    7100:	2e00      	cmp	r6, #0
    7102:	d19c      	bne.n	703e <__aeabi_dmul+0x82>
    7104:	46b3      	mov	fp, r6
    7106:	2200      	movs	r2, #0
    7108:	2302      	movs	r3, #2
    710a:	e798      	b.n	703e <__aeabi_dmul+0x82>
    710c:	465b      	mov	r3, fp
    710e:	4333      	orrs	r3, r6
    7110:	d021      	beq.n	7156 <__aeabi_dmul+0x19a>
    7112:	4658      	mov	r0, fp
    7114:	2800      	cmp	r0, #0
    7116:	d100      	bne.n	711a <__aeabi_dmul+0x15e>
    7118:	e14e      	b.n	73b8 <__aeabi_dmul+0x3fc>
    711a:	f000 fed1 	bl	7ec0 <__clzsi2>
    711e:	2827      	cmp	r0, #39	; 0x27
    7120:	dd00      	ble.n	7124 <__aeabi_dmul+0x168>
    7122:	e142      	b.n	73aa <__aeabi_dmul+0x3ee>
    7124:	2128      	movs	r1, #40	; 0x28
    7126:	1a0f      	subs	r7, r1, r0
    7128:	1c02      	adds	r2, r0, #0
    712a:	1c31      	adds	r1, r6, #0
    712c:	3a08      	subs	r2, #8
    712e:	465b      	mov	r3, fp
    7130:	40f9      	lsrs	r1, r7
    7132:	4093      	lsls	r3, r2
    7134:	1c0f      	adds	r7, r1, #0
    7136:	431f      	orrs	r7, r3
    7138:	1c33      	adds	r3, r6, #0
    713a:	4093      	lsls	r3, r2
    713c:	46bb      	mov	fp, r7
    713e:	1c1a      	adds	r2, r3, #0
    7140:	4b16      	ldr	r3, [pc, #88]	; (719c <__aeabi_dmul+0x1e0>)
    7142:	1a18      	subs	r0, r3, r0
    7144:	2300      	movs	r3, #0
    7146:	e77a      	b.n	703e <__aeabi_dmul+0x82>
    7148:	2301      	movs	r3, #1
    714a:	400b      	ands	r3, r1
    714c:	2400      	movs	r4, #0
    714e:	4699      	mov	r9, r3
    7150:	46a0      	mov	r8, r4
    7152:	4b0e      	ldr	r3, [pc, #56]	; (718c <__aeabi_dmul+0x1d0>)
    7154:	e797      	b.n	7086 <__aeabi_dmul+0xca>
    7156:	2700      	movs	r7, #0
    7158:	46bb      	mov	fp, r7
    715a:	2200      	movs	r2, #0
    715c:	2301      	movs	r3, #1
    715e:	e76e      	b.n	703e <__aeabi_dmul+0x82>
    7160:	2100      	movs	r1, #0
    7162:	2404      	movs	r4, #4
    7164:	468a      	mov	sl, r1
    7166:	4688      	mov	r8, r1
    7168:	2501      	movs	r5, #1
    716a:	e74f      	b.n	700c <__aeabi_dmul+0x50>
    716c:	240c      	movs	r4, #12
    716e:	2503      	movs	r5, #3
    7170:	e74c      	b.n	700c <__aeabi_dmul+0x50>
    7172:	2500      	movs	r5, #0
    7174:	2480      	movs	r4, #128	; 0x80
    7176:	46a9      	mov	r9, r5
    7178:	0324      	lsls	r4, r4, #12
    717a:	46a8      	mov	r8, r5
    717c:	4b03      	ldr	r3, [pc, #12]	; (718c <__aeabi_dmul+0x1d0>)
    717e:	e782      	b.n	7086 <__aeabi_dmul+0xca>
    7180:	46da      	mov	sl, fp
    7182:	4690      	mov	r8, r2
    7184:	9903      	ldr	r1, [sp, #12]
    7186:	1c1d      	adds	r5, r3, #0
    7188:	e76f      	b.n	706a <__aeabi_dmul+0xae>
    718a:	46c0      	nop			; (mov r8, r8)
    718c:	000007ff 	.word	0x000007ff
    7190:	fffffc01 	.word	0xfffffc01
    7194:	000084c4 	.word	0x000084c4
    7198:	800fffff 	.word	0x800fffff
    719c:	fffffc0d 	.word	0xfffffc0d
    71a0:	9f02      	ldr	r7, [sp, #8]
    71a2:	0c16      	lsrs	r6, r2, #16
    71a4:	1838      	adds	r0, r7, r0
    71a6:	9004      	str	r0, [sp, #16]
    71a8:	4640      	mov	r0, r8
    71aa:	0c07      	lsrs	r7, r0, #16
    71ac:	0400      	lsls	r0, r0, #16
    71ae:	0c00      	lsrs	r0, r0, #16
    71b0:	0412      	lsls	r2, r2, #16
    71b2:	0c12      	lsrs	r2, r2, #16
    71b4:	1c03      	adds	r3, r0, #0
    71b6:	4353      	muls	r3, r2
    71b8:	1c04      	adds	r4, r0, #0
    71ba:	1c3d      	adds	r5, r7, #0
    71bc:	4374      	muls	r4, r6
    71be:	4355      	muls	r5, r2
    71c0:	4698      	mov	r8, r3
    71c2:	1c3b      	adds	r3, r7, #0
    71c4:	4373      	muls	r3, r6
    71c6:	1964      	adds	r4, r4, r5
    71c8:	46a4      	mov	ip, r4
    71ca:	4644      	mov	r4, r8
    71cc:	9302      	str	r3, [sp, #8]
    71ce:	0c23      	lsrs	r3, r4, #16
    71d0:	4463      	add	r3, ip
    71d2:	429d      	cmp	r5, r3
    71d4:	d904      	bls.n	71e0 <__aeabi_dmul+0x224>
    71d6:	9d02      	ldr	r5, [sp, #8]
    71d8:	2480      	movs	r4, #128	; 0x80
    71da:	0264      	lsls	r4, r4, #9
    71dc:	192d      	adds	r5, r5, r4
    71de:	9502      	str	r5, [sp, #8]
    71e0:	0c1d      	lsrs	r5, r3, #16
    71e2:	9503      	str	r5, [sp, #12]
    71e4:	4645      	mov	r5, r8
    71e6:	042c      	lsls	r4, r5, #16
    71e8:	041b      	lsls	r3, r3, #16
    71ea:	0c24      	lsrs	r4, r4, #16
    71ec:	191c      	adds	r4, r3, r4
    71ee:	9405      	str	r4, [sp, #20]
    71f0:	465c      	mov	r4, fp
    71f2:	0c23      	lsrs	r3, r4, #16
    71f4:	1c05      	adds	r5, r0, #0
    71f6:	4358      	muls	r0, r3
    71f8:	0424      	lsls	r4, r4, #16
    71fa:	0c24      	lsrs	r4, r4, #16
    71fc:	4684      	mov	ip, r0
    71fe:	1c38      	adds	r0, r7, #0
    7200:	4360      	muls	r0, r4
    7202:	4365      	muls	r5, r4
    7204:	435f      	muls	r7, r3
    7206:	4681      	mov	r9, r0
    7208:	44cc      	add	ip, r9
    720a:	0c28      	lsrs	r0, r5, #16
    720c:	4460      	add	r0, ip
    720e:	46bb      	mov	fp, r7
    7210:	4581      	cmp	r9, r0
    7212:	d902      	bls.n	721a <__aeabi_dmul+0x25e>
    7214:	2780      	movs	r7, #128	; 0x80
    7216:	027f      	lsls	r7, r7, #9
    7218:	44bb      	add	fp, r7
    721a:	042d      	lsls	r5, r5, #16
    721c:	0c07      	lsrs	r7, r0, #16
    721e:	0c2d      	lsrs	r5, r5, #16
    7220:	0400      	lsls	r0, r0, #16
    7222:	1940      	adds	r0, r0, r5
    7224:	4655      	mov	r5, sl
    7226:	46bc      	mov	ip, r7
    7228:	042f      	lsls	r7, r5, #16
    722a:	44e3      	add	fp, ip
    722c:	4684      	mov	ip, r0
    722e:	0c28      	lsrs	r0, r5, #16
    7230:	0c3d      	lsrs	r5, r7, #16
    7232:	1c2f      	adds	r7, r5, #0
    7234:	4357      	muls	r7, r2
    7236:	46b8      	mov	r8, r7
    7238:	1c2f      	adds	r7, r5, #0
    723a:	4377      	muls	r7, r6
    723c:	4342      	muls	r2, r0
    723e:	46b9      	mov	r9, r7
    7240:	4647      	mov	r7, r8
    7242:	0c3f      	lsrs	r7, r7, #16
    7244:	4491      	add	r9, r2
    7246:	46ba      	mov	sl, r7
    7248:	44d1      	add	r9, sl
    724a:	4346      	muls	r6, r0
    724c:	454a      	cmp	r2, r9
    724e:	d902      	bls.n	7256 <__aeabi_dmul+0x29a>
    7250:	2280      	movs	r2, #128	; 0x80
    7252:	0252      	lsls	r2, r2, #9
    7254:	18b6      	adds	r6, r6, r2
    7256:	464f      	mov	r7, r9
    7258:	0c3a      	lsrs	r2, r7, #16
    725a:	18b6      	adds	r6, r6, r2
    725c:	043a      	lsls	r2, r7, #16
    725e:	4647      	mov	r7, r8
    7260:	043f      	lsls	r7, r7, #16
    7262:	0c3f      	lsrs	r7, r7, #16
    7264:	46b8      	mov	r8, r7
    7266:	1c2f      	adds	r7, r5, #0
    7268:	4367      	muls	r7, r4
    726a:	435d      	muls	r5, r3
    726c:	4344      	muls	r4, r0
    726e:	4358      	muls	r0, r3
    7270:	1965      	adds	r5, r4, r5
    7272:	9001      	str	r0, [sp, #4]
    7274:	0c38      	lsrs	r0, r7, #16
    7276:	182d      	adds	r5, r5, r0
    7278:	4442      	add	r2, r8
    727a:	46b8      	mov	r8, r7
    727c:	42ac      	cmp	r4, r5
    727e:	d904      	bls.n	728a <__aeabi_dmul+0x2ce>
    7280:	9801      	ldr	r0, [sp, #4]
    7282:	2380      	movs	r3, #128	; 0x80
    7284:	025b      	lsls	r3, r3, #9
    7286:	18c0      	adds	r0, r0, r3
    7288:	9001      	str	r0, [sp, #4]
    728a:	9c03      	ldr	r4, [sp, #12]
    728c:	9f02      	ldr	r7, [sp, #8]
    728e:	1c20      	adds	r0, r4, #0
    7290:	4460      	add	r0, ip
    7292:	19c0      	adds	r0, r0, r7
    7294:	4560      	cmp	r0, ip
    7296:	41a4      	sbcs	r4, r4
    7298:	4647      	mov	r7, r8
    729a:	4264      	negs	r4, r4
    729c:	46a4      	mov	ip, r4
    729e:	042b      	lsls	r3, r5, #16
    72a0:	043c      	lsls	r4, r7, #16
    72a2:	4699      	mov	r9, r3
    72a4:	0c24      	lsrs	r4, r4, #16
    72a6:	444c      	add	r4, r9
    72a8:	46a0      	mov	r8, r4
    72aa:	44d8      	add	r8, fp
    72ac:	1880      	adds	r0, r0, r2
    72ae:	46c2      	mov	sl, r8
    72b0:	44e2      	add	sl, ip
    72b2:	4290      	cmp	r0, r2
    72b4:	4192      	sbcs	r2, r2
    72b6:	4657      	mov	r7, sl
    72b8:	4252      	negs	r2, r2
    72ba:	4691      	mov	r9, r2
    72bc:	19f2      	adds	r2, r6, r7
    72be:	45e2      	cmp	sl, ip
    72c0:	41bf      	sbcs	r7, r7
    72c2:	427f      	negs	r7, r7
    72c4:	464b      	mov	r3, r9
    72c6:	46bc      	mov	ip, r7
    72c8:	45d8      	cmp	r8, fp
    72ca:	41bf      	sbcs	r7, r7
    72cc:	18d4      	adds	r4, r2, r3
    72ce:	427f      	negs	r7, r7
    72d0:	4663      	mov	r3, ip
    72d2:	431f      	orrs	r7, r3
    72d4:	0c2d      	lsrs	r5, r5, #16
    72d6:	197f      	adds	r7, r7, r5
    72d8:	42b2      	cmp	r2, r6
    72da:	4192      	sbcs	r2, r2
    72dc:	454c      	cmp	r4, r9
    72de:	41ad      	sbcs	r5, r5
    72e0:	4252      	negs	r2, r2
    72e2:	426d      	negs	r5, r5
    72e4:	4315      	orrs	r5, r2
    72e6:	9e01      	ldr	r6, [sp, #4]
    72e8:	197d      	adds	r5, r7, r5
    72ea:	19ab      	adds	r3, r5, r6
    72ec:	0de2      	lsrs	r2, r4, #23
    72ee:	025b      	lsls	r3, r3, #9
    72f0:	9f05      	ldr	r7, [sp, #20]
    72f2:	4313      	orrs	r3, r2
    72f4:	0242      	lsls	r2, r0, #9
    72f6:	433a      	orrs	r2, r7
    72f8:	469a      	mov	sl, r3
    72fa:	1e53      	subs	r3, r2, #1
    72fc:	419a      	sbcs	r2, r3
    72fe:	0dc3      	lsrs	r3, r0, #23
    7300:	1c10      	adds	r0, r2, #0
    7302:	4318      	orrs	r0, r3
    7304:	0264      	lsls	r4, r4, #9
    7306:	4320      	orrs	r0, r4
    7308:	4680      	mov	r8, r0
    730a:	4650      	mov	r0, sl
    730c:	01c0      	lsls	r0, r0, #7
    730e:	d50d      	bpl.n	732c <__aeabi_dmul+0x370>
    7310:	4645      	mov	r5, r8
    7312:	2201      	movs	r2, #1
    7314:	4656      	mov	r6, sl
    7316:	9c04      	ldr	r4, [sp, #16]
    7318:	086b      	lsrs	r3, r5, #1
    731a:	402a      	ands	r2, r5
    731c:	431a      	orrs	r2, r3
    731e:	07f3      	lsls	r3, r6, #31
    7320:	3401      	adds	r4, #1
    7322:	431a      	orrs	r2, r3
    7324:	0876      	lsrs	r6, r6, #1
    7326:	9404      	str	r4, [sp, #16]
    7328:	4690      	mov	r8, r2
    732a:	46b2      	mov	sl, r6
    732c:	9e04      	ldr	r6, [sp, #16]
    732e:	4f63      	ldr	r7, [pc, #396]	; (74bc <__aeabi_dmul+0x500>)
    7330:	19f3      	adds	r3, r6, r7
    7332:	2b00      	cmp	r3, #0
    7334:	dd61      	ble.n	73fa <__aeabi_dmul+0x43e>
    7336:	4640      	mov	r0, r8
    7338:	0740      	lsls	r0, r0, #29
    733a:	d00b      	beq.n	7354 <__aeabi_dmul+0x398>
    733c:	220f      	movs	r2, #15
    733e:	4644      	mov	r4, r8
    7340:	4022      	ands	r2, r4
    7342:	2a04      	cmp	r2, #4
    7344:	d006      	beq.n	7354 <__aeabi_dmul+0x398>
    7346:	4642      	mov	r2, r8
    7348:	3204      	adds	r2, #4
    734a:	4542      	cmp	r2, r8
    734c:	4180      	sbcs	r0, r0
    734e:	4240      	negs	r0, r0
    7350:	4482      	add	sl, r0
    7352:	4690      	mov	r8, r2
    7354:	4655      	mov	r5, sl
    7356:	01ed      	lsls	r5, r5, #7
    7358:	d507      	bpl.n	736a <__aeabi_dmul+0x3ae>
    735a:	4b59      	ldr	r3, [pc, #356]	; (74c0 <__aeabi_dmul+0x504>)
    735c:	4656      	mov	r6, sl
    735e:	9f04      	ldr	r7, [sp, #16]
    7360:	2080      	movs	r0, #128	; 0x80
    7362:	401e      	ands	r6, r3
    7364:	00c0      	lsls	r0, r0, #3
    7366:	46b2      	mov	sl, r6
    7368:	183b      	adds	r3, r7, r0
    736a:	4a56      	ldr	r2, [pc, #344]	; (74c4 <__aeabi_dmul+0x508>)
    736c:	4293      	cmp	r3, r2
    736e:	dd00      	ble.n	7372 <__aeabi_dmul+0x3b6>
    7370:	e6ea      	b.n	7148 <__aeabi_dmul+0x18c>
    7372:	4644      	mov	r4, r8
    7374:	4655      	mov	r5, sl
    7376:	08e2      	lsrs	r2, r4, #3
    7378:	0768      	lsls	r0, r5, #29
    737a:	4310      	orrs	r0, r2
    737c:	2201      	movs	r2, #1
    737e:	026c      	lsls	r4, r5, #9
    7380:	055b      	lsls	r3, r3, #21
    7382:	400a      	ands	r2, r1
    7384:	4680      	mov	r8, r0
    7386:	0b24      	lsrs	r4, r4, #12
    7388:	0d5b      	lsrs	r3, r3, #21
    738a:	4691      	mov	r9, r2
    738c:	e67b      	b.n	7086 <__aeabi_dmul+0xca>
    738e:	46da      	mov	sl, fp
    7390:	4690      	mov	r8, r2
    7392:	1c1d      	adds	r5, r3, #0
    7394:	e669      	b.n	706a <__aeabi_dmul+0xae>
    7396:	2480      	movs	r4, #128	; 0x80
    7398:	0324      	lsls	r4, r4, #12
    739a:	4657      	mov	r7, sl
    739c:	4227      	tst	r7, r4
    739e:	d11c      	bne.n	73da <__aeabi_dmul+0x41e>
    73a0:	433c      	orrs	r4, r7
    73a2:	0324      	lsls	r4, r4, #12
    73a4:	0b24      	lsrs	r4, r4, #12
    73a6:	4b48      	ldr	r3, [pc, #288]	; (74c8 <__aeabi_dmul+0x50c>)
    73a8:	e66d      	b.n	7086 <__aeabi_dmul+0xca>
    73aa:	1c03      	adds	r3, r0, #0
    73ac:	3b28      	subs	r3, #40	; 0x28
    73ae:	1c31      	adds	r1, r6, #0
    73b0:	4099      	lsls	r1, r3
    73b2:	468b      	mov	fp, r1
    73b4:	2200      	movs	r2, #0
    73b6:	e6c3      	b.n	7140 <__aeabi_dmul+0x184>
    73b8:	1c30      	adds	r0, r6, #0
    73ba:	f000 fd81 	bl	7ec0 <__clzsi2>
    73be:	3020      	adds	r0, #32
    73c0:	e6ad      	b.n	711e <__aeabi_dmul+0x162>
    73c2:	3b28      	subs	r3, #40	; 0x28
    73c4:	1c21      	adds	r1, r4, #0
    73c6:	4099      	lsls	r1, r3
    73c8:	2200      	movs	r2, #0
    73ca:	468a      	mov	sl, r1
    73cc:	4690      	mov	r8, r2
    73ce:	e68e      	b.n	70ee <__aeabi_dmul+0x132>
    73d0:	1c20      	adds	r0, r4, #0
    73d2:	f000 fd75 	bl	7ec0 <__clzsi2>
    73d6:	3020      	adds	r0, #32
    73d8:	e678      	b.n	70cc <__aeabi_dmul+0x110>
    73da:	4658      	mov	r0, fp
    73dc:	4220      	tst	r0, r4
    73de:	d107      	bne.n	73f0 <__aeabi_dmul+0x434>
    73e0:	4304      	orrs	r4, r0
    73e2:	9903      	ldr	r1, [sp, #12]
    73e4:	0324      	lsls	r4, r4, #12
    73e6:	0b24      	lsrs	r4, r4, #12
    73e8:	4689      	mov	r9, r1
    73ea:	4690      	mov	r8, r2
    73ec:	4b36      	ldr	r3, [pc, #216]	; (74c8 <__aeabi_dmul+0x50c>)
    73ee:	e64a      	b.n	7086 <__aeabi_dmul+0xca>
    73f0:	433c      	orrs	r4, r7
    73f2:	0324      	lsls	r4, r4, #12
    73f4:	0b24      	lsrs	r4, r4, #12
    73f6:	4b34      	ldr	r3, [pc, #208]	; (74c8 <__aeabi_dmul+0x50c>)
    73f8:	e645      	b.n	7086 <__aeabi_dmul+0xca>
    73fa:	4b34      	ldr	r3, [pc, #208]	; (74cc <__aeabi_dmul+0x510>)
    73fc:	9e04      	ldr	r6, [sp, #16]
    73fe:	1b9b      	subs	r3, r3, r6
    7400:	2b38      	cmp	r3, #56	; 0x38
    7402:	dd06      	ble.n	7412 <__aeabi_dmul+0x456>
    7404:	2301      	movs	r3, #1
    7406:	400b      	ands	r3, r1
    7408:	2400      	movs	r4, #0
    740a:	4699      	mov	r9, r3
    740c:	46a0      	mov	r8, r4
    740e:	2300      	movs	r3, #0
    7410:	e639      	b.n	7086 <__aeabi_dmul+0xca>
    7412:	2b1f      	cmp	r3, #31
    7414:	dc25      	bgt.n	7462 <__aeabi_dmul+0x4a6>
    7416:	9c04      	ldr	r4, [sp, #16]
    7418:	4d2d      	ldr	r5, [pc, #180]	; (74d0 <__aeabi_dmul+0x514>)
    741a:	4646      	mov	r6, r8
    741c:	1960      	adds	r0, r4, r5
    741e:	4652      	mov	r2, sl
    7420:	4644      	mov	r4, r8
    7422:	4086      	lsls	r6, r0
    7424:	40dc      	lsrs	r4, r3
    7426:	4082      	lsls	r2, r0
    7428:	4657      	mov	r7, sl
    742a:	1c30      	adds	r0, r6, #0
    742c:	4322      	orrs	r2, r4
    742e:	40df      	lsrs	r7, r3
    7430:	1e44      	subs	r4, r0, #1
    7432:	41a0      	sbcs	r0, r4
    7434:	4302      	orrs	r2, r0
    7436:	1c3b      	adds	r3, r7, #0
    7438:	0754      	lsls	r4, r2, #29
    743a:	d009      	beq.n	7450 <__aeabi_dmul+0x494>
    743c:	200f      	movs	r0, #15
    743e:	4010      	ands	r0, r2
    7440:	2804      	cmp	r0, #4
    7442:	d005      	beq.n	7450 <__aeabi_dmul+0x494>
    7444:	1d10      	adds	r0, r2, #4
    7446:	4290      	cmp	r0, r2
    7448:	4192      	sbcs	r2, r2
    744a:	4252      	negs	r2, r2
    744c:	189b      	adds	r3, r3, r2
    744e:	1c02      	adds	r2, r0, #0
    7450:	021d      	lsls	r5, r3, #8
    7452:	d51a      	bpl.n	748a <__aeabi_dmul+0x4ce>
    7454:	2301      	movs	r3, #1
    7456:	400b      	ands	r3, r1
    7458:	2400      	movs	r4, #0
    745a:	4699      	mov	r9, r3
    745c:	46a0      	mov	r8, r4
    745e:	2301      	movs	r3, #1
    7460:	e611      	b.n	7086 <__aeabi_dmul+0xca>
    7462:	481c      	ldr	r0, [pc, #112]	; (74d4 <__aeabi_dmul+0x518>)
    7464:	9c04      	ldr	r4, [sp, #16]
    7466:	4655      	mov	r5, sl
    7468:	1b00      	subs	r0, r0, r4
    746a:	40c5      	lsrs	r5, r0
    746c:	1c28      	adds	r0, r5, #0
    746e:	2b20      	cmp	r3, #32
    7470:	d016      	beq.n	74a0 <__aeabi_dmul+0x4e4>
    7472:	4e19      	ldr	r6, [pc, #100]	; (74d8 <__aeabi_dmul+0x51c>)
    7474:	4657      	mov	r7, sl
    7476:	19a2      	adds	r2, r4, r6
    7478:	4097      	lsls	r7, r2
    747a:	1c3a      	adds	r2, r7, #0
    747c:	4643      	mov	r3, r8
    747e:	431a      	orrs	r2, r3
    7480:	1e53      	subs	r3, r2, #1
    7482:	419a      	sbcs	r2, r3
    7484:	4302      	orrs	r2, r0
    7486:	2300      	movs	r3, #0
    7488:	e7d6      	b.n	7438 <__aeabi_dmul+0x47c>
    748a:	0758      	lsls	r0, r3, #29
    748c:	025b      	lsls	r3, r3, #9
    748e:	08d2      	lsrs	r2, r2, #3
    7490:	0b1c      	lsrs	r4, r3, #12
    7492:	2301      	movs	r3, #1
    7494:	400b      	ands	r3, r1
    7496:	4310      	orrs	r0, r2
    7498:	4699      	mov	r9, r3
    749a:	4680      	mov	r8, r0
    749c:	2300      	movs	r3, #0
    749e:	e5f2      	b.n	7086 <__aeabi_dmul+0xca>
    74a0:	2200      	movs	r2, #0
    74a2:	e7eb      	b.n	747c <__aeabi_dmul+0x4c0>
    74a4:	2480      	movs	r4, #128	; 0x80
    74a6:	0324      	lsls	r4, r4, #12
    74a8:	4650      	mov	r0, sl
    74aa:	2301      	movs	r3, #1
    74ac:	4304      	orrs	r4, r0
    74ae:	4019      	ands	r1, r3
    74b0:	0324      	lsls	r4, r4, #12
    74b2:	0b24      	lsrs	r4, r4, #12
    74b4:	4689      	mov	r9, r1
    74b6:	4b04      	ldr	r3, [pc, #16]	; (74c8 <__aeabi_dmul+0x50c>)
    74b8:	e5e5      	b.n	7086 <__aeabi_dmul+0xca>
    74ba:	46c0      	nop			; (mov r8, r8)
    74bc:	000003ff 	.word	0x000003ff
    74c0:	feffffff 	.word	0xfeffffff
    74c4:	000007fe 	.word	0x000007fe
    74c8:	000007ff 	.word	0x000007ff
    74cc:	fffffc02 	.word	0xfffffc02
    74d0:	0000041e 	.word	0x0000041e
    74d4:	fffffbe2 	.word	0xfffffbe2
    74d8:	0000043e 	.word	0x0000043e

000074dc <__aeabi_dsub>:
    74dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    74de:	465f      	mov	r7, fp
    74e0:	4656      	mov	r6, sl
    74e2:	4644      	mov	r4, r8
    74e4:	464d      	mov	r5, r9
    74e6:	b4f0      	push	{r4, r5, r6, r7}
    74e8:	030c      	lsls	r4, r1, #12
    74ea:	004d      	lsls	r5, r1, #1
    74ec:	0fcf      	lsrs	r7, r1, #31
    74ee:	0a61      	lsrs	r1, r4, #9
    74f0:	0f44      	lsrs	r4, r0, #29
    74f2:	4321      	orrs	r1, r4
    74f4:	00c4      	lsls	r4, r0, #3
    74f6:	0318      	lsls	r0, r3, #12
    74f8:	0fde      	lsrs	r6, r3, #31
    74fa:	4680      	mov	r8, r0
    74fc:	46b4      	mov	ip, r6
    74fe:	4646      	mov	r6, r8
    7500:	0058      	lsls	r0, r3, #1
    7502:	0a76      	lsrs	r6, r6, #9
    7504:	0f53      	lsrs	r3, r2, #29
    7506:	4333      	orrs	r3, r6
    7508:	00d6      	lsls	r6, r2, #3
    750a:	4ad1      	ldr	r2, [pc, #836]	; (7850 <__aeabi_dsub+0x374>)
    750c:	0d6d      	lsrs	r5, r5, #21
    750e:	46ba      	mov	sl, r7
    7510:	0d40      	lsrs	r0, r0, #21
    7512:	46b3      	mov	fp, r6
    7514:	4290      	cmp	r0, r2
    7516:	d100      	bne.n	751a <__aeabi_dsub+0x3e>
    7518:	e0f5      	b.n	7706 <__aeabi_dsub+0x22a>
    751a:	4662      	mov	r2, ip
    751c:	2601      	movs	r6, #1
    751e:	4072      	eors	r2, r6
    7520:	4694      	mov	ip, r2
    7522:	4567      	cmp	r7, ip
    7524:	d100      	bne.n	7528 <__aeabi_dsub+0x4c>
    7526:	e0ab      	b.n	7680 <__aeabi_dsub+0x1a4>
    7528:	1a2f      	subs	r7, r5, r0
    752a:	2f00      	cmp	r7, #0
    752c:	dc00      	bgt.n	7530 <__aeabi_dsub+0x54>
    752e:	e111      	b.n	7754 <__aeabi_dsub+0x278>
    7530:	2800      	cmp	r0, #0
    7532:	d13e      	bne.n	75b2 <__aeabi_dsub+0xd6>
    7534:	4658      	mov	r0, fp
    7536:	4318      	orrs	r0, r3
    7538:	d000      	beq.n	753c <__aeabi_dsub+0x60>
    753a:	e0f1      	b.n	7720 <__aeabi_dsub+0x244>
    753c:	0760      	lsls	r0, r4, #29
    753e:	d100      	bne.n	7542 <__aeabi_dsub+0x66>
    7540:	e097      	b.n	7672 <__aeabi_dsub+0x196>
    7542:	230f      	movs	r3, #15
    7544:	4023      	ands	r3, r4
    7546:	2b04      	cmp	r3, #4
    7548:	d100      	bne.n	754c <__aeabi_dsub+0x70>
    754a:	e122      	b.n	7792 <__aeabi_dsub+0x2b6>
    754c:	1d22      	adds	r2, r4, #4
    754e:	42a2      	cmp	r2, r4
    7550:	41a4      	sbcs	r4, r4
    7552:	4264      	negs	r4, r4
    7554:	2380      	movs	r3, #128	; 0x80
    7556:	1909      	adds	r1, r1, r4
    7558:	041b      	lsls	r3, r3, #16
    755a:	2701      	movs	r7, #1
    755c:	4650      	mov	r0, sl
    755e:	400b      	ands	r3, r1
    7560:	4007      	ands	r7, r0
    7562:	1c14      	adds	r4, r2, #0
    7564:	2b00      	cmp	r3, #0
    7566:	d100      	bne.n	756a <__aeabi_dsub+0x8e>
    7568:	e079      	b.n	765e <__aeabi_dsub+0x182>
    756a:	4bb9      	ldr	r3, [pc, #740]	; (7850 <__aeabi_dsub+0x374>)
    756c:	3501      	adds	r5, #1
    756e:	429d      	cmp	r5, r3
    7570:	d100      	bne.n	7574 <__aeabi_dsub+0x98>
    7572:	e10b      	b.n	778c <__aeabi_dsub+0x2b0>
    7574:	4bb7      	ldr	r3, [pc, #732]	; (7854 <__aeabi_dsub+0x378>)
    7576:	08e4      	lsrs	r4, r4, #3
    7578:	4019      	ands	r1, r3
    757a:	0748      	lsls	r0, r1, #29
    757c:	0249      	lsls	r1, r1, #9
    757e:	4304      	orrs	r4, r0
    7580:	0b0b      	lsrs	r3, r1, #12
    7582:	2000      	movs	r0, #0
    7584:	2100      	movs	r1, #0
    7586:	031b      	lsls	r3, r3, #12
    7588:	0b1a      	lsrs	r2, r3, #12
    758a:	0d0b      	lsrs	r3, r1, #20
    758c:	056d      	lsls	r5, r5, #21
    758e:	051b      	lsls	r3, r3, #20
    7590:	4313      	orrs	r3, r2
    7592:	086a      	lsrs	r2, r5, #1
    7594:	4db0      	ldr	r5, [pc, #704]	; (7858 <__aeabi_dsub+0x37c>)
    7596:	07ff      	lsls	r7, r7, #31
    7598:	401d      	ands	r5, r3
    759a:	4315      	orrs	r5, r2
    759c:	006d      	lsls	r5, r5, #1
    759e:	086d      	lsrs	r5, r5, #1
    75a0:	1c29      	adds	r1, r5, #0
    75a2:	4339      	orrs	r1, r7
    75a4:	1c20      	adds	r0, r4, #0
    75a6:	bc3c      	pop	{r2, r3, r4, r5}
    75a8:	4690      	mov	r8, r2
    75aa:	4699      	mov	r9, r3
    75ac:	46a2      	mov	sl, r4
    75ae:	46ab      	mov	fp, r5
    75b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    75b2:	48a7      	ldr	r0, [pc, #668]	; (7850 <__aeabi_dsub+0x374>)
    75b4:	4285      	cmp	r5, r0
    75b6:	d0c1      	beq.n	753c <__aeabi_dsub+0x60>
    75b8:	2080      	movs	r0, #128	; 0x80
    75ba:	0400      	lsls	r0, r0, #16
    75bc:	4303      	orrs	r3, r0
    75be:	2f38      	cmp	r7, #56	; 0x38
    75c0:	dd00      	ble.n	75c4 <__aeabi_dsub+0xe8>
    75c2:	e0fd      	b.n	77c0 <__aeabi_dsub+0x2e4>
    75c4:	2f1f      	cmp	r7, #31
    75c6:	dd00      	ble.n	75ca <__aeabi_dsub+0xee>
    75c8:	e131      	b.n	782e <__aeabi_dsub+0x352>
    75ca:	2020      	movs	r0, #32
    75cc:	1bc0      	subs	r0, r0, r7
    75ce:	1c1a      	adds	r2, r3, #0
    75d0:	465e      	mov	r6, fp
    75d2:	4082      	lsls	r2, r0
    75d4:	40fe      	lsrs	r6, r7
    75d6:	4332      	orrs	r2, r6
    75d8:	4694      	mov	ip, r2
    75da:	465a      	mov	r2, fp
    75dc:	4082      	lsls	r2, r0
    75de:	1c10      	adds	r0, r2, #0
    75e0:	1e42      	subs	r2, r0, #1
    75e2:	4190      	sbcs	r0, r2
    75e4:	40fb      	lsrs	r3, r7
    75e6:	4662      	mov	r2, ip
    75e8:	4302      	orrs	r2, r0
    75ea:	1c1f      	adds	r7, r3, #0
    75ec:	1aa2      	subs	r2, r4, r2
    75ee:	4294      	cmp	r4, r2
    75f0:	41a4      	sbcs	r4, r4
    75f2:	4264      	negs	r4, r4
    75f4:	1bc9      	subs	r1, r1, r7
    75f6:	1b09      	subs	r1, r1, r4
    75f8:	1c14      	adds	r4, r2, #0
    75fa:	020a      	lsls	r2, r1, #8
    75fc:	d59e      	bpl.n	753c <__aeabi_dsub+0x60>
    75fe:	0249      	lsls	r1, r1, #9
    7600:	0a4f      	lsrs	r7, r1, #9
    7602:	2f00      	cmp	r7, #0
    7604:	d100      	bne.n	7608 <__aeabi_dsub+0x12c>
    7606:	e0d6      	b.n	77b6 <__aeabi_dsub+0x2da>
    7608:	1c38      	adds	r0, r7, #0
    760a:	f000 fc59 	bl	7ec0 <__clzsi2>
    760e:	1c02      	adds	r2, r0, #0
    7610:	3a08      	subs	r2, #8
    7612:	2a1f      	cmp	r2, #31
    7614:	dd00      	ble.n	7618 <__aeabi_dsub+0x13c>
    7616:	e0c3      	b.n	77a0 <__aeabi_dsub+0x2c4>
    7618:	2128      	movs	r1, #40	; 0x28
    761a:	1c23      	adds	r3, r4, #0
    761c:	1a09      	subs	r1, r1, r0
    761e:	4097      	lsls	r7, r2
    7620:	40cb      	lsrs	r3, r1
    7622:	431f      	orrs	r7, r3
    7624:	4094      	lsls	r4, r2
    7626:	4295      	cmp	r5, r2
    7628:	dd00      	ble.n	762c <__aeabi_dsub+0x150>
    762a:	e0c0      	b.n	77ae <__aeabi_dsub+0x2d2>
    762c:	1b55      	subs	r5, r2, r5
    762e:	1c69      	adds	r1, r5, #1
    7630:	291f      	cmp	r1, #31
    7632:	dd00      	ble.n	7636 <__aeabi_dsub+0x15a>
    7634:	e0ea      	b.n	780c <__aeabi_dsub+0x330>
    7636:	221f      	movs	r2, #31
    7638:	1b55      	subs	r5, r2, r5
    763a:	1c3b      	adds	r3, r7, #0
    763c:	1c22      	adds	r2, r4, #0
    763e:	40ab      	lsls	r3, r5
    7640:	40ca      	lsrs	r2, r1
    7642:	40ac      	lsls	r4, r5
    7644:	1e65      	subs	r5, r4, #1
    7646:	41ac      	sbcs	r4, r5
    7648:	4313      	orrs	r3, r2
    764a:	40cf      	lsrs	r7, r1
    764c:	431c      	orrs	r4, r3
    764e:	1c39      	adds	r1, r7, #0
    7650:	2500      	movs	r5, #0
    7652:	e773      	b.n	753c <__aeabi_dsub+0x60>
    7654:	2180      	movs	r1, #128	; 0x80
    7656:	4d7e      	ldr	r5, [pc, #504]	; (7850 <__aeabi_dsub+0x374>)
    7658:	2700      	movs	r7, #0
    765a:	03c9      	lsls	r1, r1, #15
    765c:	2400      	movs	r4, #0
    765e:	4b7c      	ldr	r3, [pc, #496]	; (7850 <__aeabi_dsub+0x374>)
    7660:	0748      	lsls	r0, r1, #29
    7662:	08e4      	lsrs	r4, r4, #3
    7664:	4304      	orrs	r4, r0
    7666:	08c9      	lsrs	r1, r1, #3
    7668:	429d      	cmp	r5, r3
    766a:	d050      	beq.n	770e <__aeabi_dsub+0x232>
    766c:	0309      	lsls	r1, r1, #12
    766e:	0b0b      	lsrs	r3, r1, #12
    7670:	e787      	b.n	7582 <__aeabi_dsub+0xa6>
    7672:	2380      	movs	r3, #128	; 0x80
    7674:	041b      	lsls	r3, r3, #16
    7676:	2701      	movs	r7, #1
    7678:	4652      	mov	r2, sl
    767a:	400b      	ands	r3, r1
    767c:	4017      	ands	r7, r2
    767e:	e771      	b.n	7564 <__aeabi_dsub+0x88>
    7680:	1a2a      	subs	r2, r5, r0
    7682:	4694      	mov	ip, r2
    7684:	2a00      	cmp	r2, #0
    7686:	dc00      	bgt.n	768a <__aeabi_dsub+0x1ae>
    7688:	e0a1      	b.n	77ce <__aeabi_dsub+0x2f2>
    768a:	2800      	cmp	r0, #0
    768c:	d054      	beq.n	7738 <__aeabi_dsub+0x25c>
    768e:	4870      	ldr	r0, [pc, #448]	; (7850 <__aeabi_dsub+0x374>)
    7690:	4285      	cmp	r5, r0
    7692:	d100      	bne.n	7696 <__aeabi_dsub+0x1ba>
    7694:	e752      	b.n	753c <__aeabi_dsub+0x60>
    7696:	2080      	movs	r0, #128	; 0x80
    7698:	0400      	lsls	r0, r0, #16
    769a:	4303      	orrs	r3, r0
    769c:	4660      	mov	r0, ip
    769e:	2838      	cmp	r0, #56	; 0x38
    76a0:	dd00      	ble.n	76a4 <__aeabi_dsub+0x1c8>
    76a2:	e10e      	b.n	78c2 <__aeabi_dsub+0x3e6>
    76a4:	281f      	cmp	r0, #31
    76a6:	dd00      	ble.n	76aa <__aeabi_dsub+0x1ce>
    76a8:	e157      	b.n	795a <__aeabi_dsub+0x47e>
    76aa:	4662      	mov	r2, ip
    76ac:	2020      	movs	r0, #32
    76ae:	1a80      	subs	r0, r0, r2
    76b0:	1c1e      	adds	r6, r3, #0
    76b2:	4086      	lsls	r6, r0
    76b4:	46b1      	mov	r9, r6
    76b6:	465e      	mov	r6, fp
    76b8:	40d6      	lsrs	r6, r2
    76ba:	464a      	mov	r2, r9
    76bc:	4332      	orrs	r2, r6
    76be:	465e      	mov	r6, fp
    76c0:	4086      	lsls	r6, r0
    76c2:	4690      	mov	r8, r2
    76c4:	1c30      	adds	r0, r6, #0
    76c6:	1e42      	subs	r2, r0, #1
    76c8:	4190      	sbcs	r0, r2
    76ca:	4642      	mov	r2, r8
    76cc:	4302      	orrs	r2, r0
    76ce:	4660      	mov	r0, ip
    76d0:	40c3      	lsrs	r3, r0
    76d2:	1912      	adds	r2, r2, r4
    76d4:	42a2      	cmp	r2, r4
    76d6:	41a4      	sbcs	r4, r4
    76d8:	4264      	negs	r4, r4
    76da:	1859      	adds	r1, r3, r1
    76dc:	1909      	adds	r1, r1, r4
    76de:	1c14      	adds	r4, r2, #0
    76e0:	0208      	lsls	r0, r1, #8
    76e2:	d400      	bmi.n	76e6 <__aeabi_dsub+0x20a>
    76e4:	e72a      	b.n	753c <__aeabi_dsub+0x60>
    76e6:	4b5a      	ldr	r3, [pc, #360]	; (7850 <__aeabi_dsub+0x374>)
    76e8:	3501      	adds	r5, #1
    76ea:	429d      	cmp	r5, r3
    76ec:	d100      	bne.n	76f0 <__aeabi_dsub+0x214>
    76ee:	e131      	b.n	7954 <__aeabi_dsub+0x478>
    76f0:	4b58      	ldr	r3, [pc, #352]	; (7854 <__aeabi_dsub+0x378>)
    76f2:	0860      	lsrs	r0, r4, #1
    76f4:	4019      	ands	r1, r3
    76f6:	2301      	movs	r3, #1
    76f8:	4023      	ands	r3, r4
    76fa:	1c1c      	adds	r4, r3, #0
    76fc:	4304      	orrs	r4, r0
    76fe:	07cb      	lsls	r3, r1, #31
    7700:	431c      	orrs	r4, r3
    7702:	0849      	lsrs	r1, r1, #1
    7704:	e71a      	b.n	753c <__aeabi_dsub+0x60>
    7706:	431e      	orrs	r6, r3
    7708:	d000      	beq.n	770c <__aeabi_dsub+0x230>
    770a:	e70a      	b.n	7522 <__aeabi_dsub+0x46>
    770c:	e705      	b.n	751a <__aeabi_dsub+0x3e>
    770e:	1c23      	adds	r3, r4, #0
    7710:	430b      	orrs	r3, r1
    7712:	d03b      	beq.n	778c <__aeabi_dsub+0x2b0>
    7714:	2380      	movs	r3, #128	; 0x80
    7716:	031b      	lsls	r3, r3, #12
    7718:	430b      	orrs	r3, r1
    771a:	031b      	lsls	r3, r3, #12
    771c:	0b1b      	lsrs	r3, r3, #12
    771e:	e730      	b.n	7582 <__aeabi_dsub+0xa6>
    7720:	3f01      	subs	r7, #1
    7722:	2f00      	cmp	r7, #0
    7724:	d16d      	bne.n	7802 <__aeabi_dsub+0x326>
    7726:	465e      	mov	r6, fp
    7728:	1ba2      	subs	r2, r4, r6
    772a:	4294      	cmp	r4, r2
    772c:	41a4      	sbcs	r4, r4
    772e:	4264      	negs	r4, r4
    7730:	1ac9      	subs	r1, r1, r3
    7732:	1b09      	subs	r1, r1, r4
    7734:	1c14      	adds	r4, r2, #0
    7736:	e760      	b.n	75fa <__aeabi_dsub+0x11e>
    7738:	4658      	mov	r0, fp
    773a:	4318      	orrs	r0, r3
    773c:	d100      	bne.n	7740 <__aeabi_dsub+0x264>
    773e:	e6fd      	b.n	753c <__aeabi_dsub+0x60>
    7740:	2601      	movs	r6, #1
    7742:	4276      	negs	r6, r6
    7744:	44b4      	add	ip, r6
    7746:	4660      	mov	r0, ip
    7748:	2800      	cmp	r0, #0
    774a:	d000      	beq.n	774e <__aeabi_dsub+0x272>
    774c:	e0d0      	b.n	78f0 <__aeabi_dsub+0x414>
    774e:	465e      	mov	r6, fp
    7750:	1932      	adds	r2, r6, r4
    7752:	e7bf      	b.n	76d4 <__aeabi_dsub+0x1f8>
    7754:	2f00      	cmp	r7, #0
    7756:	d000      	beq.n	775a <__aeabi_dsub+0x27e>
    7758:	e080      	b.n	785c <__aeabi_dsub+0x380>
    775a:	1c68      	adds	r0, r5, #1
    775c:	0540      	lsls	r0, r0, #21
    775e:	0d40      	lsrs	r0, r0, #21
    7760:	2801      	cmp	r0, #1
    7762:	dc00      	bgt.n	7766 <__aeabi_dsub+0x28a>
    7764:	e0e8      	b.n	7938 <__aeabi_dsub+0x45c>
    7766:	465a      	mov	r2, fp
    7768:	1aa2      	subs	r2, r4, r2
    776a:	4294      	cmp	r4, r2
    776c:	41bf      	sbcs	r7, r7
    776e:	1ac8      	subs	r0, r1, r3
    7770:	427f      	negs	r7, r7
    7772:	1bc7      	subs	r7, r0, r7
    7774:	023e      	lsls	r6, r7, #8
    7776:	d400      	bmi.n	777a <__aeabi_dsub+0x29e>
    7778:	e098      	b.n	78ac <__aeabi_dsub+0x3d0>
    777a:	4658      	mov	r0, fp
    777c:	1b04      	subs	r4, r0, r4
    777e:	45a3      	cmp	fp, r4
    7780:	4192      	sbcs	r2, r2
    7782:	1a59      	subs	r1, r3, r1
    7784:	4252      	negs	r2, r2
    7786:	1a8f      	subs	r7, r1, r2
    7788:	46e2      	mov	sl, ip
    778a:	e73a      	b.n	7602 <__aeabi_dsub+0x126>
    778c:	2300      	movs	r3, #0
    778e:	2400      	movs	r4, #0
    7790:	e6f7      	b.n	7582 <__aeabi_dsub+0xa6>
    7792:	2380      	movs	r3, #128	; 0x80
    7794:	041b      	lsls	r3, r3, #16
    7796:	2701      	movs	r7, #1
    7798:	4656      	mov	r6, sl
    779a:	400b      	ands	r3, r1
    779c:	4037      	ands	r7, r6
    779e:	e6e1      	b.n	7564 <__aeabi_dsub+0x88>
    77a0:	1c27      	adds	r7, r4, #0
    77a2:	3828      	subs	r0, #40	; 0x28
    77a4:	4087      	lsls	r7, r0
    77a6:	2400      	movs	r4, #0
    77a8:	4295      	cmp	r5, r2
    77aa:	dc00      	bgt.n	77ae <__aeabi_dsub+0x2d2>
    77ac:	e73e      	b.n	762c <__aeabi_dsub+0x150>
    77ae:	4929      	ldr	r1, [pc, #164]	; (7854 <__aeabi_dsub+0x378>)
    77b0:	1aad      	subs	r5, r5, r2
    77b2:	4039      	ands	r1, r7
    77b4:	e6c2      	b.n	753c <__aeabi_dsub+0x60>
    77b6:	1c20      	adds	r0, r4, #0
    77b8:	f000 fb82 	bl	7ec0 <__clzsi2>
    77bc:	3020      	adds	r0, #32
    77be:	e726      	b.n	760e <__aeabi_dsub+0x132>
    77c0:	465a      	mov	r2, fp
    77c2:	431a      	orrs	r2, r3
    77c4:	1e53      	subs	r3, r2, #1
    77c6:	419a      	sbcs	r2, r3
    77c8:	b2d2      	uxtb	r2, r2
    77ca:	2700      	movs	r7, #0
    77cc:	e70e      	b.n	75ec <__aeabi_dsub+0x110>
    77ce:	2a00      	cmp	r2, #0
    77d0:	d000      	beq.n	77d4 <__aeabi_dsub+0x2f8>
    77d2:	e0de      	b.n	7992 <__aeabi_dsub+0x4b6>
    77d4:	1c68      	adds	r0, r5, #1
    77d6:	0546      	lsls	r6, r0, #21
    77d8:	0d76      	lsrs	r6, r6, #21
    77da:	2e01      	cmp	r6, #1
    77dc:	dc00      	bgt.n	77e0 <__aeabi_dsub+0x304>
    77de:	e090      	b.n	7902 <__aeabi_dsub+0x426>
    77e0:	4d1b      	ldr	r5, [pc, #108]	; (7850 <__aeabi_dsub+0x374>)
    77e2:	42a8      	cmp	r0, r5
    77e4:	d100      	bne.n	77e8 <__aeabi_dsub+0x30c>
    77e6:	e0f5      	b.n	79d4 <__aeabi_dsub+0x4f8>
    77e8:	465e      	mov	r6, fp
    77ea:	1932      	adds	r2, r6, r4
    77ec:	42a2      	cmp	r2, r4
    77ee:	41a4      	sbcs	r4, r4
    77f0:	4264      	negs	r4, r4
    77f2:	1859      	adds	r1, r3, r1
    77f4:	1909      	adds	r1, r1, r4
    77f6:	07cc      	lsls	r4, r1, #31
    77f8:	0852      	lsrs	r2, r2, #1
    77fa:	4314      	orrs	r4, r2
    77fc:	0849      	lsrs	r1, r1, #1
    77fe:	1c05      	adds	r5, r0, #0
    7800:	e69c      	b.n	753c <__aeabi_dsub+0x60>
    7802:	4813      	ldr	r0, [pc, #76]	; (7850 <__aeabi_dsub+0x374>)
    7804:	4285      	cmp	r5, r0
    7806:	d000      	beq.n	780a <__aeabi_dsub+0x32e>
    7808:	e6d9      	b.n	75be <__aeabi_dsub+0xe2>
    780a:	e697      	b.n	753c <__aeabi_dsub+0x60>
    780c:	1c2b      	adds	r3, r5, #0
    780e:	3b1f      	subs	r3, #31
    7810:	1c3e      	adds	r6, r7, #0
    7812:	40de      	lsrs	r6, r3
    7814:	1c33      	adds	r3, r6, #0
    7816:	2920      	cmp	r1, #32
    7818:	d06f      	beq.n	78fa <__aeabi_dsub+0x41e>
    781a:	223f      	movs	r2, #63	; 0x3f
    781c:	1b55      	subs	r5, r2, r5
    781e:	40af      	lsls	r7, r5
    7820:	433c      	orrs	r4, r7
    7822:	1e60      	subs	r0, r4, #1
    7824:	4184      	sbcs	r4, r0
    7826:	431c      	orrs	r4, r3
    7828:	2100      	movs	r1, #0
    782a:	2500      	movs	r5, #0
    782c:	e686      	b.n	753c <__aeabi_dsub+0x60>
    782e:	1c38      	adds	r0, r7, #0
    7830:	3820      	subs	r0, #32
    7832:	1c1e      	adds	r6, r3, #0
    7834:	40c6      	lsrs	r6, r0
    7836:	1c30      	adds	r0, r6, #0
    7838:	2f20      	cmp	r7, #32
    783a:	d060      	beq.n	78fe <__aeabi_dsub+0x422>
    783c:	2240      	movs	r2, #64	; 0x40
    783e:	1bd7      	subs	r7, r2, r7
    7840:	40bb      	lsls	r3, r7
    7842:	465a      	mov	r2, fp
    7844:	431a      	orrs	r2, r3
    7846:	1e53      	subs	r3, r2, #1
    7848:	419a      	sbcs	r2, r3
    784a:	4302      	orrs	r2, r0
    784c:	2700      	movs	r7, #0
    784e:	e6cd      	b.n	75ec <__aeabi_dsub+0x110>
    7850:	000007ff 	.word	0x000007ff
    7854:	ff7fffff 	.word	0xff7fffff
    7858:	800fffff 	.word	0x800fffff
    785c:	2d00      	cmp	r5, #0
    785e:	d037      	beq.n	78d0 <__aeabi_dsub+0x3f4>
    7860:	4db6      	ldr	r5, [pc, #728]	; (7b3c <__aeabi_dsub+0x660>)
    7862:	42a8      	cmp	r0, r5
    7864:	d100      	bne.n	7868 <__aeabi_dsub+0x38c>
    7866:	e08f      	b.n	7988 <__aeabi_dsub+0x4ac>
    7868:	2580      	movs	r5, #128	; 0x80
    786a:	042d      	lsls	r5, r5, #16
    786c:	427f      	negs	r7, r7
    786e:	4329      	orrs	r1, r5
    7870:	2f38      	cmp	r7, #56	; 0x38
    7872:	dd00      	ble.n	7876 <__aeabi_dsub+0x39a>
    7874:	e0a8      	b.n	79c8 <__aeabi_dsub+0x4ec>
    7876:	2f1f      	cmp	r7, #31
    7878:	dd00      	ble.n	787c <__aeabi_dsub+0x3a0>
    787a:	e124      	b.n	7ac6 <__aeabi_dsub+0x5ea>
    787c:	2520      	movs	r5, #32
    787e:	1bed      	subs	r5, r5, r7
    7880:	1c0e      	adds	r6, r1, #0
    7882:	40ae      	lsls	r6, r5
    7884:	46b0      	mov	r8, r6
    7886:	1c26      	adds	r6, r4, #0
    7888:	40fe      	lsrs	r6, r7
    788a:	4642      	mov	r2, r8
    788c:	40ac      	lsls	r4, r5
    788e:	4316      	orrs	r6, r2
    7890:	1e65      	subs	r5, r4, #1
    7892:	41ac      	sbcs	r4, r5
    7894:	4334      	orrs	r4, r6
    7896:	40f9      	lsrs	r1, r7
    7898:	465a      	mov	r2, fp
    789a:	1b14      	subs	r4, r2, r4
    789c:	45a3      	cmp	fp, r4
    789e:	4192      	sbcs	r2, r2
    78a0:	1a5b      	subs	r3, r3, r1
    78a2:	4252      	negs	r2, r2
    78a4:	1a99      	subs	r1, r3, r2
    78a6:	1c05      	adds	r5, r0, #0
    78a8:	46e2      	mov	sl, ip
    78aa:	e6a6      	b.n	75fa <__aeabi_dsub+0x11e>
    78ac:	1c13      	adds	r3, r2, #0
    78ae:	433b      	orrs	r3, r7
    78b0:	1c14      	adds	r4, r2, #0
    78b2:	2b00      	cmp	r3, #0
    78b4:	d000      	beq.n	78b8 <__aeabi_dsub+0x3dc>
    78b6:	e6a4      	b.n	7602 <__aeabi_dsub+0x126>
    78b8:	2700      	movs	r7, #0
    78ba:	2100      	movs	r1, #0
    78bc:	2500      	movs	r5, #0
    78be:	2400      	movs	r4, #0
    78c0:	e6cd      	b.n	765e <__aeabi_dsub+0x182>
    78c2:	465a      	mov	r2, fp
    78c4:	431a      	orrs	r2, r3
    78c6:	1e53      	subs	r3, r2, #1
    78c8:	419a      	sbcs	r2, r3
    78ca:	b2d2      	uxtb	r2, r2
    78cc:	2300      	movs	r3, #0
    78ce:	e700      	b.n	76d2 <__aeabi_dsub+0x1f6>
    78d0:	1c0d      	adds	r5, r1, #0
    78d2:	4325      	orrs	r5, r4
    78d4:	d058      	beq.n	7988 <__aeabi_dsub+0x4ac>
    78d6:	43ff      	mvns	r7, r7
    78d8:	2f00      	cmp	r7, #0
    78da:	d151      	bne.n	7980 <__aeabi_dsub+0x4a4>
    78dc:	465a      	mov	r2, fp
    78de:	1b14      	subs	r4, r2, r4
    78e0:	45a3      	cmp	fp, r4
    78e2:	4192      	sbcs	r2, r2
    78e4:	1a59      	subs	r1, r3, r1
    78e6:	4252      	negs	r2, r2
    78e8:	1a89      	subs	r1, r1, r2
    78ea:	1c05      	adds	r5, r0, #0
    78ec:	46e2      	mov	sl, ip
    78ee:	e684      	b.n	75fa <__aeabi_dsub+0x11e>
    78f0:	4892      	ldr	r0, [pc, #584]	; (7b3c <__aeabi_dsub+0x660>)
    78f2:	4285      	cmp	r5, r0
    78f4:	d000      	beq.n	78f8 <__aeabi_dsub+0x41c>
    78f6:	e6d1      	b.n	769c <__aeabi_dsub+0x1c0>
    78f8:	e620      	b.n	753c <__aeabi_dsub+0x60>
    78fa:	2700      	movs	r7, #0
    78fc:	e790      	b.n	7820 <__aeabi_dsub+0x344>
    78fe:	2300      	movs	r3, #0
    7900:	e79f      	b.n	7842 <__aeabi_dsub+0x366>
    7902:	1c08      	adds	r0, r1, #0
    7904:	4320      	orrs	r0, r4
    7906:	2d00      	cmp	r5, #0
    7908:	d000      	beq.n	790c <__aeabi_dsub+0x430>
    790a:	e0c2      	b.n	7a92 <__aeabi_dsub+0x5b6>
    790c:	2800      	cmp	r0, #0
    790e:	d100      	bne.n	7912 <__aeabi_dsub+0x436>
    7910:	e0ef      	b.n	7af2 <__aeabi_dsub+0x616>
    7912:	4658      	mov	r0, fp
    7914:	4318      	orrs	r0, r3
    7916:	d100      	bne.n	791a <__aeabi_dsub+0x43e>
    7918:	e610      	b.n	753c <__aeabi_dsub+0x60>
    791a:	4658      	mov	r0, fp
    791c:	1902      	adds	r2, r0, r4
    791e:	42a2      	cmp	r2, r4
    7920:	41a4      	sbcs	r4, r4
    7922:	4264      	negs	r4, r4
    7924:	1859      	adds	r1, r3, r1
    7926:	1909      	adds	r1, r1, r4
    7928:	1c14      	adds	r4, r2, #0
    792a:	020a      	lsls	r2, r1, #8
    792c:	d400      	bmi.n	7930 <__aeabi_dsub+0x454>
    792e:	e605      	b.n	753c <__aeabi_dsub+0x60>
    7930:	4b83      	ldr	r3, [pc, #524]	; (7b40 <__aeabi_dsub+0x664>)
    7932:	2501      	movs	r5, #1
    7934:	4019      	ands	r1, r3
    7936:	e601      	b.n	753c <__aeabi_dsub+0x60>
    7938:	1c08      	adds	r0, r1, #0
    793a:	4320      	orrs	r0, r4
    793c:	2d00      	cmp	r5, #0
    793e:	d138      	bne.n	79b2 <__aeabi_dsub+0x4d6>
    7940:	2800      	cmp	r0, #0
    7942:	d16f      	bne.n	7a24 <__aeabi_dsub+0x548>
    7944:	4659      	mov	r1, fp
    7946:	4319      	orrs	r1, r3
    7948:	d003      	beq.n	7952 <__aeabi_dsub+0x476>
    794a:	1c19      	adds	r1, r3, #0
    794c:	465c      	mov	r4, fp
    794e:	46e2      	mov	sl, ip
    7950:	e5f4      	b.n	753c <__aeabi_dsub+0x60>
    7952:	2700      	movs	r7, #0
    7954:	2100      	movs	r1, #0
    7956:	2400      	movs	r4, #0
    7958:	e681      	b.n	765e <__aeabi_dsub+0x182>
    795a:	4660      	mov	r0, ip
    795c:	3820      	subs	r0, #32
    795e:	1c1a      	adds	r2, r3, #0
    7960:	40c2      	lsrs	r2, r0
    7962:	4666      	mov	r6, ip
    7964:	1c10      	adds	r0, r2, #0
    7966:	2e20      	cmp	r6, #32
    7968:	d100      	bne.n	796c <__aeabi_dsub+0x490>
    796a:	e0aa      	b.n	7ac2 <__aeabi_dsub+0x5e6>
    796c:	2240      	movs	r2, #64	; 0x40
    796e:	1b92      	subs	r2, r2, r6
    7970:	4093      	lsls	r3, r2
    7972:	465a      	mov	r2, fp
    7974:	431a      	orrs	r2, r3
    7976:	1e53      	subs	r3, r2, #1
    7978:	419a      	sbcs	r2, r3
    797a:	4302      	orrs	r2, r0
    797c:	2300      	movs	r3, #0
    797e:	e6a8      	b.n	76d2 <__aeabi_dsub+0x1f6>
    7980:	4d6e      	ldr	r5, [pc, #440]	; (7b3c <__aeabi_dsub+0x660>)
    7982:	42a8      	cmp	r0, r5
    7984:	d000      	beq.n	7988 <__aeabi_dsub+0x4ac>
    7986:	e773      	b.n	7870 <__aeabi_dsub+0x394>
    7988:	1c19      	adds	r1, r3, #0
    798a:	465c      	mov	r4, fp
    798c:	1c05      	adds	r5, r0, #0
    798e:	46e2      	mov	sl, ip
    7990:	e5d4      	b.n	753c <__aeabi_dsub+0x60>
    7992:	2d00      	cmp	r5, #0
    7994:	d122      	bne.n	79dc <__aeabi_dsub+0x500>
    7996:	1c0d      	adds	r5, r1, #0
    7998:	4325      	orrs	r5, r4
    799a:	d076      	beq.n	7a8a <__aeabi_dsub+0x5ae>
    799c:	43d5      	mvns	r5, r2
    799e:	2d00      	cmp	r5, #0
    79a0:	d170      	bne.n	7a84 <__aeabi_dsub+0x5a8>
    79a2:	445c      	add	r4, fp
    79a4:	455c      	cmp	r4, fp
    79a6:	4192      	sbcs	r2, r2
    79a8:	1859      	adds	r1, r3, r1
    79aa:	4252      	negs	r2, r2
    79ac:	1889      	adds	r1, r1, r2
    79ae:	1c05      	adds	r5, r0, #0
    79b0:	e696      	b.n	76e0 <__aeabi_dsub+0x204>
    79b2:	2800      	cmp	r0, #0
    79b4:	d14c      	bne.n	7a50 <__aeabi_dsub+0x574>
    79b6:	4659      	mov	r1, fp
    79b8:	4319      	orrs	r1, r3
    79ba:	d100      	bne.n	79be <__aeabi_dsub+0x4e2>
    79bc:	e64a      	b.n	7654 <__aeabi_dsub+0x178>
    79be:	1c19      	adds	r1, r3, #0
    79c0:	465c      	mov	r4, fp
    79c2:	46e2      	mov	sl, ip
    79c4:	4d5d      	ldr	r5, [pc, #372]	; (7b3c <__aeabi_dsub+0x660>)
    79c6:	e5b9      	b.n	753c <__aeabi_dsub+0x60>
    79c8:	430c      	orrs	r4, r1
    79ca:	1e61      	subs	r1, r4, #1
    79cc:	418c      	sbcs	r4, r1
    79ce:	b2e4      	uxtb	r4, r4
    79d0:	2100      	movs	r1, #0
    79d2:	e761      	b.n	7898 <__aeabi_dsub+0x3bc>
    79d4:	1c05      	adds	r5, r0, #0
    79d6:	2100      	movs	r1, #0
    79d8:	2400      	movs	r4, #0
    79da:	e640      	b.n	765e <__aeabi_dsub+0x182>
    79dc:	4d57      	ldr	r5, [pc, #348]	; (7b3c <__aeabi_dsub+0x660>)
    79de:	42a8      	cmp	r0, r5
    79e0:	d053      	beq.n	7a8a <__aeabi_dsub+0x5ae>
    79e2:	4255      	negs	r5, r2
    79e4:	2280      	movs	r2, #128	; 0x80
    79e6:	0416      	lsls	r6, r2, #16
    79e8:	4331      	orrs	r1, r6
    79ea:	2d38      	cmp	r5, #56	; 0x38
    79ec:	dc7b      	bgt.n	7ae6 <__aeabi_dsub+0x60a>
    79ee:	2d1f      	cmp	r5, #31
    79f0:	dd00      	ble.n	79f4 <__aeabi_dsub+0x518>
    79f2:	e08c      	b.n	7b0e <__aeabi_dsub+0x632>
    79f4:	2220      	movs	r2, #32
    79f6:	1b56      	subs	r6, r2, r5
    79f8:	1c0a      	adds	r2, r1, #0
    79fa:	46b4      	mov	ip, r6
    79fc:	40b2      	lsls	r2, r6
    79fe:	1c26      	adds	r6, r4, #0
    7a00:	40ee      	lsrs	r6, r5
    7a02:	4332      	orrs	r2, r6
    7a04:	4690      	mov	r8, r2
    7a06:	4662      	mov	r2, ip
    7a08:	4094      	lsls	r4, r2
    7a0a:	1e66      	subs	r6, r4, #1
    7a0c:	41b4      	sbcs	r4, r6
    7a0e:	4642      	mov	r2, r8
    7a10:	4314      	orrs	r4, r2
    7a12:	40e9      	lsrs	r1, r5
    7a14:	445c      	add	r4, fp
    7a16:	455c      	cmp	r4, fp
    7a18:	4192      	sbcs	r2, r2
    7a1a:	18cb      	adds	r3, r1, r3
    7a1c:	4252      	negs	r2, r2
    7a1e:	1899      	adds	r1, r3, r2
    7a20:	1c05      	adds	r5, r0, #0
    7a22:	e65d      	b.n	76e0 <__aeabi_dsub+0x204>
    7a24:	4658      	mov	r0, fp
    7a26:	4318      	orrs	r0, r3
    7a28:	d100      	bne.n	7a2c <__aeabi_dsub+0x550>
    7a2a:	e587      	b.n	753c <__aeabi_dsub+0x60>
    7a2c:	465e      	mov	r6, fp
    7a2e:	1ba7      	subs	r7, r4, r6
    7a30:	42bc      	cmp	r4, r7
    7a32:	4192      	sbcs	r2, r2
    7a34:	1ac8      	subs	r0, r1, r3
    7a36:	4252      	negs	r2, r2
    7a38:	1a80      	subs	r0, r0, r2
    7a3a:	0206      	lsls	r6, r0, #8
    7a3c:	d560      	bpl.n	7b00 <__aeabi_dsub+0x624>
    7a3e:	4658      	mov	r0, fp
    7a40:	1b04      	subs	r4, r0, r4
    7a42:	45a3      	cmp	fp, r4
    7a44:	4192      	sbcs	r2, r2
    7a46:	1a59      	subs	r1, r3, r1
    7a48:	4252      	negs	r2, r2
    7a4a:	1a89      	subs	r1, r1, r2
    7a4c:	46e2      	mov	sl, ip
    7a4e:	e575      	b.n	753c <__aeabi_dsub+0x60>
    7a50:	4658      	mov	r0, fp
    7a52:	4318      	orrs	r0, r3
    7a54:	d033      	beq.n	7abe <__aeabi_dsub+0x5e2>
    7a56:	0748      	lsls	r0, r1, #29
    7a58:	08e4      	lsrs	r4, r4, #3
    7a5a:	4304      	orrs	r4, r0
    7a5c:	2080      	movs	r0, #128	; 0x80
    7a5e:	08c9      	lsrs	r1, r1, #3
    7a60:	0300      	lsls	r0, r0, #12
    7a62:	4201      	tst	r1, r0
    7a64:	d008      	beq.n	7a78 <__aeabi_dsub+0x59c>
    7a66:	08dd      	lsrs	r5, r3, #3
    7a68:	4205      	tst	r5, r0
    7a6a:	d105      	bne.n	7a78 <__aeabi_dsub+0x59c>
    7a6c:	4659      	mov	r1, fp
    7a6e:	08ca      	lsrs	r2, r1, #3
    7a70:	075c      	lsls	r4, r3, #29
    7a72:	4314      	orrs	r4, r2
    7a74:	1c29      	adds	r1, r5, #0
    7a76:	46e2      	mov	sl, ip
    7a78:	0f63      	lsrs	r3, r4, #29
    7a7a:	00c9      	lsls	r1, r1, #3
    7a7c:	4319      	orrs	r1, r3
    7a7e:	00e4      	lsls	r4, r4, #3
    7a80:	4d2e      	ldr	r5, [pc, #184]	; (7b3c <__aeabi_dsub+0x660>)
    7a82:	e55b      	b.n	753c <__aeabi_dsub+0x60>
    7a84:	4a2d      	ldr	r2, [pc, #180]	; (7b3c <__aeabi_dsub+0x660>)
    7a86:	4290      	cmp	r0, r2
    7a88:	d1af      	bne.n	79ea <__aeabi_dsub+0x50e>
    7a8a:	1c19      	adds	r1, r3, #0
    7a8c:	465c      	mov	r4, fp
    7a8e:	1c05      	adds	r5, r0, #0
    7a90:	e554      	b.n	753c <__aeabi_dsub+0x60>
    7a92:	2800      	cmp	r0, #0
    7a94:	d030      	beq.n	7af8 <__aeabi_dsub+0x61c>
    7a96:	4658      	mov	r0, fp
    7a98:	4318      	orrs	r0, r3
    7a9a:	d010      	beq.n	7abe <__aeabi_dsub+0x5e2>
    7a9c:	2580      	movs	r5, #128	; 0x80
    7a9e:	0748      	lsls	r0, r1, #29
    7aa0:	08e4      	lsrs	r4, r4, #3
    7aa2:	08c9      	lsrs	r1, r1, #3
    7aa4:	032d      	lsls	r5, r5, #12
    7aa6:	4304      	orrs	r4, r0
    7aa8:	4229      	tst	r1, r5
    7aaa:	d0e5      	beq.n	7a78 <__aeabi_dsub+0x59c>
    7aac:	08d8      	lsrs	r0, r3, #3
    7aae:	4228      	tst	r0, r5
    7ab0:	d1e2      	bne.n	7a78 <__aeabi_dsub+0x59c>
    7ab2:	465d      	mov	r5, fp
    7ab4:	08ea      	lsrs	r2, r5, #3
    7ab6:	075c      	lsls	r4, r3, #29
    7ab8:	4314      	orrs	r4, r2
    7aba:	1c01      	adds	r1, r0, #0
    7abc:	e7dc      	b.n	7a78 <__aeabi_dsub+0x59c>
    7abe:	4d1f      	ldr	r5, [pc, #124]	; (7b3c <__aeabi_dsub+0x660>)
    7ac0:	e53c      	b.n	753c <__aeabi_dsub+0x60>
    7ac2:	2300      	movs	r3, #0
    7ac4:	e755      	b.n	7972 <__aeabi_dsub+0x496>
    7ac6:	1c3d      	adds	r5, r7, #0
    7ac8:	3d20      	subs	r5, #32
    7aca:	1c0e      	adds	r6, r1, #0
    7acc:	40ee      	lsrs	r6, r5
    7ace:	1c35      	adds	r5, r6, #0
    7ad0:	2f20      	cmp	r7, #32
    7ad2:	d02e      	beq.n	7b32 <__aeabi_dsub+0x656>
    7ad4:	2640      	movs	r6, #64	; 0x40
    7ad6:	1bf7      	subs	r7, r6, r7
    7ad8:	40b9      	lsls	r1, r7
    7ada:	430c      	orrs	r4, r1
    7adc:	1e61      	subs	r1, r4, #1
    7ade:	418c      	sbcs	r4, r1
    7ae0:	432c      	orrs	r4, r5
    7ae2:	2100      	movs	r1, #0
    7ae4:	e6d8      	b.n	7898 <__aeabi_dsub+0x3bc>
    7ae6:	430c      	orrs	r4, r1
    7ae8:	1e61      	subs	r1, r4, #1
    7aea:	418c      	sbcs	r4, r1
    7aec:	b2e4      	uxtb	r4, r4
    7aee:	2100      	movs	r1, #0
    7af0:	e790      	b.n	7a14 <__aeabi_dsub+0x538>
    7af2:	1c19      	adds	r1, r3, #0
    7af4:	465c      	mov	r4, fp
    7af6:	e521      	b.n	753c <__aeabi_dsub+0x60>
    7af8:	1c19      	adds	r1, r3, #0
    7afa:	465c      	mov	r4, fp
    7afc:	4d0f      	ldr	r5, [pc, #60]	; (7b3c <__aeabi_dsub+0x660>)
    7afe:	e51d      	b.n	753c <__aeabi_dsub+0x60>
    7b00:	1c03      	adds	r3, r0, #0
    7b02:	433b      	orrs	r3, r7
    7b04:	d100      	bne.n	7b08 <__aeabi_dsub+0x62c>
    7b06:	e724      	b.n	7952 <__aeabi_dsub+0x476>
    7b08:	1c01      	adds	r1, r0, #0
    7b0a:	1c3c      	adds	r4, r7, #0
    7b0c:	e516      	b.n	753c <__aeabi_dsub+0x60>
    7b0e:	2620      	movs	r6, #32
    7b10:	4276      	negs	r6, r6
    7b12:	1976      	adds	r6, r6, r5
    7b14:	1c0a      	adds	r2, r1, #0
    7b16:	40f2      	lsrs	r2, r6
    7b18:	4690      	mov	r8, r2
    7b1a:	2d20      	cmp	r5, #32
    7b1c:	d00b      	beq.n	7b36 <__aeabi_dsub+0x65a>
    7b1e:	2640      	movs	r6, #64	; 0x40
    7b20:	1b75      	subs	r5, r6, r5
    7b22:	40a9      	lsls	r1, r5
    7b24:	430c      	orrs	r4, r1
    7b26:	1e61      	subs	r1, r4, #1
    7b28:	418c      	sbcs	r4, r1
    7b2a:	4645      	mov	r5, r8
    7b2c:	432c      	orrs	r4, r5
    7b2e:	2100      	movs	r1, #0
    7b30:	e770      	b.n	7a14 <__aeabi_dsub+0x538>
    7b32:	2100      	movs	r1, #0
    7b34:	e7d1      	b.n	7ada <__aeabi_dsub+0x5fe>
    7b36:	2100      	movs	r1, #0
    7b38:	e7f4      	b.n	7b24 <__aeabi_dsub+0x648>
    7b3a:	46c0      	nop			; (mov r8, r8)
    7b3c:	000007ff 	.word	0x000007ff
    7b40:	ff7fffff 	.word	0xff7fffff

00007b44 <__aeabi_d2iz>:
    7b44:	b570      	push	{r4, r5, r6, lr}
    7b46:	1c0b      	adds	r3, r1, #0
    7b48:	4c12      	ldr	r4, [pc, #72]	; (7b94 <__aeabi_d2iz+0x50>)
    7b4a:	0309      	lsls	r1, r1, #12
    7b4c:	0b0e      	lsrs	r6, r1, #12
    7b4e:	0059      	lsls	r1, r3, #1
    7b50:	1c02      	adds	r2, r0, #0
    7b52:	0d49      	lsrs	r1, r1, #21
    7b54:	0fdd      	lsrs	r5, r3, #31
    7b56:	2000      	movs	r0, #0
    7b58:	42a1      	cmp	r1, r4
    7b5a:	dd11      	ble.n	7b80 <__aeabi_d2iz+0x3c>
    7b5c:	480e      	ldr	r0, [pc, #56]	; (7b98 <__aeabi_d2iz+0x54>)
    7b5e:	4281      	cmp	r1, r0
    7b60:	dc0f      	bgt.n	7b82 <__aeabi_d2iz+0x3e>
    7b62:	2080      	movs	r0, #128	; 0x80
    7b64:	0340      	lsls	r0, r0, #13
    7b66:	4306      	orrs	r6, r0
    7b68:	480c      	ldr	r0, [pc, #48]	; (7b9c <__aeabi_d2iz+0x58>)
    7b6a:	1a40      	subs	r0, r0, r1
    7b6c:	281f      	cmp	r0, #31
    7b6e:	dd0b      	ble.n	7b88 <__aeabi_d2iz+0x44>
    7b70:	4a0b      	ldr	r2, [pc, #44]	; (7ba0 <__aeabi_d2iz+0x5c>)
    7b72:	1a52      	subs	r2, r2, r1
    7b74:	40d6      	lsrs	r6, r2
    7b76:	1c32      	adds	r2, r6, #0
    7b78:	4250      	negs	r0, r2
    7b7a:	2d00      	cmp	r5, #0
    7b7c:	d100      	bne.n	7b80 <__aeabi_d2iz+0x3c>
    7b7e:	1c10      	adds	r0, r2, #0
    7b80:	bd70      	pop	{r4, r5, r6, pc}
    7b82:	4b08      	ldr	r3, [pc, #32]	; (7ba4 <__aeabi_d2iz+0x60>)
    7b84:	18e8      	adds	r0, r5, r3
    7b86:	e7fb      	b.n	7b80 <__aeabi_d2iz+0x3c>
    7b88:	4b07      	ldr	r3, [pc, #28]	; (7ba8 <__aeabi_d2iz+0x64>)
    7b8a:	40c2      	lsrs	r2, r0
    7b8c:	18c9      	adds	r1, r1, r3
    7b8e:	408e      	lsls	r6, r1
    7b90:	4332      	orrs	r2, r6
    7b92:	e7f1      	b.n	7b78 <__aeabi_d2iz+0x34>
    7b94:	000003fe 	.word	0x000003fe
    7b98:	0000041d 	.word	0x0000041d
    7b9c:	00000433 	.word	0x00000433
    7ba0:	00000413 	.word	0x00000413
    7ba4:	7fffffff 	.word	0x7fffffff
    7ba8:	fffffbed 	.word	0xfffffbed

00007bac <__aeabi_i2d>:
    7bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bae:	1e04      	subs	r4, r0, #0
    7bb0:	d031      	beq.n	7c16 <__aeabi_i2d+0x6a>
    7bb2:	0fc7      	lsrs	r7, r0, #31
    7bb4:	d000      	beq.n	7bb8 <__aeabi_i2d+0xc>
    7bb6:	4244      	negs	r4, r0
    7bb8:	1c20      	adds	r0, r4, #0
    7bba:	f000 f981 	bl	7ec0 <__clzsi2>
    7bbe:	4d18      	ldr	r5, [pc, #96]	; (7c20 <__aeabi_i2d+0x74>)
    7bc0:	1a2d      	subs	r5, r5, r0
    7bc2:	280a      	cmp	r0, #10
    7bc4:	dd19      	ble.n	7bfa <__aeabi_i2d+0x4e>
    7bc6:	380b      	subs	r0, #11
    7bc8:	4084      	lsls	r4, r0
    7bca:	0324      	lsls	r4, r4, #12
    7bcc:	056d      	lsls	r5, r5, #21
    7bce:	0b24      	lsrs	r4, r4, #12
    7bd0:	0d6d      	lsrs	r5, r5, #21
    7bd2:	1c3a      	adds	r2, r7, #0
    7bd4:	2600      	movs	r6, #0
    7bd6:	2000      	movs	r0, #0
    7bd8:	2100      	movs	r1, #0
    7bda:	0d0b      	lsrs	r3, r1, #20
    7bdc:	0324      	lsls	r4, r4, #12
    7bde:	0b24      	lsrs	r4, r4, #12
    7be0:	051b      	lsls	r3, r3, #20
    7be2:	4323      	orrs	r3, r4
    7be4:	4c0f      	ldr	r4, [pc, #60]	; (7c24 <__aeabi_i2d+0x78>)
    7be6:	052d      	lsls	r5, r5, #20
    7be8:	401c      	ands	r4, r3
    7bea:	432c      	orrs	r4, r5
    7bec:	0064      	lsls	r4, r4, #1
    7bee:	0864      	lsrs	r4, r4, #1
    7bf0:	07d3      	lsls	r3, r2, #31
    7bf2:	1c21      	adds	r1, r4, #0
    7bf4:	1c30      	adds	r0, r6, #0
    7bf6:	4319      	orrs	r1, r3
    7bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7bfa:	1c06      	adds	r6, r0, #0
    7bfc:	3615      	adds	r6, #21
    7bfe:	1c23      	adds	r3, r4, #0
    7c00:	40b3      	lsls	r3, r6
    7c02:	1c1e      	adds	r6, r3, #0
    7c04:	230b      	movs	r3, #11
    7c06:	1a18      	subs	r0, r3, r0
    7c08:	40c4      	lsrs	r4, r0
    7c0a:	0324      	lsls	r4, r4, #12
    7c0c:	056d      	lsls	r5, r5, #21
    7c0e:	0b24      	lsrs	r4, r4, #12
    7c10:	0d6d      	lsrs	r5, r5, #21
    7c12:	1c3a      	adds	r2, r7, #0
    7c14:	e7df      	b.n	7bd6 <__aeabi_i2d+0x2a>
    7c16:	2200      	movs	r2, #0
    7c18:	2500      	movs	r5, #0
    7c1a:	2400      	movs	r4, #0
    7c1c:	2600      	movs	r6, #0
    7c1e:	e7da      	b.n	7bd6 <__aeabi_i2d+0x2a>
    7c20:	0000041e 	.word	0x0000041e
    7c24:	800fffff 	.word	0x800fffff

00007c28 <__aeabi_ui2d>:
    7c28:	b510      	push	{r4, lr}
    7c2a:	1e04      	subs	r4, r0, #0
    7c2c:	d028      	beq.n	7c80 <__aeabi_ui2d+0x58>
    7c2e:	f000 f947 	bl	7ec0 <__clzsi2>
    7c32:	4a15      	ldr	r2, [pc, #84]	; (7c88 <__aeabi_ui2d+0x60>)
    7c34:	1a12      	subs	r2, r2, r0
    7c36:	280a      	cmp	r0, #10
    7c38:	dd15      	ble.n	7c66 <__aeabi_ui2d+0x3e>
    7c3a:	380b      	subs	r0, #11
    7c3c:	4084      	lsls	r4, r0
    7c3e:	0324      	lsls	r4, r4, #12
    7c40:	0552      	lsls	r2, r2, #21
    7c42:	0b24      	lsrs	r4, r4, #12
    7c44:	0d52      	lsrs	r2, r2, #21
    7c46:	2300      	movs	r3, #0
    7c48:	2000      	movs	r0, #0
    7c4a:	2100      	movs	r1, #0
    7c4c:	0324      	lsls	r4, r4, #12
    7c4e:	1c18      	adds	r0, r3, #0
    7c50:	0d0b      	lsrs	r3, r1, #20
    7c52:	0b24      	lsrs	r4, r4, #12
    7c54:	051b      	lsls	r3, r3, #20
    7c56:	4323      	orrs	r3, r4
    7c58:	4c0c      	ldr	r4, [pc, #48]	; (7c8c <__aeabi_ui2d+0x64>)
    7c5a:	0512      	lsls	r2, r2, #20
    7c5c:	401c      	ands	r4, r3
    7c5e:	4314      	orrs	r4, r2
    7c60:	0064      	lsls	r4, r4, #1
    7c62:	0861      	lsrs	r1, r4, #1
    7c64:	bd10      	pop	{r4, pc}
    7c66:	1c03      	adds	r3, r0, #0
    7c68:	3315      	adds	r3, #21
    7c6a:	1c21      	adds	r1, r4, #0
    7c6c:	4099      	lsls	r1, r3
    7c6e:	1c0b      	adds	r3, r1, #0
    7c70:	210b      	movs	r1, #11
    7c72:	1a08      	subs	r0, r1, r0
    7c74:	40c4      	lsrs	r4, r0
    7c76:	0324      	lsls	r4, r4, #12
    7c78:	0552      	lsls	r2, r2, #21
    7c7a:	0b24      	lsrs	r4, r4, #12
    7c7c:	0d52      	lsrs	r2, r2, #21
    7c7e:	e7e3      	b.n	7c48 <__aeabi_ui2d+0x20>
    7c80:	2200      	movs	r2, #0
    7c82:	2400      	movs	r4, #0
    7c84:	2300      	movs	r3, #0
    7c86:	e7df      	b.n	7c48 <__aeabi_ui2d+0x20>
    7c88:	0000041e 	.word	0x0000041e
    7c8c:	800fffff 	.word	0x800fffff

00007c90 <__aeabi_f2d>:
    7c90:	0043      	lsls	r3, r0, #1
    7c92:	0e1b      	lsrs	r3, r3, #24
    7c94:	1c5a      	adds	r2, r3, #1
    7c96:	0241      	lsls	r1, r0, #9
    7c98:	b2d2      	uxtb	r2, r2
    7c9a:	b570      	push	{r4, r5, r6, lr}
    7c9c:	0a4c      	lsrs	r4, r1, #9
    7c9e:	0fc5      	lsrs	r5, r0, #31
    7ca0:	2a01      	cmp	r2, #1
    7ca2:	dd17      	ble.n	7cd4 <__aeabi_f2d+0x44>
    7ca4:	22e0      	movs	r2, #224	; 0xe0
    7ca6:	0092      	lsls	r2, r2, #2
    7ca8:	0764      	lsls	r4, r4, #29
    7caa:	0b09      	lsrs	r1, r1, #12
    7cac:	1898      	adds	r0, r3, r2
    7cae:	2200      	movs	r2, #0
    7cb0:	2300      	movs	r3, #0
    7cb2:	0d1e      	lsrs	r6, r3, #20
    7cb4:	1c22      	adds	r2, r4, #0
    7cb6:	0534      	lsls	r4, r6, #20
    7cb8:	430c      	orrs	r4, r1
    7cba:	491b      	ldr	r1, [pc, #108]	; (7d28 <__aeabi_f2d+0x98>)
    7cbc:	0540      	lsls	r0, r0, #21
    7cbe:	0840      	lsrs	r0, r0, #1
    7cc0:	4021      	ands	r1, r4
    7cc2:	4301      	orrs	r1, r0
    7cc4:	0049      	lsls	r1, r1, #1
    7cc6:	0849      	lsrs	r1, r1, #1
    7cc8:	07ed      	lsls	r5, r5, #31
    7cca:	1c0b      	adds	r3, r1, #0
    7ccc:	432b      	orrs	r3, r5
    7cce:	1c10      	adds	r0, r2, #0
    7cd0:	1c19      	adds	r1, r3, #0
    7cd2:	bd70      	pop	{r4, r5, r6, pc}
    7cd4:	2b00      	cmp	r3, #0
    7cd6:	d115      	bne.n	7d04 <__aeabi_f2d+0x74>
    7cd8:	2c00      	cmp	r4, #0
    7cda:	d01c      	beq.n	7d16 <__aeabi_f2d+0x86>
    7cdc:	1c20      	adds	r0, r4, #0
    7cde:	f000 f8ef 	bl	7ec0 <__clzsi2>
    7ce2:	280a      	cmp	r0, #10
    7ce4:	dc1a      	bgt.n	7d1c <__aeabi_f2d+0x8c>
    7ce6:	210b      	movs	r1, #11
    7ce8:	1a09      	subs	r1, r1, r0
    7cea:	1c23      	adds	r3, r4, #0
    7cec:	40cb      	lsrs	r3, r1
    7cee:	1c19      	adds	r1, r3, #0
    7cf0:	1c03      	adds	r3, r0, #0
    7cf2:	3315      	adds	r3, #21
    7cf4:	409c      	lsls	r4, r3
    7cf6:	4b0d      	ldr	r3, [pc, #52]	; (7d2c <__aeabi_f2d+0x9c>)
    7cf8:	0309      	lsls	r1, r1, #12
    7cfa:	1a18      	subs	r0, r3, r0
    7cfc:	0540      	lsls	r0, r0, #21
    7cfe:	0b09      	lsrs	r1, r1, #12
    7d00:	0d40      	lsrs	r0, r0, #21
    7d02:	e7d4      	b.n	7cae <__aeabi_f2d+0x1e>
    7d04:	2c00      	cmp	r4, #0
    7d06:	d003      	beq.n	7d10 <__aeabi_f2d+0x80>
    7d08:	0764      	lsls	r4, r4, #29
    7d0a:	0b09      	lsrs	r1, r1, #12
    7d0c:	4808      	ldr	r0, [pc, #32]	; (7d30 <__aeabi_f2d+0xa0>)
    7d0e:	e7ce      	b.n	7cae <__aeabi_f2d+0x1e>
    7d10:	4807      	ldr	r0, [pc, #28]	; (7d30 <__aeabi_f2d+0xa0>)
    7d12:	2100      	movs	r1, #0
    7d14:	e7cb      	b.n	7cae <__aeabi_f2d+0x1e>
    7d16:	2000      	movs	r0, #0
    7d18:	2100      	movs	r1, #0
    7d1a:	e7c8      	b.n	7cae <__aeabi_f2d+0x1e>
    7d1c:	1c01      	adds	r1, r0, #0
    7d1e:	390b      	subs	r1, #11
    7d20:	408c      	lsls	r4, r1
    7d22:	1c21      	adds	r1, r4, #0
    7d24:	2400      	movs	r4, #0
    7d26:	e7e6      	b.n	7cf6 <__aeabi_f2d+0x66>
    7d28:	800fffff 	.word	0x800fffff
    7d2c:	00000389 	.word	0x00000389
    7d30:	000007ff 	.word	0x000007ff

00007d34 <__aeabi_d2f>:
    7d34:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d36:	004b      	lsls	r3, r1, #1
    7d38:	030d      	lsls	r5, r1, #12
    7d3a:	0f42      	lsrs	r2, r0, #29
    7d3c:	0d5b      	lsrs	r3, r3, #21
    7d3e:	0a6d      	lsrs	r5, r5, #9
    7d40:	4315      	orrs	r5, r2
    7d42:	1c5a      	adds	r2, r3, #1
    7d44:	0552      	lsls	r2, r2, #21
    7d46:	0fcc      	lsrs	r4, r1, #31
    7d48:	00c6      	lsls	r6, r0, #3
    7d4a:	0d52      	lsrs	r2, r2, #21
    7d4c:	2a01      	cmp	r2, #1
    7d4e:	dd27      	ble.n	7da0 <__aeabi_d2f+0x6c>
    7d50:	4f39      	ldr	r7, [pc, #228]	; (7e38 <__aeabi_d2f+0x104>)
    7d52:	19da      	adds	r2, r3, r7
    7d54:	2afe      	cmp	r2, #254	; 0xfe
    7d56:	dc1a      	bgt.n	7d8e <__aeabi_d2f+0x5a>
    7d58:	2a00      	cmp	r2, #0
    7d5a:	dd35      	ble.n	7dc8 <__aeabi_d2f+0x94>
    7d5c:	0180      	lsls	r0, r0, #6
    7d5e:	00ed      	lsls	r5, r5, #3
    7d60:	1e43      	subs	r3, r0, #1
    7d62:	4198      	sbcs	r0, r3
    7d64:	4328      	orrs	r0, r5
    7d66:	0f76      	lsrs	r6, r6, #29
    7d68:	4330      	orrs	r0, r6
    7d6a:	0743      	lsls	r3, r0, #29
    7d6c:	d004      	beq.n	7d78 <__aeabi_d2f+0x44>
    7d6e:	230f      	movs	r3, #15
    7d70:	4003      	ands	r3, r0
    7d72:	2b04      	cmp	r3, #4
    7d74:	d000      	beq.n	7d78 <__aeabi_d2f+0x44>
    7d76:	3004      	adds	r0, #4
    7d78:	2180      	movs	r1, #128	; 0x80
    7d7a:	04c9      	lsls	r1, r1, #19
    7d7c:	4001      	ands	r1, r0
    7d7e:	d027      	beq.n	7dd0 <__aeabi_d2f+0x9c>
    7d80:	3201      	adds	r2, #1
    7d82:	2aff      	cmp	r2, #255	; 0xff
    7d84:	d01d      	beq.n	7dc2 <__aeabi_d2f+0x8e>
    7d86:	0183      	lsls	r3, r0, #6
    7d88:	0a5b      	lsrs	r3, r3, #9
    7d8a:	b2d1      	uxtb	r1, r2
    7d8c:	e001      	b.n	7d92 <__aeabi_d2f+0x5e>
    7d8e:	21ff      	movs	r1, #255	; 0xff
    7d90:	2300      	movs	r3, #0
    7d92:	0258      	lsls	r0, r3, #9
    7d94:	05c9      	lsls	r1, r1, #23
    7d96:	0a40      	lsrs	r0, r0, #9
    7d98:	07e4      	lsls	r4, r4, #31
    7d9a:	4308      	orrs	r0, r1
    7d9c:	4320      	orrs	r0, r4
    7d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7da0:	2b00      	cmp	r3, #0
    7da2:	d106      	bne.n	7db2 <__aeabi_d2f+0x7e>
    7da4:	4335      	orrs	r5, r6
    7da6:	d111      	bne.n	7dcc <__aeabi_d2f+0x98>
    7da8:	2100      	movs	r1, #0
    7daa:	2000      	movs	r0, #0
    7dac:	0243      	lsls	r3, r0, #9
    7dae:	0a5b      	lsrs	r3, r3, #9
    7db0:	e7ef      	b.n	7d92 <__aeabi_d2f+0x5e>
    7db2:	432e      	orrs	r6, r5
    7db4:	d0eb      	beq.n	7d8e <__aeabi_d2f+0x5a>
    7db6:	2080      	movs	r0, #128	; 0x80
    7db8:	00ed      	lsls	r5, r5, #3
    7dba:	0480      	lsls	r0, r0, #18
    7dbc:	4328      	orrs	r0, r5
    7dbe:	22ff      	movs	r2, #255	; 0xff
    7dc0:	e7d3      	b.n	7d6a <__aeabi_d2f+0x36>
    7dc2:	21ff      	movs	r1, #255	; 0xff
    7dc4:	2300      	movs	r3, #0
    7dc6:	e7e4      	b.n	7d92 <__aeabi_d2f+0x5e>
    7dc8:	3217      	adds	r2, #23
    7dca:	da0d      	bge.n	7de8 <__aeabi_d2f+0xb4>
    7dcc:	2005      	movs	r0, #5
    7dce:	2200      	movs	r2, #0
    7dd0:	08c0      	lsrs	r0, r0, #3
    7dd2:	b2d1      	uxtb	r1, r2
    7dd4:	2aff      	cmp	r2, #255	; 0xff
    7dd6:	d1e9      	bne.n	7dac <__aeabi_d2f+0x78>
    7dd8:	2800      	cmp	r0, #0
    7dda:	d0d9      	beq.n	7d90 <__aeabi_d2f+0x5c>
    7ddc:	2380      	movs	r3, #128	; 0x80
    7dde:	03db      	lsls	r3, r3, #15
    7de0:	4303      	orrs	r3, r0
    7de2:	025b      	lsls	r3, r3, #9
    7de4:	0a5b      	lsrs	r3, r3, #9
    7de6:	e7d4      	b.n	7d92 <__aeabi_d2f+0x5e>
    7de8:	2280      	movs	r2, #128	; 0x80
    7dea:	4914      	ldr	r1, [pc, #80]	; (7e3c <__aeabi_d2f+0x108>)
    7dec:	0412      	lsls	r2, r2, #16
    7dee:	4315      	orrs	r5, r2
    7df0:	1ac9      	subs	r1, r1, r3
    7df2:	291f      	cmp	r1, #31
    7df4:	dc0d      	bgt.n	7e12 <__aeabi_d2f+0xde>
    7df6:	4a12      	ldr	r2, [pc, #72]	; (7e40 <__aeabi_d2f+0x10c>)
    7df8:	1c37      	adds	r7, r6, #0
    7dfa:	189b      	adds	r3, r3, r2
    7dfc:	1c28      	adds	r0, r5, #0
    7dfe:	409f      	lsls	r7, r3
    7e00:	4098      	lsls	r0, r3
    7e02:	1c3b      	adds	r3, r7, #0
    7e04:	1e5a      	subs	r2, r3, #1
    7e06:	4193      	sbcs	r3, r2
    7e08:	4318      	orrs	r0, r3
    7e0a:	40ce      	lsrs	r6, r1
    7e0c:	4330      	orrs	r0, r6
    7e0e:	2200      	movs	r2, #0
    7e10:	e7ab      	b.n	7d6a <__aeabi_d2f+0x36>
    7e12:	4f0c      	ldr	r7, [pc, #48]	; (7e44 <__aeabi_d2f+0x110>)
    7e14:	1c2a      	adds	r2, r5, #0
    7e16:	1aff      	subs	r7, r7, r3
    7e18:	40fa      	lsrs	r2, r7
    7e1a:	1c17      	adds	r7, r2, #0
    7e1c:	2920      	cmp	r1, #32
    7e1e:	d009      	beq.n	7e34 <__aeabi_d2f+0x100>
    7e20:	4a09      	ldr	r2, [pc, #36]	; (7e48 <__aeabi_d2f+0x114>)
    7e22:	1898      	adds	r0, r3, r2
    7e24:	4085      	lsls	r5, r0
    7e26:	1c28      	adds	r0, r5, #0
    7e28:	4330      	orrs	r0, r6
    7e2a:	1e46      	subs	r6, r0, #1
    7e2c:	41b0      	sbcs	r0, r6
    7e2e:	4338      	orrs	r0, r7
    7e30:	2200      	movs	r2, #0
    7e32:	e79a      	b.n	7d6a <__aeabi_d2f+0x36>
    7e34:	2000      	movs	r0, #0
    7e36:	e7f7      	b.n	7e28 <__aeabi_d2f+0xf4>
    7e38:	fffffc80 	.word	0xfffffc80
    7e3c:	0000039e 	.word	0x0000039e
    7e40:	fffffc82 	.word	0xfffffc82
    7e44:	0000037e 	.word	0x0000037e
    7e48:	fffffca2 	.word	0xfffffca2

00007e4c <__aeabi_cfrcmple>:
    7e4c:	4684      	mov	ip, r0
    7e4e:	1c08      	adds	r0, r1, #0
    7e50:	4661      	mov	r1, ip
    7e52:	e7ff      	b.n	7e54 <__aeabi_cfcmpeq>

00007e54 <__aeabi_cfcmpeq>:
    7e54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7e56:	f000 f8c3 	bl	7fe0 <__lesf2>
    7e5a:	2800      	cmp	r0, #0
    7e5c:	d401      	bmi.n	7e62 <__aeabi_cfcmpeq+0xe>
    7e5e:	2100      	movs	r1, #0
    7e60:	42c8      	cmn	r0, r1
    7e62:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007e64 <__aeabi_fcmpeq>:
    7e64:	b510      	push	{r4, lr}
    7e66:	f000 f849 	bl	7efc <__eqsf2>
    7e6a:	4240      	negs	r0, r0
    7e6c:	3001      	adds	r0, #1
    7e6e:	bd10      	pop	{r4, pc}

00007e70 <__aeabi_fcmplt>:
    7e70:	b510      	push	{r4, lr}
    7e72:	f000 f8b5 	bl	7fe0 <__lesf2>
    7e76:	2800      	cmp	r0, #0
    7e78:	db01      	blt.n	7e7e <__aeabi_fcmplt+0xe>
    7e7a:	2000      	movs	r0, #0
    7e7c:	bd10      	pop	{r4, pc}
    7e7e:	2001      	movs	r0, #1
    7e80:	bd10      	pop	{r4, pc}
    7e82:	46c0      	nop			; (mov r8, r8)

00007e84 <__aeabi_fcmple>:
    7e84:	b510      	push	{r4, lr}
    7e86:	f000 f8ab 	bl	7fe0 <__lesf2>
    7e8a:	2800      	cmp	r0, #0
    7e8c:	dd01      	ble.n	7e92 <__aeabi_fcmple+0xe>
    7e8e:	2000      	movs	r0, #0
    7e90:	bd10      	pop	{r4, pc}
    7e92:	2001      	movs	r0, #1
    7e94:	bd10      	pop	{r4, pc}
    7e96:	46c0      	nop			; (mov r8, r8)

00007e98 <__aeabi_fcmpgt>:
    7e98:	b510      	push	{r4, lr}
    7e9a:	f000 f859 	bl	7f50 <__gesf2>
    7e9e:	2800      	cmp	r0, #0
    7ea0:	dc01      	bgt.n	7ea6 <__aeabi_fcmpgt+0xe>
    7ea2:	2000      	movs	r0, #0
    7ea4:	bd10      	pop	{r4, pc}
    7ea6:	2001      	movs	r0, #1
    7ea8:	bd10      	pop	{r4, pc}
    7eaa:	46c0      	nop			; (mov r8, r8)

00007eac <__aeabi_fcmpge>:
    7eac:	b510      	push	{r4, lr}
    7eae:	f000 f84f 	bl	7f50 <__gesf2>
    7eb2:	2800      	cmp	r0, #0
    7eb4:	da01      	bge.n	7eba <__aeabi_fcmpge+0xe>
    7eb6:	2000      	movs	r0, #0
    7eb8:	bd10      	pop	{r4, pc}
    7eba:	2001      	movs	r0, #1
    7ebc:	bd10      	pop	{r4, pc}
    7ebe:	46c0      	nop			; (mov r8, r8)

00007ec0 <__clzsi2>:
    7ec0:	211c      	movs	r1, #28
    7ec2:	2301      	movs	r3, #1
    7ec4:	041b      	lsls	r3, r3, #16
    7ec6:	4298      	cmp	r0, r3
    7ec8:	d301      	bcc.n	7ece <__clzsi2+0xe>
    7eca:	0c00      	lsrs	r0, r0, #16
    7ecc:	3910      	subs	r1, #16
    7ece:	0a1b      	lsrs	r3, r3, #8
    7ed0:	4298      	cmp	r0, r3
    7ed2:	d301      	bcc.n	7ed8 <__clzsi2+0x18>
    7ed4:	0a00      	lsrs	r0, r0, #8
    7ed6:	3908      	subs	r1, #8
    7ed8:	091b      	lsrs	r3, r3, #4
    7eda:	4298      	cmp	r0, r3
    7edc:	d301      	bcc.n	7ee2 <__clzsi2+0x22>
    7ede:	0900      	lsrs	r0, r0, #4
    7ee0:	3904      	subs	r1, #4
    7ee2:	a202      	add	r2, pc, #8	; (adr r2, 7eec <__clzsi2+0x2c>)
    7ee4:	5c10      	ldrb	r0, [r2, r0]
    7ee6:	1840      	adds	r0, r0, r1
    7ee8:	4770      	bx	lr
    7eea:	46c0      	nop			; (mov r8, r8)
    7eec:	02020304 	.word	0x02020304
    7ef0:	01010101 	.word	0x01010101
	...

00007efc <__eqsf2>:
    7efc:	024a      	lsls	r2, r1, #9
    7efe:	0243      	lsls	r3, r0, #9
    7f00:	b570      	push	{r4, r5, r6, lr}
    7f02:	0a5c      	lsrs	r4, r3, #9
    7f04:	0a55      	lsrs	r5, r2, #9
    7f06:	0043      	lsls	r3, r0, #1
    7f08:	004a      	lsls	r2, r1, #1
    7f0a:	0e1b      	lsrs	r3, r3, #24
    7f0c:	0fc6      	lsrs	r6, r0, #31
    7f0e:	0e12      	lsrs	r2, r2, #24
    7f10:	0fc9      	lsrs	r1, r1, #31
    7f12:	2bff      	cmp	r3, #255	; 0xff
    7f14:	d005      	beq.n	7f22 <__eqsf2+0x26>
    7f16:	2aff      	cmp	r2, #255	; 0xff
    7f18:	d008      	beq.n	7f2c <__eqsf2+0x30>
    7f1a:	2001      	movs	r0, #1
    7f1c:	4293      	cmp	r3, r2
    7f1e:	d00b      	beq.n	7f38 <__eqsf2+0x3c>
    7f20:	bd70      	pop	{r4, r5, r6, pc}
    7f22:	2001      	movs	r0, #1
    7f24:	2c00      	cmp	r4, #0
    7f26:	d1fb      	bne.n	7f20 <__eqsf2+0x24>
    7f28:	2aff      	cmp	r2, #255	; 0xff
    7f2a:	d1f6      	bne.n	7f1a <__eqsf2+0x1e>
    7f2c:	2001      	movs	r0, #1
    7f2e:	2d00      	cmp	r5, #0
    7f30:	d1f6      	bne.n	7f20 <__eqsf2+0x24>
    7f32:	2001      	movs	r0, #1
    7f34:	4293      	cmp	r3, r2
    7f36:	d1f3      	bne.n	7f20 <__eqsf2+0x24>
    7f38:	42ac      	cmp	r4, r5
    7f3a:	d1f1      	bne.n	7f20 <__eqsf2+0x24>
    7f3c:	428e      	cmp	r6, r1
    7f3e:	d005      	beq.n	7f4c <__eqsf2+0x50>
    7f40:	2b00      	cmp	r3, #0
    7f42:	d1ed      	bne.n	7f20 <__eqsf2+0x24>
    7f44:	1c20      	adds	r0, r4, #0
    7f46:	1e44      	subs	r4, r0, #1
    7f48:	41a0      	sbcs	r0, r4
    7f4a:	e7e9      	b.n	7f20 <__eqsf2+0x24>
    7f4c:	2000      	movs	r0, #0
    7f4e:	e7e7      	b.n	7f20 <__eqsf2+0x24>

00007f50 <__gesf2>:
    7f50:	024a      	lsls	r2, r1, #9
    7f52:	0243      	lsls	r3, r0, #9
    7f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f56:	0a5c      	lsrs	r4, r3, #9
    7f58:	0a55      	lsrs	r5, r2, #9
    7f5a:	0043      	lsls	r3, r0, #1
    7f5c:	004a      	lsls	r2, r1, #1
    7f5e:	0e1b      	lsrs	r3, r3, #24
    7f60:	0fc6      	lsrs	r6, r0, #31
    7f62:	0e12      	lsrs	r2, r2, #24
    7f64:	0fc9      	lsrs	r1, r1, #31
    7f66:	2bff      	cmp	r3, #255	; 0xff
    7f68:	d031      	beq.n	7fce <__gesf2+0x7e>
    7f6a:	2aff      	cmp	r2, #255	; 0xff
    7f6c:	d034      	beq.n	7fd8 <__gesf2+0x88>
    7f6e:	2b00      	cmp	r3, #0
    7f70:	d116      	bne.n	7fa0 <__gesf2+0x50>
    7f72:	4260      	negs	r0, r4
    7f74:	4160      	adcs	r0, r4
    7f76:	4684      	mov	ip, r0
    7f78:	2a00      	cmp	r2, #0
    7f7a:	d014      	beq.n	7fa6 <__gesf2+0x56>
    7f7c:	2800      	cmp	r0, #0
    7f7e:	d120      	bne.n	7fc2 <__gesf2+0x72>
    7f80:	428e      	cmp	r6, r1
    7f82:	d117      	bne.n	7fb4 <__gesf2+0x64>
    7f84:	4293      	cmp	r3, r2
    7f86:	dc15      	bgt.n	7fb4 <__gesf2+0x64>
    7f88:	db04      	blt.n	7f94 <__gesf2+0x44>
    7f8a:	42ac      	cmp	r4, r5
    7f8c:	d812      	bhi.n	7fb4 <__gesf2+0x64>
    7f8e:	2000      	movs	r0, #0
    7f90:	42ac      	cmp	r4, r5
    7f92:	d212      	bcs.n	7fba <__gesf2+0x6a>
    7f94:	4270      	negs	r0, r6
    7f96:	4170      	adcs	r0, r6
    7f98:	4240      	negs	r0, r0
    7f9a:	2301      	movs	r3, #1
    7f9c:	4318      	orrs	r0, r3
    7f9e:	e00c      	b.n	7fba <__gesf2+0x6a>
    7fa0:	2a00      	cmp	r2, #0
    7fa2:	d1ed      	bne.n	7f80 <__gesf2+0x30>
    7fa4:	4694      	mov	ip, r2
    7fa6:	426f      	negs	r7, r5
    7fa8:	416f      	adcs	r7, r5
    7faa:	4660      	mov	r0, ip
    7fac:	2800      	cmp	r0, #0
    7fae:	d105      	bne.n	7fbc <__gesf2+0x6c>
    7fb0:	2f00      	cmp	r7, #0
    7fb2:	d0e5      	beq.n	7f80 <__gesf2+0x30>
    7fb4:	4270      	negs	r0, r6
    7fb6:	2301      	movs	r3, #1
    7fb8:	4318      	orrs	r0, r3
    7fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7fbc:	2000      	movs	r0, #0
    7fbe:	2f00      	cmp	r7, #0
    7fc0:	d1fb      	bne.n	7fba <__gesf2+0x6a>
    7fc2:	4248      	negs	r0, r1
    7fc4:	4148      	adcs	r0, r1
    7fc6:	4240      	negs	r0, r0
    7fc8:	2301      	movs	r3, #1
    7fca:	4318      	orrs	r0, r3
    7fcc:	e7f5      	b.n	7fba <__gesf2+0x6a>
    7fce:	2c00      	cmp	r4, #0
    7fd0:	d0cb      	beq.n	7f6a <__gesf2+0x1a>
    7fd2:	2002      	movs	r0, #2
    7fd4:	4240      	negs	r0, r0
    7fd6:	e7f0      	b.n	7fba <__gesf2+0x6a>
    7fd8:	2d00      	cmp	r5, #0
    7fda:	d0c8      	beq.n	7f6e <__gesf2+0x1e>
    7fdc:	e7f9      	b.n	7fd2 <__gesf2+0x82>
    7fde:	46c0      	nop			; (mov r8, r8)

00007fe0 <__lesf2>:
    7fe0:	024a      	lsls	r2, r1, #9
    7fe2:	0243      	lsls	r3, r0, #9
    7fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fe6:	0a5c      	lsrs	r4, r3, #9
    7fe8:	0a55      	lsrs	r5, r2, #9
    7fea:	0043      	lsls	r3, r0, #1
    7fec:	004a      	lsls	r2, r1, #1
    7fee:	0e1b      	lsrs	r3, r3, #24
    7ff0:	0fc6      	lsrs	r6, r0, #31
    7ff2:	0e12      	lsrs	r2, r2, #24
    7ff4:	0fc9      	lsrs	r1, r1, #31
    7ff6:	2bff      	cmp	r3, #255	; 0xff
    7ff8:	d027      	beq.n	804a <__lesf2+0x6a>
    7ffa:	2aff      	cmp	r2, #255	; 0xff
    7ffc:	d029      	beq.n	8052 <__lesf2+0x72>
    7ffe:	2b00      	cmp	r3, #0
    8000:	d010      	beq.n	8024 <__lesf2+0x44>
    8002:	2a00      	cmp	r2, #0
    8004:	d115      	bne.n	8032 <__lesf2+0x52>
    8006:	4694      	mov	ip, r2
    8008:	426f      	negs	r7, r5
    800a:	416f      	adcs	r7, r5
    800c:	4660      	mov	r0, ip
    800e:	2800      	cmp	r0, #0
    8010:	d015      	beq.n	803e <__lesf2+0x5e>
    8012:	2000      	movs	r0, #0
    8014:	2f00      	cmp	r7, #0
    8016:	d104      	bne.n	8022 <__lesf2+0x42>
    8018:	4248      	negs	r0, r1
    801a:	4148      	adcs	r0, r1
    801c:	4240      	negs	r0, r0
    801e:	2301      	movs	r3, #1
    8020:	4318      	orrs	r0, r3
    8022:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8024:	4260      	negs	r0, r4
    8026:	4160      	adcs	r0, r4
    8028:	4684      	mov	ip, r0
    802a:	2a00      	cmp	r2, #0
    802c:	d0ec      	beq.n	8008 <__lesf2+0x28>
    802e:	2800      	cmp	r0, #0
    8030:	d1f2      	bne.n	8018 <__lesf2+0x38>
    8032:	428e      	cmp	r6, r1
    8034:	d011      	beq.n	805a <__lesf2+0x7a>
    8036:	4270      	negs	r0, r6
    8038:	2301      	movs	r3, #1
    803a:	4318      	orrs	r0, r3
    803c:	e7f1      	b.n	8022 <__lesf2+0x42>
    803e:	2f00      	cmp	r7, #0
    8040:	d0f7      	beq.n	8032 <__lesf2+0x52>
    8042:	4270      	negs	r0, r6
    8044:	2301      	movs	r3, #1
    8046:	4318      	orrs	r0, r3
    8048:	e7eb      	b.n	8022 <__lesf2+0x42>
    804a:	2002      	movs	r0, #2
    804c:	2c00      	cmp	r4, #0
    804e:	d1e8      	bne.n	8022 <__lesf2+0x42>
    8050:	e7d3      	b.n	7ffa <__lesf2+0x1a>
    8052:	2002      	movs	r0, #2
    8054:	2d00      	cmp	r5, #0
    8056:	d1e4      	bne.n	8022 <__lesf2+0x42>
    8058:	e7d1      	b.n	7ffe <__lesf2+0x1e>
    805a:	4293      	cmp	r3, r2
    805c:	dceb      	bgt.n	8036 <__lesf2+0x56>
    805e:	db04      	blt.n	806a <__lesf2+0x8a>
    8060:	42ac      	cmp	r4, r5
    8062:	d8e8      	bhi.n	8036 <__lesf2+0x56>
    8064:	2000      	movs	r0, #0
    8066:	42ac      	cmp	r4, r5
    8068:	d2db      	bcs.n	8022 <__lesf2+0x42>
    806a:	4270      	negs	r0, r6
    806c:	4170      	adcs	r0, r6
    806e:	4240      	negs	r0, r0
    8070:	2301      	movs	r3, #1
    8072:	4318      	orrs	r0, r3
    8074:	e7d5      	b.n	8022 <__lesf2+0x42>
    8076:	46c0      	nop			; (mov r8, r8)
    8078:	0000033e 	.word	0x0000033e
    807c:	00000588 	.word	0x00000588
    8080:	00000588 	.word	0x00000588
    8084:	00000588 	.word	0x00000588
    8088:	00000588 	.word	0x00000588
    808c:	00000588 	.word	0x00000588
    8090:	00000588 	.word	0x00000588
    8094:	00000588 	.word	0x00000588
    8098:	00000588 	.word	0x00000588
    809c:	00000588 	.word	0x00000588
    80a0:	00000588 	.word	0x00000588
    80a4:	00000588 	.word	0x00000588
    80a8:	00000588 	.word	0x00000588
    80ac:	00000588 	.word	0x00000588
    80b0:	00000588 	.word	0x00000588
    80b4:	00000588 	.word	0x00000588
    80b8:	00000326 	.word	0x00000326
    80bc:	00000588 	.word	0x00000588
    80c0:	00000588 	.word	0x00000588
    80c4:	00000588 	.word	0x00000588
    80c8:	00000588 	.word	0x00000588
    80cc:	00000588 	.word	0x00000588
    80d0:	00000588 	.word	0x00000588
    80d4:	00000588 	.word	0x00000588
    80d8:	00000588 	.word	0x00000588
    80dc:	00000588 	.word	0x00000588
    80e0:	00000588 	.word	0x00000588
    80e4:	00000588 	.word	0x00000588
    80e8:	00000588 	.word	0x00000588
    80ec:	00000588 	.word	0x00000588
    80f0:	00000588 	.word	0x00000588
    80f4:	00000588 	.word	0x00000588
    80f8:	00000336 	.word	0x00000336
    80fc:	00000588 	.word	0x00000588
    8100:	00000588 	.word	0x00000588
    8104:	00000588 	.word	0x00000588
    8108:	00000588 	.word	0x00000588
    810c:	00000588 	.word	0x00000588
    8110:	00000588 	.word	0x00000588
    8114:	00000588 	.word	0x00000588
    8118:	00000588 	.word	0x00000588
    811c:	00000588 	.word	0x00000588
    8120:	00000588 	.word	0x00000588
    8124:	00000588 	.word	0x00000588
    8128:	00000588 	.word	0x00000588
    812c:	00000588 	.word	0x00000588
    8130:	00000588 	.word	0x00000588
    8134:	00000588 	.word	0x00000588
    8138:	0000032e 	.word	0x0000032e
    813c:	0000030e 	.word	0x0000030e
    8140:	00000346 	.word	0x00000346
    8144:	0000031e 	.word	0x0000031e
    8148:	00000316 	.word	0x00000316
    814c:	00000002 	.word	0x00000002
    8150:	00000003 	.word	0x00000003
    8154:	0000ffff 	.word	0x0000ffff
    8158:	0000ffff 	.word	0x0000ffff
    815c:	00000004 	.word	0x00000004
    8160:	00000005 	.word	0x00000005
    8164:	00000006 	.word	0x00000006
    8168:	00000007 	.word	0x00000007
    816c:	0000ffff 	.word	0x0000ffff
    8170:	0000ffff 	.word	0x0000ffff
    8174:	0000ffff 	.word	0x0000ffff
    8178:	0000ffff 	.word	0x0000ffff
    817c:	0000ffff 	.word	0x0000ffff
    8180:	0000ffff 	.word	0x0000ffff
    8184:	0000ffff 	.word	0x0000ffff
    8188:	0000ffff 	.word	0x0000ffff
    818c:	00000008 	.word	0x00000008
    8190:	00000009 	.word	0x00000009
    8194:	0000000a 	.word	0x0000000a
    8198:	0000000b 	.word	0x0000000b
    819c:	42000800 	.word	0x42000800
    81a0:	42000c00 	.word	0x42000c00
    81a4:	42001000 	.word	0x42001000
    81a8:	42001400 	.word	0x42001400
    81ac:	0c0b0a09 	.word	0x0c0b0a09
    81b0:	00001650 	.word	0x00001650
    81b4:	000016ac 	.word	0x000016ac
    81b8:	000016ac 	.word	0x000016ac
    81bc:	0000164a 	.word	0x0000164a
    81c0:	0000164a 	.word	0x0000164a
    81c4:	00001666 	.word	0x00001666
    81c8:	00001656 	.word	0x00001656
    81cc:	0000166c 	.word	0x0000166c
    81d0:	0000169a 	.word	0x0000169a
    81d4:	000017b4 	.word	0x000017b4
    81d8:	00001820 	.word	0x00001820
    81dc:	00001820 	.word	0x00001820
    81e0:	00001794 	.word	0x00001794
    81e4:	000017a6 	.word	0x000017a6
    81e8:	000017c2 	.word	0x000017c2
    81ec:	00001798 	.word	0x00001798
    81f0:	000017d0 	.word	0x000017d0
    81f4:	00001810 	.word	0x00001810
    81f8:	42002c00 	.word	0x42002c00
    81fc:	42003000 	.word	0x42003000
    8200:	42003400 	.word	0x42003400
    8204:	001c1c1b 	.word	0x001c1c1b
    8208:	10000800 	.word	0x10000800
    820c:	00002000 	.word	0x00002000
    8210:	4f5b063f 	.word	0x4f5b063f
    8214:	077d6d66 	.word	0x077d6d66
    8218:	0000677f 	.word	0x0000677f

0000821c <tc_interrupt_vectors.13243>:
    821c:	00141312 216f6f77 69642021 61207073     ....woo!! disp a
    822c:	66252074 00000d0a 20636461 66332e25     t %f....adc %.3f
    823c:	00000d0a 00000043                       ....C...

00008244 <_global_impure_ptr>:
    8244:	20000014 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    8254:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    8264:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    8274:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    8284:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    8294:	614e0079 0000004e                       y.NaN...

0000829c <__sf_fake_stdin>:
	...

000082bc <__sf_fake_stdout>:
	...

000082dc <__sf_fake_stderr>:
	...
    82fc:	49534f50 002e0058 00000000              POSIX.......

00008308 <__mprec_tens>:
    8308:	00000000 3ff00000 00000000 40240000     .......?......$@
    8318:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8328:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8338:	00000000 412e8480 00000000 416312d0     .......A......cA
    8348:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8358:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8368:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8378:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8388:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8398:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    83a8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    83b8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    83c8:	79d99db4 44ea7843                       ...yCx.D

000083d0 <__mprec_bigtens>:
    83d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    83e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    83f0:	7f73bf3c 75154fdd                       <.s..O.u

000083f8 <p05.5281>:
    83f8:	00000005 00000019 0000007d 000058cc     ........}....X..
    8408:	0000587e 000058ac 00005806 000058ac     ~X...X...X...X..
    8418:	000058a2 000058ac 00005806 0000587e     .X...X...X..~X..
    8428:	0000587e 000058a2 00005806 000057fe     ~X...X...X...W..
    8438:	000057fe 000057fe 000058b2 00005af4     .W...W...X...Z..
    8448:	00005aee 00005aee 00005ae4 00005a44     .Z...Z...Z..DZ..
    8458:	00005a44 00005ada 00005ae4 00005a44     DZ...Z...Z..DZ..
    8468:	00005ada 00005a44 00005ae4 00005a42     .Z..DZ...Z..BZ..
    8478:	00005a42 00005a42 00005b7c 000068d0     BZ..BZ..|[...h..
    8488:	0000686c 000068b4 0000679a 000068b4     lh...h...g...h..
    8498:	000068a8 000068b4 0000679a 0000686c     .h...h...g..lh..
    84a8:	0000686c 000068a8 0000679a 00006790     lh...h...g...g..
    84b8:	00006790 00006790 00006af4 000071a0     .g...g...j...q..
    84c8:	0000738e 0000738e 00007180 0000706a     .s...s...q..jp..
    84d8:	0000706a 00007172 00007180 0000706a     jp..rq...q..jp..
    84e8:	00007172 0000706a 00007180 00007068     rq..jp...q..hp..
    84f8:	00007068 00007068 00007396              hp..hp...s..

00008504 <_init>:
    8504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8506:	46c0      	nop			; (mov r8, r8)
    8508:	bcf8      	pop	{r3, r4, r5, r6, r7}
    850a:	bc08      	pop	{r3}
    850c:	469e      	mov	lr, r3
    850e:	4770      	bx	lr

00008510 <__init_array_start>:
    8510:	000000d9 	.word	0x000000d9

00008514 <_fini>:
    8514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8516:	46c0      	nop			; (mov r8, r8)
    8518:	bcf8      	pop	{r3, r4, r5, r6, r7}
    851a:	bc08      	pop	{r3}
    851c:	469e      	mov	lr, r3
    851e:	4770      	bx	lr

00008520 <__fini_array_start>:
    8520:	000000b1 	.word	0x000000b1
