/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : vlp_uds_ctrl.h
//[Revision time]   : Thu Jul 14 20:40:33 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __VLP_UDS_CTRL_REGS_H__
#define __VLP_UDS_CTRL_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     VLP_UDS_CTRL CR Definitions                     
//
//****************************************************************************

#define VLP_UDS_CTRL_BASE                                      0x70003000

#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR                      (VLP_UDS_CTRL_BASE + 0x000) // 3000
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR                      (VLP_UDS_CTRL_BASE + 0x004) // 3004
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR                      (VLP_UDS_CTRL_BASE + 0x008) // 3008
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_ADDR                      (VLP_UDS_CTRL_BASE + 0x00C) // 300C
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR                      (VLP_UDS_CTRL_BASE + 0x010) // 3010
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_ADDR                      (VLP_UDS_CTRL_BASE + 0x014) // 3014
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL6_ADDR                      (VLP_UDS_CTRL_BASE + 0x018) // 3018
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL7_ADDR                      (VLP_UDS_CTRL_BASE + 0x01c) // 301C
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_ADDR                      (VLP_UDS_CTRL_BASE + 0x020) // 3020
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR                      (VLP_UDS_CTRL_BASE + 0x024) // 3024
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL10_ADDR                     (VLP_UDS_CTRL_BASE + 0x028) // 3028
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_ADDR                     (VLP_UDS_CTRL_BASE + 0x030) // 3030
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL13_ADDR                     (VLP_UDS_CTRL_BASE + 0x034) // 3034
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_ADDR                     (VLP_UDS_CTRL_BASE + 0x038) // 3038
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR                        (VLP_UDS_CTRL_BASE + 0x100) // 3100
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR                   (VLP_UDS_CTRL_BASE + 0x300) // 3300
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_ADDR                   (VLP_UDS_CTRL_BASE + 0x304) // 3304
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR                      (VLP_UDS_CTRL_BASE + 0x400) // 3400
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_ADDR                      (VLP_UDS_CTRL_BASE + 0x404) // 3404




/* =====================================================================================

  ---CBTOP_UDS_CTRL0 (0x70003000 + 0x000)---

    CR_TOP_ACTIVE[0]             - (RW) CBTOP_ACTIVE
                                     0: cbtop not active when sleep(deep sleep)
                                     1 : cbtop  active when sleep(legacy sleep)
    CR_TOP_HW_CTRL[1]            - (RW) HW Control
                                     0 : disable slp ctrl
                                     1 : enable slp ctrl
    CR_SLP_RS_EN[2]              - (RW) cr_slp_rs_en
                                     0 :  disable cr_slp_rs_en (for cmdbt)
                                     1 :  enable cr_slp_rs_en (for cmdbt)
    CR_SLP_BK_EN[3]              - (RW) cr_slp_bk_en
                                     0 :  disable cr_slp_bk_en (for cmdbt)
                                     1 :  enable cr_slp_bk_en (for cmdbt)
    CR_RS_DONE_SYNC[4]           - (RW) 0 :cmdbt rs done signal not sync 2T to f32k domain FSM
                                     1 : cmdbt rs done signal will sync 2T to f32k domain FSM
    CR_BK_DONE_SYNC[5]           - (RW) 0 :cmdbt bk done signal not sync 2T to f32k domain FSM
                                     1 : cmdbt bk done signal will sync 2T to f32k domain FSM
    CR_VLP_F32K_SOURCE_SEL[7..6] - (RW) 2b'00 : bg_32k
                                     2'b01 : ext32k
                                     2'b10 : int_div_32k
                                     2'b11 : adie_32k
    CR_ADIE_UDS_RDY_MASK[8]      - (RW) 0 : top sleep FSM monitor adie_uds_rdy
                                     1 : top sleep FSM sleep bypass adie_uds_rdy
    CR_TOP_IO_LAT_BYPASS[9]      - (RW) 0 : top sleep FSM do IO value latch and iso
                                     1 :top sleep FSM bypass IO value latch and iso
    CR_TOP_AO_RS_BYPASS[10]      - (RW) 0 : top sleep FSM do AO domain CR restore
                                     1 :top sleep FSM bypass AO domain CR restore
    CR_TOP_AO_BK_BYPASS[11]      - (RW) 0 : top sleep FSM do AO domain CR backup
                                     1 :top sleep FSM bypass AO domain CR backup
    CR_UDS_ELS_EN[12]            - (RW) 0 : top sleep FSM bypass AO domain ISO
                                     1 :top sleep FSM enable AO domain ISO
    CR_TOP_AON_RST_EN[13]        - (RW) 0 : top sleep FSM bypass AO domain RST
                                     1 :top sleep FSM enable AO domain RST
    CR_PMIC_UDS_EN_EN[14]        - (RW) 0 : top sleep FSM bypass PMIC uds mode
                                     1 : top sleep FSM enable PMIC uds mode
    CR_UDS_AIP_RST_EN[15]        - (RW) 0 : top sleep FSM bypass AIP reset
                                     1 : top sleep FSM enable AIP reset
    CR_TOP_ULPOSC_REQ_FORCE[16]  - (RW) 0: top ulposc req pull low when sleep
                                     1: force top ulposc req pull high when sleep
    CR_ADIE_UDS_RDY_SYNC[17]     - (RW) 0: top sleep FSM wait adie_uds_rdy without sync at state RST_STAT
                                     1: top sleep FSM wait adie_uds_rdy at state CMDBT_BK
    CR_EFUSE_S2P_RDY_BYPASS[18]  - (RW) 0: top sleep FSM wait efuse_s2p_rdy at state CMDBT_RS
                                     1: top sleep FSM bypass efuse_s2p_rdy
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_EFUSE_S2P_RDY_BYPASS_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_EFUSE_S2P_RDY_BYPASS_MASK 0x00040000                // CR_EFUSE_S2P_RDY_BYPASS[18]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_EFUSE_S2P_RDY_BYPASS_SHFT 18
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_SYNC_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_SYNC_MASK 0x00020000                // CR_ADIE_UDS_RDY_SYNC[17]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_SYNC_SHFT 17
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ULPOSC_REQ_FORCE_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ULPOSC_REQ_FORCE_MASK 0x00010000                // CR_TOP_ULPOSC_REQ_FORCE[16]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ULPOSC_REQ_FORCE_SHFT 16
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_AIP_RST_EN_ADDR    VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_AIP_RST_EN_MASK    0x00008000                // CR_UDS_AIP_RST_EN[15]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_AIP_RST_EN_SHFT    15
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_PMIC_UDS_EN_EN_ADDR    VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_PMIC_UDS_EN_EN_MASK    0x00004000                // CR_PMIC_UDS_EN_EN[14]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_PMIC_UDS_EN_EN_SHFT    14
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AON_RST_EN_ADDR    VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AON_RST_EN_MASK    0x00002000                // CR_TOP_AON_RST_EN[13]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AON_RST_EN_SHFT    13
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_ELS_EN_ADDR        VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_ELS_EN_MASK        0x00001000                // CR_UDS_ELS_EN[12]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_UDS_ELS_EN_SHFT        12
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_BK_BYPASS_ADDR  VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_BK_BYPASS_MASK  0x00000800                // CR_TOP_AO_BK_BYPASS[11]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_BK_BYPASS_SHFT  11
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_RS_BYPASS_ADDR  VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_RS_BYPASS_MASK  0x00000400                // CR_TOP_AO_RS_BYPASS[10]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_AO_RS_BYPASS_SHFT  10
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_IO_LAT_BYPASS_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_IO_LAT_BYPASS_MASK 0x00000200                // CR_TOP_IO_LAT_BYPASS[9]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_IO_LAT_BYPASS_SHFT 9
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_MASK_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_MASK_MASK 0x00000100                // CR_ADIE_UDS_RDY_MASK[8]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_ADIE_UDS_RDY_MASK_SHFT 8
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_VLP_F32K_SOURCE_SEL_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_VLP_F32K_SOURCE_SEL_MASK 0x000000C0                // CR_VLP_F32K_SOURCE_SEL[7..6]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_VLP_F32K_SOURCE_SEL_SHFT 6
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_BK_DONE_SYNC_ADDR      VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_BK_DONE_SYNC_MASK      0x00000020                // CR_BK_DONE_SYNC[5]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_BK_DONE_SYNC_SHFT      5
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_RS_DONE_SYNC_ADDR      VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_RS_DONE_SYNC_MASK      0x00000010                // CR_RS_DONE_SYNC[4]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_RS_DONE_SYNC_SHFT      4
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_BK_EN_ADDR         VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_BK_EN_MASK         0x00000008                // CR_SLP_BK_EN[3]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_BK_EN_SHFT         3
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_RS_EN_ADDR         VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_RS_EN_MASK         0x00000004                // CR_SLP_RS_EN[2]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_SLP_RS_EN_SHFT         2
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_HW_CTRL_ADDR       VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_HW_CTRL_MASK       0x00000002                // CR_TOP_HW_CTRL[1]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_HW_CTRL_SHFT       1
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ACTIVE_ADDR        VLP_UDS_CTRL_CBTOP_UDS_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ACTIVE_MASK        0x00000001                // CR_TOP_ACTIVE[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL0_CR_TOP_ACTIVE_SHFT        0

/* =====================================================================================

  ---CBTOP_UDS_CTRL1 (0x70003000 + 0x004)---

    CR_CONNSYS_UDS_POWR_OFF_TOP_EN[0] - (RW) CONNSYS UDS Power Off Cbtop Enable
                                     0 : CONNSYS UDS can not let cbtop enter sleep
                                     1 : CONNSYS UDS can let cbtop enter sleep
    CR_CB_INFRA_POWR_OFF_TOP_EN[1] - (RW) CB_INFRA Power Off Cbtop Enable
                                     0 : can not let cbtop enter sleep
                                     1 : can let cbtop enter sleep
    CR_CONNSYS_DSLP_POWR_OFF_TOP_EN[2] - (RW) CONNSYS DSLP Power Off Cbtop Enable
                                     0 : CONNSYS DSLP can not let cbtop enter sleep
                                     1 : CONNSYS DSLP can let cbtop enter sleep
    RESERVED3[3]                 - (RO) Reserved bits
    CR_CONN_PREVENT_SLP_POWER_OFF_TOP_EN[4] - (RW) PREVENT_SLP Power Off Cbtop Enable
                                     0 : can not let cbtop enter sleep
                                     1 : can let cbtop enter sleep
    CR_XO_REQ_POWER_OFF_TOP_EN[5] - (RW) XO_REQ cmd Power Off Cbtop Enable
                                     0 : PLL_SW_REQ cmd can not let cbtop enter sleep
                                     1 : PLL_SW_REQ cmd can let cbtop enter sleep
    RESERVED6[6]                 - (RO) Reserved bits
    CR_TOP_POWER_OFF_TOP_EN[7]   - (RW) TOP Power Off Cbtop Enable
                                     0 : TOP can not let cbtop enter sleep
                                     1 : TOP can let cbtop enter sleep
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_TOP_POWER_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_TOP_POWER_OFF_TOP_EN_MASK 0x00000080                // CR_TOP_POWER_OFF_TOP_EN[7]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_TOP_POWER_OFF_TOP_EN_SHFT 7
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_XO_REQ_POWER_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_XO_REQ_POWER_OFF_TOP_EN_MASK 0x00000020                // CR_XO_REQ_POWER_OFF_TOP_EN[5]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_XO_REQ_POWER_OFF_TOP_EN_SHFT 5
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONN_PREVENT_SLP_POWER_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONN_PREVENT_SLP_POWER_OFF_TOP_EN_MASK 0x00000010                // CR_CONN_PREVENT_SLP_POWER_OFF_TOP_EN[4]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONN_PREVENT_SLP_POWER_OFF_TOP_EN_SHFT 4
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_DSLP_POWR_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_DSLP_POWR_OFF_TOP_EN_MASK 0x00000004                // CR_CONNSYS_DSLP_POWR_OFF_TOP_EN[2]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_DSLP_POWR_OFF_TOP_EN_SHFT 2
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CB_INFRA_POWR_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CB_INFRA_POWR_OFF_TOP_EN_MASK 0x00000002                // CR_CB_INFRA_POWR_OFF_TOP_EN[1]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CB_INFRA_POWR_OFF_TOP_EN_SHFT 1
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_UDS_POWR_OFF_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_UDS_POWR_OFF_TOP_EN_MASK 0x00000001                // CR_CONNSYS_UDS_POWR_OFF_TOP_EN[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL1_CR_CONNSYS_UDS_POWR_OFF_TOP_EN_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL2 (0x70003000 + 0x008)---

    CR_CONNSYS_UDS_POWR_ON_TOP_EN[0] - (RW) CONNSYS UDS Power On Cbtop Enable
                                     0 : CONNSYS UDS can not wake cbtop
                                     1 : CONNSYS UDS can wake cbtop
    CR_CB_INFRA_POWR_ON_TOP_EN[1] - (RW) CB_INFRA Power On Cbtop Enable
                                     0 : CB_INFRA can not wake cbtop
                                     1 : CB_INFRA can wake cbtop
    CR_CONNSYS_DSLP_POWR_ON_TOP_EN[2] - (RW) CONNSYS DSLP Power On Cbtop Enable
                                     0 : CB_INFRA can not wake cbtop
                                     1 : CB_INFRA can wake cbtop
    RESERVED3[4..3]              - (RO) Reserved bits
    CR_XO_REQ_POWER_ON_TOP_EN[5] - (RW) XO_REQ Power On Cbtop Enable
                                     0 : can not wake cbtop
                                     1 : can wake cbtop
    RESERVED6[6]                 - (RO) Reserved bits
    CR_TOP_POWER_ON_TOP_EN[7]    - (RW) TOP Power On Cbtop Enable
                                     0 : TOP can not wake cbtop
                                     1 : TOP can wake cbtop
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_TOP_POWER_ON_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_TOP_POWER_ON_TOP_EN_MASK 0x00000080                // CR_TOP_POWER_ON_TOP_EN[7]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_TOP_POWER_ON_TOP_EN_SHFT 7
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_XO_REQ_POWER_ON_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_XO_REQ_POWER_ON_TOP_EN_MASK 0x00000020                // CR_XO_REQ_POWER_ON_TOP_EN[5]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_XO_REQ_POWER_ON_TOP_EN_SHFT 5
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_DSLP_POWR_ON_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_DSLP_POWR_ON_TOP_EN_MASK 0x00000004                // CR_CONNSYS_DSLP_POWR_ON_TOP_EN[2]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_DSLP_POWR_ON_TOP_EN_SHFT 2
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CB_INFRA_POWR_ON_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CB_INFRA_POWR_ON_TOP_EN_MASK 0x00000002                // CR_CB_INFRA_POWR_ON_TOP_EN[1]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CB_INFRA_POWR_ON_TOP_EN_SHFT 1
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_UDS_POWR_ON_TOP_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL2_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_UDS_POWR_ON_TOP_EN_MASK 0x00000001                // CR_CONNSYS_UDS_POWR_ON_TOP_EN[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL2_CR_CONNSYS_UDS_POWR_ON_TOP_EN_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL3 (0x70003000 + 0x00C)---

    CR_TOP_SLP_FSM_TIMEOUT_EN[7..0] - (RW) FSM1~8 TIMEOUT_EN
    CR_ADIE_UDS_TIMEOUT_SET[11..8] - (RW)  xxx 
    CR_ADIE_UDS_TIMEOUT_EN[12]   - (RW)  xxx 
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL3_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_EN_MASK 0x00001000                // CR_ADIE_UDS_TIMEOUT_EN[12]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_EN_SHFT 12
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_SET_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL3_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_SET_MASK 0x00000F00                // CR_ADIE_UDS_TIMEOUT_SET[11..8]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_ADIE_UDS_TIMEOUT_SET_SHFT 8
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_TOP_SLP_FSM_TIMEOUT_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL3_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_TOP_SLP_FSM_TIMEOUT_EN_MASK 0x000000FF                // CR_TOP_SLP_FSM_TIMEOUT_EN[7..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL3_CR_TOP_SLP_FSM_TIMEOUT_EN_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL4 (0x70003000 + 0x010)---

    CR_TOP_VON_BK_TIMEOUT[3..0]  - (RW)  xxx 
    CR_ULPOSC_OFF_TIMEOUT[7..4]  - (RW)  xxx 
    CR_RST_STAT_TIMEOUT[11..8]   - (RW)  xxx 
    CR_PMIC_IN_UDS_TIMEOUT[15..12] - (RW)  xxx 
    CR_PMIC_EXT_UDS_TIMEOUT[19..16] - (RW)  xxx 
    CR_DIS_RST_STAT_TIMEOUT[23..20] - (RW)  xxx 
    CR_ULPOSC_ON_TIMEOUT[27..24] - (RW)  xxx 
    CR_TOP_VON_RS_TIMEOUT[31..28] - (RW)  xxx 

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_RS_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_RS_TIMEOUT_MASK 0xF0000000                // CR_TOP_VON_RS_TIMEOUT[31..28]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_RS_TIMEOUT_SHFT 28
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_ON_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_ON_TIMEOUT_MASK 0x0F000000                // CR_ULPOSC_ON_TIMEOUT[27..24]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_ON_TIMEOUT_SHFT 24
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_DIS_RST_STAT_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_DIS_RST_STAT_TIMEOUT_MASK 0x00F00000                // CR_DIS_RST_STAT_TIMEOUT[23..20]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_DIS_RST_STAT_TIMEOUT_SHFT 20
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_EXT_UDS_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_EXT_UDS_TIMEOUT_MASK 0x000F0000                // CR_PMIC_EXT_UDS_TIMEOUT[19..16]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_EXT_UDS_TIMEOUT_SHFT 16
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_IN_UDS_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_IN_UDS_TIMEOUT_MASK 0x0000F000                // CR_PMIC_IN_UDS_TIMEOUT[15..12]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_PMIC_IN_UDS_TIMEOUT_SHFT 12
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_RST_STAT_TIMEOUT_ADDR  VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_RST_STAT_TIMEOUT_MASK  0x00000F00                // CR_RST_STAT_TIMEOUT[11..8]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_RST_STAT_TIMEOUT_SHFT  8
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_OFF_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_OFF_TIMEOUT_MASK 0x000000F0                // CR_ULPOSC_OFF_TIMEOUT[7..4]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_ULPOSC_OFF_TIMEOUT_SHFT 4
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_BK_TIMEOUT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL4_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_BK_TIMEOUT_MASK 0x0000000F                // CR_TOP_VON_BK_TIMEOUT[3..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL4_CR_TOP_VON_BK_TIMEOUT_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL5 (0x70003000 + 0x014)---

    cr_slp_cnt[11..0]            - (RO) count times of cbtop slp
    RESERVED12[13..12]           - (RO) Reserved bits
    cr_slp_period_en[14]         - (RW) 0 : Disable slp_period counter
                                     1 : Enable slp_period counter
    cr_slp_cnt_en[15]            - (RW) 0 : Disable slp_times counter
                                     1 : Enable slp_times counter
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_en_ADDR        VLP_UDS_CTRL_CBTOP_UDS_CTRL5_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_en_MASK        0x00008000                // cr_slp_cnt_en[15]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_en_SHFT        15
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_period_en_ADDR     VLP_UDS_CTRL_CBTOP_UDS_CTRL5_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_period_en_MASK     0x00004000                // cr_slp_period_en[14]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_period_en_SHFT     14
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_ADDR           VLP_UDS_CTRL_CBTOP_UDS_CTRL5_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_MASK           0x00000FFF                // cr_slp_cnt[11..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL5_cr_slp_cnt_SHFT           0

/* =====================================================================================

  ---CBTOP_UDS_CTRL6 (0x70003000 + 0x018)---

    cr_slp_period[31..0]         - (RO) count the total period cbtop enter slp

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL6_cr_slp_period_ADDR        VLP_UDS_CTRL_CBTOP_UDS_CTRL6_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL6_cr_slp_period_MASK        0xFFFFFFFF                // cr_slp_period[31..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL6_cr_slp_period_SHFT        0

/* =====================================================================================

  ---CBTOP_UDS_CTRL7 (0x70003000 + 0x01c)---

    cr_cbtop_slp_rsv2[31..0]     - (RW)  xxx 

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL7_cr_cbtop_slp_rsv2_ADDR    VLP_UDS_CTRL_CBTOP_UDS_CTRL7_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL7_cr_cbtop_slp_rsv2_MASK    0xFFFFFFFF                // cr_cbtop_slp_rsv2[31..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL7_cr_cbtop_slp_rsv2_SHFT    0

/* =====================================================================================

  ---CBTOP_UDS_CTRL8 (0x70003000 + 0x020)---

    CR_TOP_UDS_CTRL_DEBUG_SEL_0[7..0] - (RW)  xxx 
    CR_TOP_UDS_CTRL_DEBUG_SEL_1[15..8] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_1_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL8_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_1_MASK 0x0000FF00                // CR_TOP_UDS_CTRL_DEBUG_SEL_1[15..8]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_1_SHFT 8
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_0_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL8_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_0_MASK 0x000000FF                // CR_TOP_UDS_CTRL_DEBUG_SEL_0[7..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL8_CR_TOP_UDS_CTRL_DEBUG_SEL_0_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL9 (0x70003000 + 0x024)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_CBTOP_SYSRAM_SWCTL_ISOINT[24] - (RW)  xxx 
    CR_CBTOP_SYSRAM_SWCTL_SLP[25] - (RW)  xxx 
    CR_CBTOP_SYSRAM_SWCTL_PDN[26] - (RW)  xxx 
    CR_CBTOP_SYSRAM_HWCTL_SLP[27] - (RW)  xxx 
    CR_CBTOP_SYSRAM_HWCTL_PDN[28] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_PDN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_PDN_MASK 0x10000000                // CR_CBTOP_SYSRAM_HWCTL_PDN[28]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_PDN_SHFT 28
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_SLP_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_SLP_MASK 0x08000000                // CR_CBTOP_SYSRAM_HWCTL_SLP[27]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_HWCTL_SLP_SHFT 27
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_PDN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_PDN_MASK 0x04000000                // CR_CBTOP_SYSRAM_SWCTL_PDN[26]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_PDN_SHFT 26
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_SLP_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_SLP_MASK 0x02000000                // CR_CBTOP_SYSRAM_SWCTL_SLP[25]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_SLP_SHFT 25
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_ISOINT_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL9_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_ISOINT_MASK 0x01000000                // CR_CBTOP_SYSRAM_SWCTL_ISOINT[24]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL9_CR_CBTOP_SYSRAM_SWCTL_ISOINT_SHFT 24

/* =====================================================================================

  ---CBTOP_UDS_CTRL10 (0x70003000 + 0x028)---

    CR_ULPOSC_CALI_VALUE_LATCH[0] - (RW) 1 : Latch ULPOSC calibration value to VLP register
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL10_CR_ULPOSC_CALI_VALUE_LATCH_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL10_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL10_CR_ULPOSC_CALI_VALUE_LATCH_MASK 0x00000001                // CR_ULPOSC_CALI_VALUE_LATCH[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL10_CR_ULPOSC_CALI_VALUE_LATCH_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL12 (0x70003000 + 0x030)---

    CBTOP_SYSRAM_RSV[15..0]      - (RO)  xxx 
    CBTOP_SYSRAM_REPAIR_EFUSE_REG[31..16] - (RW)  xxx 

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_REPAIR_EFUSE_REG_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL12_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_REPAIR_EFUSE_REG_MASK 0xFFFF0000                // CBTOP_SYSRAM_REPAIR_EFUSE_REG[31..16]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_REPAIR_EFUSE_REG_SHFT 16
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_RSV_ADDR    VLP_UDS_CTRL_CBTOP_UDS_CTRL12_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_RSV_MASK    0x0000FFFF                // CBTOP_SYSRAM_RSV[15..0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL12_CBTOP_SYSRAM_RSV_SHFT    0

/* =====================================================================================

  ---CBTOP_UDS_CTRL13 (0x70003000 + 0x034)---

    CBTOP_SYSRAM_EFUSE_LATCH_BYPASS[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL13_CBTOP_SYSRAM_EFUSE_LATCH_BYPASS_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL13_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL13_CBTOP_SYSRAM_EFUSE_LATCH_BYPASS_MASK 0x00000001                // CBTOP_SYSRAM_EFUSE_LATCH_BYPASS[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL13_CBTOP_SYSRAM_EFUSE_LATCH_BYPASS_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_CTRL14 (0x70003000 + 0x038)---

    CR_MANUAL_PMIC_PALDO_LPM_EN[0] - (RW)  xxx 
    CR_MANUAL_PMIC_BUCKR_LV_EN[1] - (RW)  xxx 
    CR_MANUAL_PMIC_UDS_EN[2]     - (RW)  xxx 
    RESERVED3[30..3]             - (RO) Reserved bits
    CR_PMIC_MANUAL_MODE_EN[31]   - (RW)  xxx 

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_PMIC_MANUAL_MODE_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL14_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_PMIC_MANUAL_MODE_EN_MASK 0x80000000                // CR_PMIC_MANUAL_MODE_EN[31]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_PMIC_MANUAL_MODE_EN_SHFT 31
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_UDS_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL14_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_UDS_EN_MASK 0x00000004                // CR_MANUAL_PMIC_UDS_EN[2]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_UDS_EN_SHFT 2
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_BUCKR_LV_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL14_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_BUCKR_LV_EN_MASK 0x00000002                // CR_MANUAL_PMIC_BUCKR_LV_EN[1]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_BUCKR_LV_EN_SHFT 1
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_PALDO_LPM_EN_ADDR VLP_UDS_CTRL_CBTOP_UDS_CTRL14_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_PALDO_LPM_EN_MASK 0x00000001                // CR_MANUAL_PMIC_PALDO_LPM_EN[0]
#define VLP_UDS_CTRL_CBTOP_UDS_CTRL14_CR_MANUAL_PMIC_PALDO_LPM_EN_SHFT 0

/* =====================================================================================

  ---CBTOP_UDS_RSV (0x70003000 + 0x100)---

    CR_TOP_UDS_RSV_ECO1[7..0]    - (RW) ECO for ULPOSC restore calibration value
    CR_TOP_UDS_RSV_ECO2[9..8]    - (RW) ECO for UDS FSM PMIC_IN_UDS timeout setting
    CR_TOP_UDS_RSV_ECO3[11..10]  - (RW) ECO for UDS FSM PMIC_EXT_UDS timeout setting
    CR_TOP_UDS_RSV_ECO4[12]      - (RW) ECO for io_sleep_eco_en
    CR_TOP_UDS_RSV_ECO5[13]      - (RW) ECO for mem_eco_en
    CR_TOP_UDS_RSV_ECO6_1[14]    - (RW) ECO for mem_aociso sw control
    CR_TOP_UDS_RSV_ECO6_2[15]    - (RW) ECO for mem_aoclhenb sw control
    BG32K_REQ_WF[16]             - (RW) RG for SW use
    BG32K_REQ_BT[17]             - (RW) RG for SW use
    BG32K_REQ_ZB[18]             - (RW) RG for SW use
    CR_TOP_UDS_RSV_ECO6_3[19]    - (RW) ECO for mem_aociso/mem_aoclhenb hw/sw control
                                     0: hw control, 1: sw control
    UDS_RSV[31..20]              - (RW)  xxx 

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_UDS_RSV_ADDR                VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_UDS_RSV_MASK                0xFFF00000                // UDS_RSV[31..20]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_UDS_RSV_SHFT                20
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_3_ADDR  VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_3_MASK  0x00080000                // CR_TOP_UDS_RSV_ECO6_3[19]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_3_SHFT  19
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_ZB_ADDR           VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_ZB_MASK           0x00040000                // BG32K_REQ_ZB[18]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_ZB_SHFT           18
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_BT_ADDR           VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_BT_MASK           0x00020000                // BG32K_REQ_BT[17]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_BT_SHFT           17
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_WF_ADDR           VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_WF_MASK           0x00010000                // BG32K_REQ_WF[16]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_BG32K_REQ_WF_SHFT           16
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_2_ADDR  VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_2_MASK  0x00008000                // CR_TOP_UDS_RSV_ECO6_2[15]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_2_SHFT  15
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_1_ADDR  VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_1_MASK  0x00004000                // CR_TOP_UDS_RSV_ECO6_1[14]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO6_1_SHFT  14
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO5_ADDR    VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO5_MASK    0x00002000                // CR_TOP_UDS_RSV_ECO5[13]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO5_SHFT    13
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO4_ADDR    VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO4_MASK    0x00001000                // CR_TOP_UDS_RSV_ECO4[12]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO4_SHFT    12
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO3_ADDR    VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO3_MASK    0x00000C00                // CR_TOP_UDS_RSV_ECO3[11..10]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO3_SHFT    10
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO2_ADDR    VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO2_MASK    0x00000300                // CR_TOP_UDS_RSV_ECO2[9..8]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO2_SHFT    8
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO1_ADDR    VLP_UDS_CTRL_CBTOP_UDS_RSV_ADDR
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO1_MASK    0x000000FF                // CR_TOP_UDS_RSV_ECO1[7..0]
#define VLP_UDS_CTRL_CBTOP_UDS_RSV_CR_TOP_UDS_RSV_ECO1_SHFT    0

/* =====================================================================================

  ---CBTOP_ULPOSC_CTRL0 (0x70003000 + 0x300)---

    RG_OSC_IBAND[6..0]           - (RW)  xxx 
    RESERVED7[7]                 - (RO) Reserved bits
    RG_OSC_FBAND[11..8]          - (RW)  xxx 
    RG_OSC_MOD[13..12]           - (RW)  xxx 
    RG_OSC_DIV2_EN[14]           - (RW)  xxx 
    RG_OSC_CP_EN[15]             - (RW)  xxx 
    RG_OSC_BIAS[23..16]          - (RW)  xxx 
    RG_OSC_DIV[29..24]           - (RW)  xxx 
    RG_enable_wakeup_sel[30]     - (RW) enable cbtop top design clock selection after wakeup (default is 0; use ULPOSC_52M)
    RG_cbtopaon_ulposc_sel[31]   - (RW) cbtop top design clock selection (1: ULPOSC_52M; 0: XTAL clock)

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_cbtopaon_ulposc_sel_ADDR VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_cbtopaon_ulposc_sel_MASK 0x80000000                // RG_cbtopaon_ulposc_sel[31]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_cbtopaon_ulposc_sel_SHFT 31
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_enable_wakeup_sel_ADDR VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_enable_wakeup_sel_MASK 0x40000000                // RG_enable_wakeup_sel[30]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_enable_wakeup_sel_SHFT 30
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV_ADDR        VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV_MASK        0x3F000000                // RG_OSC_DIV[29..24]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV_SHFT        24
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_BIAS_ADDR       VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_BIAS_MASK       0x00FF0000                // RG_OSC_BIAS[23..16]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_BIAS_SHFT       16
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_CP_EN_ADDR      VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_CP_EN_MASK      0x00008000                // RG_OSC_CP_EN[15]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_CP_EN_SHFT      15
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV2_EN_ADDR    VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV2_EN_MASK    0x00004000                // RG_OSC_DIV2_EN[14]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_DIV2_EN_SHFT    14
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_MOD_ADDR        VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_MOD_MASK        0x00003000                // RG_OSC_MOD[13..12]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_MOD_SHFT        12
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_FBAND_ADDR      VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_FBAND_MASK      0x00000F00                // RG_OSC_FBAND[11..8]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_FBAND_SHFT      8
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_IBAND_ADDR      VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_IBAND_MASK      0x0000007F                // RG_OSC_IBAND[6..0]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL0_RG_OSC_IBAND_SHFT      0

/* =====================================================================================

  ---CBTOP_ULPOSC_CTRL1 (0x70003000 + 0x304)---

    RG_k_target_value[15..0]     - (RW) target rate (MHz) for ULPOSC output clock
    RG_div2_num[20..16]          - (RW) divider number to get 52MHz from 152MHz
    RESERVED21[23..21]           - (RO) Reserved bits
    RG_div1_num[28..24]          - (RW) divider number to get 26MHz from 152MHz
    RESERVED29[30..29]           - (RO) Reserved bits
    RG_OSC_CALI_sw[31]           - (RW) software mode control ULPOSC

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_OSC_CALI_sw_ADDR    VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_OSC_CALI_sw_MASK    0x80000000                // RG_OSC_CALI_sw[31]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_OSC_CALI_sw_SHFT    31
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div1_num_ADDR       VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div1_num_MASK       0x1F000000                // RG_div1_num[28..24]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div1_num_SHFT       24
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div2_num_ADDR       VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div2_num_MASK       0x001F0000                // RG_div2_num[20..16]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_div2_num_SHFT       16
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_k_target_value_ADDR VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_k_target_value_MASK 0x0000FFFF                // RG_k_target_value[15..0]
#define VLP_UDS_CTRL_CBTOP_ULPOSC_CTRL1_RG_k_target_value_SHFT 0

/* =====================================================================================

  ---CBTOP_OSC_CTRL0 (0x70003000 + 0x400)---

    cr_xo_off_time[4..0]         - (RW) XO Off Time
    RESERVED5[11..5]             - (RO) Reserved bits
    cr_sw_en_xbuf[12]            - (RW) cr_sw_en_xbuf
                                     0 : disable
                                     1 : enable
    cr_sw_en_bg[13]              - (RW) cr_sw_en_bg
                                     0 : disable
                                     1 : enable
    cr_swctl_en_xbuf[14]         - (RW) cr_swctl_en_xbuf
                                     0 : DA_WBG_EN_XBUF controled by HW
                                     1 : DA_WBG_EN_XBUF controled by SW
    cr_swctl_en_bg[15]           - (RW) cr_swctl_en_bg
                                     0 : DA_WBG_EN_BG controled by HW
                                     1 : DA_WBG_EN_BG controled by SW
    RESERVED16[30..16]           - (RO) Reserved bits
    cr_cbtop_rsv_b31[31]         - (RW) skip occ

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_cbtop_rsv_b31_ADDR     VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_cbtop_rsv_b31_MASK     0x80000000                // cr_cbtop_rsv_b31[31]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_cbtop_rsv_b31_SHFT     31
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_bg_ADDR       VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_bg_MASK       0x00008000                // cr_swctl_en_bg[15]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_bg_SHFT       15
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_xbuf_ADDR     VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_xbuf_MASK     0x00004000                // cr_swctl_en_xbuf[14]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_swctl_en_xbuf_SHFT     14
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_bg_ADDR          VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_bg_MASK          0x00002000                // cr_sw_en_bg[13]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_bg_SHFT          13
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_xbuf_ADDR        VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_xbuf_MASK        0x00001000                // cr_sw_en_xbuf[12]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_sw_en_xbuf_SHFT        12
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_xo_off_time_ADDR       VLP_UDS_CTRL_CBTOP_OSC_CTRL0_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_xo_off_time_MASK       0x0000001F                // cr_xo_off_time[4..0]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL0_cr_xo_off_time_SHFT       0

/* =====================================================================================

  ---CBTOP_OSC_CTRL1 (0x70003000 + 0x404)---

    cr_xo_bg_stable_time[9..0]   - (RW) XO BG Stable Time
    RESERVED10[15..10]           - (RO) Reserved bits
    cr_xo_ini_stable_time[25..16] - (RW) XO Initial Stable Time
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_ini_stable_time_ADDR VLP_UDS_CTRL_CBTOP_OSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_ini_stable_time_MASK 0x03FF0000                // cr_xo_ini_stable_time[25..16]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_ini_stable_time_SHFT 16
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_bg_stable_time_ADDR VLP_UDS_CTRL_CBTOP_OSC_CTRL1_ADDR
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_bg_stable_time_MASK 0x000003FF                // cr_xo_bg_stable_time[9..0]
#define VLP_UDS_CTRL_CBTOP_OSC_CTRL1_cr_xo_bg_stable_time_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __VLP_UDS_CTRL_REGS_H__
