--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP 
"inst_vga_pll_clkout1" TS_clk100 /         0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28778839608332 paths analyzed, 3951 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.588ns.
--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y9.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.369ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y9.A1        net (fanout=4)        2.585   Inst_window/Y<3>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.369ns (7.332ns logic, 12.037ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.369ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y9.A1        net (fanout=4)        2.585   Inst_window/Y<3>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.369ns (7.332ns logic, 12.037ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.973 - 1.006)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y1.DOBDO2   Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A2      net (fanout=1)        3.101   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y9.A1        net (fanout=4)        2.585   Inst_window/Y<3>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     18.894ns (7.332ns logic, 11.562ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y9.A0), 1227 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.019ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X56Y43.D4      net (fanout=2)        0.433   Inst_window/Madd_Y_lut<0>2
    SLICE_X56Y43.D       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y9.A0        net (fanout=4)        2.077   Inst_window/Y<2>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     18.019ns (7.208ns logic, 10.811ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.019ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X56Y43.D4      net (fanout=2)        0.433   Inst_window/Madd_Y_lut<0>2
    SLICE_X56Y43.D       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y9.A0        net (fanout=4)        2.077   Inst_window/Y<2>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     18.019ns (7.208ns logic, 10.811ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.973 - 1.006)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y1.DOBDO2   Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A2      net (fanout=1)        3.101   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X56Y43.D4      net (fanout=2)        0.433   Inst_window/Madd_Y_lut<0>2
    SLICE_X56Y43.D       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y9.A0        net (fanout=4)        2.077   Inst_window/Y<2>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.544ns (7.208ns logic, 10.336ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP48_X3Y10.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y10.A1       net (fanout=4)        2.427   Inst_window/Y<3>
    DSP48_X3Y10.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.851ns (3.972ns logic, 11.879ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (1.693 - 1.821)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A1      net (fanout=1)        3.576   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y10.A1       net (fanout=4)        2.427   Inst_window/Y<3>
    DSP48_X3Y10.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.851ns (3.972ns logic, 11.879ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.973 - 1.006)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y1.DOBDO2   Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y20.A2      net (fanout=1)        3.101   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.ram_doutb<2>
    SLICE_X39Y20.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C1      net (fanout=1)        1.743   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1536
    SLICE_X20Y25.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1378
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.D5      net (fanout=1)        1.918   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922
    SLICE_X51Y43.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X56Y43.C1      net (fanout=2)        1.064   rddata<5>
    SLICE_X56Y43.C       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X57Y43.B3      net (fanout=2)        0.718   Inst_window/Madd_Y_lut<0>2
    SLICE_X57Y43.B       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X57Y43.A4      net (fanout=1)        0.433   N86
    SLICE_X57Y43.A       Tilo                  0.124   N86
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y10.A1       net (fanout=4)        2.427   Inst_window/Y<3>
    DSP48_X3Y10.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.376ns (3.972ns logic, 11.404ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577 (SLICE_X50Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.256ns (0.757 - 0.501)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576 to Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y20.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
    SLICE_X50Y20.AX      net (fanout=1)        0.227   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
    SLICE_X50Y20.CLK     Tckdi       (-Th)     0.059   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift580
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.082ns logic, 0.227ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y10.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_3 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.312ns (0.920 - 0.608)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_3 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X93Y42.DQ            Tcko                  0.141   Inst_Address_Generator/val<3>
                                                             Inst_Address_Generator/val_3
    RAMB36_X4Y10.ADDRBWRADDRL6 net (fanout=210)      0.424   Inst_Address_Generator/val<3>
    RAMB36_X4Y10.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.382ns (-0.042ns logic, 0.424ns route)
                                                             (-11.0% logic, 111.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y10.ADDRBWRADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_3 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.312ns (0.920 - 0.608)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_3 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X93Y42.DQ            Tcko                  0.141   Inst_Address_Generator/val<3>
                                                             Inst_Address_Generator/val_3
    RAMB36_X4Y10.ADDRBWRADDRU6 net (fanout=210)      0.424   Inst_Address_Generator/val<3>
    RAMB36_X4Y10.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.382ns (-0.042ns logic, 0.424ns route)
                                                             (-11.0% logic, 111.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X5Y12.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Location pin: RAMB36_X5Y12.CLKBWRCLKU
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP 
"inst_vga_pll_clkout0" TS_clk100 /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3851 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.861ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_1 (SLICE_X20Y44.C5), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO7  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X24Y46.C5      net (fanout=22)       1.239   Inst_ov7670_controller/data<7>
    SLICE_X24Y46.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT41
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT12112
    SLICE_X23Y46.A1      net (fanout=1)        0.901   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT12112
    SLICE_X23Y46.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT12113
    SLICE_X20Y44.B2      net (fanout=3)        1.156   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT1211
    SLICE_X20Y44.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT612
    SLICE_X20Y44.C5      net (fanout=2)        0.510   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT61
    SLICE_X20Y44.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.871ns logic, 3.806ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C2      net (fanout=20)       1.178   Inst_ov7670_controller/data<3>
    SLICE_X25Y47.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0610<3>_SW0
    SLICE_X25Y47.B6      net (fanout=1)        0.151   N20
    SLICE_X25Y47.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0610<3>
    SLICE_X23Y46.A5      net (fanout=4)        0.655   Inst_ov7670_controller/Inst_i3c2/_n0610
    SLICE_X23Y46.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT12113
    SLICE_X20Y44.B2      net (fanout=3)        1.156   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT1211
    SLICE_X20Y44.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT612
    SLICE_X20Y44.C5      net (fanout=2)        0.510   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT61
    SLICE_X20Y44.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.995ns logic, 3.650ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C2      net (fanout=20)       1.178   Inst_ov7670_controller/data<3>
    SLICE_X25Y47.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0610<3>_SW0
    SLICE_X25Y47.B6      net (fanout=1)        0.151   N20
    SLICE_X25Y47.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0610<3>
    SLICE_X24Y46.A2      net (fanout=4)        0.821   Inst_ov7670_controller/Inst_i3c2/_n0610
    SLICE_X24Y46.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT41
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT611
    SLICE_X20Y44.B4      net (fanout=1)        0.977   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT611
    SLICE_X20Y44.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT612
    SLICE_X20Y44.C5      net (fanout=2)        0.510   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT61
    SLICE_X20Y44.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_50_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (2.995ns logic, 3.637ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/bitcount_5 (SLICE_X21Y46.D1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C2      net (fanout=20)       1.178   Inst_ov7670_controller/data<3>
    SLICE_X25Y47.CMUX    Tilo                  0.357   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.D1      net (fanout=5)        0.850   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT122
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (3.151ns logic, 3.503ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO0  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C3      net (fanout=24)       1.161   Inst_ov7670_controller/data<0>
    SLICE_X25Y47.CMUX    Tilo                  0.356   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.D1      net (fanout=5)        0.850   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT122
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (3.150ns logic, 3.486ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO2  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C4      net (fanout=13)       1.067   Inst_ov7670_controller/data<2>
    SLICE_X25Y47.CMUX    Tilo                  0.356   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.D1      net (fanout=5)        0.850   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT122
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (3.150ns logic, 3.392ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/bitcount_4 (SLICE_X21Y46.C1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C2      net (fanout=20)       1.178   Inst_ov7670_controller/data<3>
    SLICE_X25Y47.CMUX    Tilo                  0.357   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.C1      net (fanout=5)        0.845   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT101
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_4
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (3.152ns logic, 3.498ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO0  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C3      net (fanout=24)       1.161   Inst_ov7670_controller/data<0>
    SLICE_X25Y47.CMUX    Tilo                  0.356   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.C1      net (fanout=5)        0.845   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT101
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_4
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (3.151ns logic, 3.481ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.855 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/bitcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y19.DOADO2  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    SLICE_X25Y47.C4      net (fanout=13)       1.067   Inst_ov7670_controller/data<2>
    SLICE_X25Y47.CMUX    Tilo                  0.356   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.264   N58
    SLICE_X25Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_PWR_21_o_Mux_121_o12
                                                       Inst_ov7670_controller/Inst_i3c2/_n0322<3>
    SLICE_X21Y45.A1      net (fanout=3)        1.211   Inst_ov7670_controller/Inst_i3c2/_n0322
    SLICE_X21Y45.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.C1      net (fanout=5)        0.845   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT142
    SLICE_X21Y46.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT101
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_4
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (3.151ns logic, 3.387ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAMB18_X1Y19.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.130 - 0.071)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_9 to Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y46.CQ            Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                             Inst_ov7670_controller/Inst_i3c2/pcnext_9
    RAMB18_X1Y19.ADDRARDADDR12 net (fanout=2)        0.166   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
    RAMB18_X1Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                             Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.124ns (-0.042ns logic, 0.166ns route)
                                                             (-33.9% logic, 133.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAMB18_X1Y19.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_8 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.130 - 0.072)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_8 to Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y48.DQ            Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                             Inst_ov7670_controller/Inst_i3c2/pcnext_8
    RAMB18_X1Y19.ADDRARDADDR11 net (fanout=3)        0.175   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
    RAMB18_X1Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                             Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.133ns (-0.042ns logic, 0.175ns route)
                                                             (-31.6% logic, 131.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAMB18_X1Y19.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_6 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.130 - 0.072)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_6 to Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X23Y48.BQ           Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                            Inst_ov7670_controller/Inst_i3c2/pcnext_6
    RAMB18_X1Y19.ADDRARDADDR9 net (fanout=4)        0.231   Inst_ov7670_controller/Inst_i3c2/pcnext<6>
    RAMB18_X1Y19.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
                                                            Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.189ns (-0.042ns logic, 0.231ns route)
                                                            (-22.2% logic, 122.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT/CLKARDCLK
  Logical resource: Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT/CLKARDCLK
  Location pin: RAMB18_X1Y19.CLKARDCLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: inst_vga_pll/clkout1_buf/I0
  Logical resource: inst_vga_pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: inst_vga_pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_ov7670_controller/sys_clk/CLK
  Logical resource: Inst_ov7670_controller/sys_clk/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      4.000ns|      4.897ns|            0|            0|            0|28778839612183|
| TS_inst_vga_pll_clkout1       |     40.000ns|     19.588ns|          N/A|            0|            0|28778839608332|            0|
| TS_inst_vga_pll_clkout0       |     20.000ns|      6.861ns|          N/A|            0|            0|         3851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   19.588|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28778839612183 paths, 0 nets, and 6978 connections

Design statistics:
   Minimum period:  19.588ns{1}   (Maximum frequency:  51.052MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 06 13:20:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 647 MB



