// Seed: 3069990282
module module_0 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire module_0,
    input  tri   id_3
);
  assign id_2 = 1;
  always disable id_5;
  logic [1 : 1 'b0] id_6 = 1, id_7;
  assign id_7 = id_7;
  assign id_5 = 1 ? id_7 : id_5;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6
);
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
