Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : s386
Version: L-2016.03-SP5-1
Date   : Thu Mar  7 00:14:30 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.41
  Critical Path Slack:           5.59
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 64
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   0
  Inv Cell Count:                   7
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        58
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      126.309569
  Noncombinational Area:    39.646465
  Buf/Inv Area:              8.895040
  Total Buffer Area:             0.00
  Total Inverter Area:           8.90
  Macro/Black Box Area:      0.000000
  Net Area:                 19.265132
  Net XLength        :         479.88
  Net YLength        :         527.45
  -----------------------------------
  Cell Area:               165.956034
  Design Area:             185.221166
  Net Length        :         1007.33


  Design Rules
  -----------------------------------
  Total Number of Nets:            78
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.13
  -----------------------------------------
  Overall Compile Time:                0.18
  Overall Compile Wall Clock Time:     0.31

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
