architecture            	circuit	vpr_revision 	vpr_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	mm3.v  	8c2a6d4-dirty	0              	545                	422                  	289                 	227                   	19          	19           	0      	193   	32         	            	        	3205                 	2.985         	-809.174            	-2.985              	4321             	19                               	2.985              	-806.75  	-2.985   	2.69095  	0.800455  	0.5469              	32392      	3588        	           
