
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003f6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000192  00800100  00800100  0000046a  2**0
                  ALLOC
  2 .stab         00000768  00000000  00000000  0000046c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000006c  00000000  00000000  00000bd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000040  00000000  00000000  00000c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000006e  00000000  00000000  00000c80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000242  00000000  00000000  00000cee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000011d  00000000  00000000  00000f30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000235  00000000  00000000  0000104d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000070  00000000  00000000  00001284  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000116  00000000  00000000  000012f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000078  00000000  00000000  0000140a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00001482  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
   4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  40:	0c 94 87 00 	jmp	0x10e	; 0x10e <__vector_16>
  44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  64:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  68:	00 00       	nop
  6a:	00 00       	nop
  6c:	00 00       	nop
  6e:	00 00       	nop
  70:	00 00       	nop
  72:	00 00       	nop
  74:	00 00       	nop
  76:	00 00       	nop
  78:	00 00       	nop
  7a:	00 00       	nop
  7c:	00 00       	nop
  7e:	00 00       	nop
  80:	00 00       	nop
  82:	00 00       	nop
  84:	00 00       	nop
  86:	00 00       	nop
  88:	42 c0       	rjmp	.+132    	; 0x10e <__vector_16>

0000008a <__ctors_end>:
  8a:	11 24       	eor	r1, r1
  8c:	1f be       	out	0x3f, r1	; 63
  8e:	cf ef       	ldi	r28, 0xFF	; 255
  90:	d8 e0       	ldi	r29, 0x08	; 8
  92:	de bf       	out	0x3e, r29	; 62
  94:	cd bf       	out	0x3d, r28	; 61
  96:	0e 94 51 00 	call	0xa2	; 0xa2 <main>
  9a:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <_exit>

0000009e <__bad_interrupt>:
  9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <main>:

int main(void) {
    
	
	//Debug_Init();
	Kernel_SysTick_Reg_Init(1000);
  a2:	88 ee       	ldi	r24, 0xE8	; 232
  a4:	93 e0       	ldi	r25, 0x03	; 3
  a6:	0e 94 0e 01 	call	0x21c	; 0x21c <Kernel_SysTick_Reg_Init>
	Kernel_Task0_Init();
  aa:	0e 94 55 01 	call	0x2aa	; 0x2aa <Kernel_Task0_Init>
	Kernel_Task1_Init();
  ae:	0e 94 90 01 	call	0x320	; 0x320 <Kernel_Task1_Init>
  b2:	ff cf       	rjmp	.-2      	; 0xb2 <main+0x10>

000000b4 <Tasks_Switch>:
#include "tasks.h"


void Tasks_Switch(void){
  
}
  b4:	08 95       	ret

000000b6 <Tasks_Task0>:

void Tasks_Task0(void){
  DDRD |= (1<<5);
  b6:	55 9a       	sbi	0x0a, 5	; 10
  
  while(1){
    PORTD ^= (1<<5);
  b8:	40 e2       	ldi	r20, 0x20	; 32
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  ba:	28 ec       	ldi	r18, 0xC8	; 200
  bc:	30 e0       	ldi	r19, 0x00	; 0
  be:	8b b1       	in	r24, 0x0b	; 11
  c0:	84 27       	eor	r24, r20
  c2:	8b b9       	out	0x0b, r24	; 11
  c4:	84 ef       	ldi	r24, 0xF4	; 244
  c6:	91 e0       	ldi	r25, 0x01	; 1
  c8:	f9 01       	movw	r30, r18
  ca:	31 97       	sbiw	r30, 0x01	; 1
  cc:	f1 f7       	brne	.-4      	; 0xca <SRUDR0+0x4>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
  ce:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
  d0:	d9 f7       	brne	.-10     	; 0xc8 <SRUDR0+0x2>
  d2:	f5 cf       	rjmp	.-22     	; 0xbe <Tasks_Task0+0x8>

000000d4 <Tasks_Task1>:
	_delay_ms(50);
  }
}

void Tasks_Task1(void){
  DDRD |= (1<<6);
  d4:	56 9a       	sbi	0x0a, 6	; 10
  
  while(1){
    PORTD ^= (1<<6);
  d6:	40 e4       	ldi	r20, 0x40	; 64
  d8:	28 ec       	ldi	r18, 0xC8	; 200
  da:	30 e0       	ldi	r19, 0x00	; 0
  dc:	8b b1       	in	r24, 0x0b	; 11
  de:	84 27       	eor	r24, r20
  e0:	8b b9       	out	0x0b, r24	; 11
  e2:	88 e5       	ldi	r24, 0x58	; 88
  e4:	92 e0       	ldi	r25, 0x02	; 2
  e6:	f9 01       	movw	r30, r18
  e8:	31 97       	sbiw	r30, 0x01	; 1
  ea:	f1 f7       	brne	.-4      	; 0xe8 <Tasks_Task1+0x14>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
  ec:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
  ee:	d9 f7       	brne	.-10     	; 0xe6 <Tasks_Task1+0x12>
  f0:	f5 cf       	rjmp	.-22     	; 0xdc <Tasks_Task1+0x8>

000000f2 <Tasks_Task2>:
	_delay_ms(60);
  }
}

void Tasks_Task2(void){
  DDRD |= (1<<7);
  f2:	57 9a       	sbi	0x0a, 7	; 10
  f4:	28 ec       	ldi	r18, 0xC8	; 200
  f6:	30 e0       	ldi	r19, 0x00	; 0
  
  while(1){
    PORTD ^= (1<<7);
  f8:	8b b1       	in	r24, 0x0b	; 11
  fa:	80 58       	subi	r24, 0x80	; 128
  fc:	8b b9       	out	0x0b, r24	; 11
  fe:	8c eb       	ldi	r24, 0xBC	; 188
 100:	92 e0       	ldi	r25, 0x02	; 2
 102:	f9 01       	movw	r30, r18
 104:	31 97       	sbiw	r30, 0x01	; 1
 106:	f1 f7       	brne	.-4      	; 0x104 <Tasks_Task2+0x12>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 108:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 10a:	d9 f7       	brne	.-10     	; 0x102 <Tasks_Task2+0x10>
 10c:	f5 cf       	rjmp	.-22     	; 0xf8 <Tasks_Task2+0x6>

0000010e <__vector_16>:


;;===================================ISR execution start====================================;;
.global  __vector_16
    __vector_16:                                          ;total operation        (208 clocks)
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 10e:	29 9a       	sbi	0x05, 1	; 5
        KER_CONTEXT_SAVE                                  ;save context           ( 68 clocks) 
 110:	0f 92       	push	r0
 112:	0f b6       	in	r0, 0x3f	; 63
 114:	0f 92       	push	r0
 116:	1f 92       	push	r1
 118:	11 24       	eor	r1, r1
 11a:	2f 92       	push	r2
 11c:	3f 92       	push	r3
 11e:	4f 92       	push	r4
 120:	5f 92       	push	r5
 122:	6f 92       	push	r6
 124:	7f 92       	push	r7
 126:	8f 92       	push	r8
 128:	9f 92       	push	r9
 12a:	af 92       	push	r10
 12c:	bf 92       	push	r11
 12e:	cf 92       	push	r12
 130:	df 92       	push	r13
 132:	ef 92       	push	r14
 134:	ff 92       	push	r15
 136:	0f 93       	push	r16
 138:	1f 93       	push	r17
 13a:	2f 93       	push	r18
 13c:	3f 93       	push	r19
 13e:	4f 93       	push	r20
 140:	5f 93       	push	r21
 142:	6f 93       	push	r22
 144:	7f 93       	push	r23
 146:	8f 93       	push	r24
 148:	9f 93       	push	r25
 14a:	af 93       	push	r26
 14c:	bf 93       	push	r27
 14e:	cf 93       	push	r28
 150:	df 93       	push	r29
 152:	ef 93       	push	r30
 154:	ff 93       	push	r31
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 156:	00 91 08 01 	lds	r16, 0x0108
 15a:	00 93 46 00 	sts	0x0046, r16
		KER_TICK_INCREMENT                                ;increment tick counter ( 27 clocks) 
 15e:	01 e0       	ldi	r16, 0x01	; 1
 160:	10 91 00 01 	lds	r17, 0x0100
 164:	10 0f       	add	r17, r16
 166:	10 93 00 01 	sts	0x0100, r17
 16a:	00 e0       	ldi	r16, 0x00	; 0
 16c:	10 91 01 01 	lds	r17, 0x0101
 170:	10 1f       	adc	r17, r16
 172:	10 93 01 01 	sts	0x0101, r17
 176:	10 91 02 01 	lds	r17, 0x0102
 17a:	10 1f       	adc	r17, r16
 17c:	10 93 02 01 	sts	0x0102, r17
 180:	10 91 03 01 	lds	r17, 0x0103
 184:	10 1f       	adc	r17, r16
 186:	10 93 03 01 	sts	0x0103, r17
 18a:	10 91 04 01 	lds	r17, 0x0104
 18e:	10 1f       	adc	r17, r16
 190:	10 93 04 01 	sts	0x0104, r17
		KER_TASK_SWITCH                                   ;task switching         ( 38 clocks) 
 194:	8d b7       	in	r24, 0x3d	; 61
 196:	9e b7       	in	r25, 0x3e	; 62
 198:	00 91 0a 01 	lds	r16, 0x010A
 19c:	00 0f       	add	r16, r16
 19e:	ec e0       	ldi	r30, 0x0C	; 12
 1a0:	f1 e0       	ldi	r31, 0x01	; 1
 1a2:	e0 0f       	add	r30, r16
 1a4:	00 e0       	ldi	r16, 0x00	; 0
 1a6:	f0 1f       	adc	r31, r16
 1a8:	81 93       	st	Z+, r24
 1aa:	90 83       	st	Z, r25
 1ac:	00 91 0a 01 	lds	r16, 0x010A
 1b0:	03 95       	inc	r16
 1b2:	12 e0       	ldi	r17, 0x02	; 2

000001b4 <_MOD_CONT>:
 1b4:	01 17       	cp	r16, r17
 1b6:	10 f0       	brcs	.+4      	; 0x1bc <_MOD_DONE>
 1b8:	01 1b       	sub	r16, r17
 1ba:	fc cf       	rjmp	.-8      	; 0x1b4 <_MOD_CONT>

000001bc <_MOD_DONE>:
 1bc:	00 93 0a 01 	sts	0x010A, r16
 1c0:	00 0f       	add	r16, r16
 1c2:	ec e0       	ldi	r30, 0x0C	; 12
 1c4:	f1 e0       	ldi	r31, 0x01	; 1
 1c6:	e0 0f       	add	r30, r16
 1c8:	00 e0       	ldi	r16, 0x00	; 0
 1ca:	f0 1f       	adc	r31, r16
 1cc:	81 91       	ld	r24, Z+
 1ce:	90 81       	ld	r25, Z
 1d0:	8d bf       	out	0x3d, r24	; 61
 1d2:	9e bf       	out	0x3e, r25	; 62
		KER_CONTEXT_RESTORE                               ;restore context        ( 67 clocks) 
 1d4:	ff 91       	pop	r31
 1d6:	ef 91       	pop	r30
 1d8:	df 91       	pop	r29
 1da:	cf 91       	pop	r28
 1dc:	bf 91       	pop	r27
 1de:	af 91       	pop	r26
 1e0:	9f 91       	pop	r25
 1e2:	8f 91       	pop	r24
 1e4:	7f 91       	pop	r23
 1e6:	6f 91       	pop	r22
 1e8:	5f 91       	pop	r21
 1ea:	4f 91       	pop	r20
 1ec:	3f 91       	pop	r19
 1ee:	2f 91       	pop	r18
 1f0:	1f 91       	pop	r17
 1f2:	0f 91       	pop	r16
 1f4:	ff 90       	pop	r15
 1f6:	ef 90       	pop	r14
 1f8:	df 90       	pop	r13
 1fa:	cf 90       	pop	r12
 1fc:	bf 90       	pop	r11
 1fe:	af 90       	pop	r10
 200:	9f 90       	pop	r9
 202:	8f 90       	pop	r8
 204:	7f 90       	pop	r7
 206:	6f 90       	pop	r6
 208:	5f 90       	pop	r5
 20a:	4f 90       	pop	r4
 20c:	3f 90       	pop	r3
 20e:	2f 90       	pop	r2
 210:	1f 90       	pop	r1
 212:	0f 90       	pop	r0
 214:	0f be       	out	0x3f, r0	; 63
 216:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 218:	29 98       	cbi	0x05, 1	; 5
		RETI                                              ;return from interrupt  (  4 clocks) 
 21a:	18 95       	reti

0000021c <Kernel_SysTick_Reg_Init>:



;;==================================SysTick reg init start==================================;;
Kernel_SysTick_Reg_Init:                                  ;total operation        ( 50 clocks)
        CLI                                               ;disable global int,    (  1 clock ) 
 21c:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
 21e:	21 9a       	sbi	0x04, 1	; 4
 220:	29 98       	cbi	0x05, 1	; 5
		LDI   R16                , 0x00                   ;set 0x00 to R16,       (  1 clock ) 
 222:	00 e0       	ldi	r16, 0x00	; 0
		STS   Kernel+0x00        , R16                    ;clear  kernel[0]       (  2 clocks) 
 224:	00 93 00 01 	sts	0x0100, r16
		STS   Kernel+0x01        , R16                    ;clear  kernel[1]       (  2 clocks) 
 228:	00 93 01 01 	sts	0x0101, r16
		STS   Kernel+0x02        , R16                    ;clear  kernel[2]       (  2 clocks) 
 22c:	00 93 02 01 	sts	0x0102, r16
		STS   Kernel+0x03        , R16                    ;clear  kernel[3]       (  2 clocks) 
 230:	00 93 03 01 	sts	0x0103, r16
		STS   Kernel+0x04        , R16                    ;clear  kernel[4]       (  2 clocks) 
 234:	00 93 04 01 	sts	0x0104, r16
		STS   Kernel+0x05        , R16                    ;clear  kernel[5]       (  2 clocks) 
 238:	00 93 05 01 	sts	0x0105, r16
		STS   Kernel+0x06        , R16                    ;clear  kernel[6]       (  2 clocks) 
 23c:	00 93 06 01 	sts	0x0106, r16
		STS   Kernel+0x07        , R16                    ;clear  kernel[7]       (  2 clocks) 
 240:	00 93 07 01 	sts	0x0107, r16
		STS   Kernel+0x08        , R16                    ;clear  kernel[8]       (  2 clocks) 
 244:	00 93 08 01 	sts	0x0108, r16
		LDI   R16                , 0x00                   ;store r16 with 0       (  1 clock ) 
 248:	00 e0       	ldi	r16, 0x00	; 0
		STS   SRTCCR0A           , R16                    ;clear TCCR0A           (  2 clocks) 
 24a:	00 93 44 00 	sts	0x0044, r16
		STS   SRTCCR0B           , R16                    ;clear TCCR0B           (  2 clocks) 
 24e:	00 93 45 00 	sts	0x0045, r16
		STS   SRTIMSK0           , R16                    ;clear TIMSK0           (  2 clocks) 
 252:	00 93 6e 00 	sts	0x006E, r16
		STS   SRTIFR0            , R16                    ;clear TIFR0            (  2 clocks) 
 256:	00 93 35 00 	sts	0x0035, r16
		STS   SROCR0A            , R16                    ;clear OCR0A            (  2 clocks) 
 25a:	00 93 47 00 	sts	0x0047, r16
		STS   SROCR0B            , R16                    ;clear OCR0B            (  2 clocks) 
 25e:	00 93 48 00 	sts	0x0048, r16
		STS   SRTCNT0            , R16                    ;clear TCNT0            (  2 clocks) 
 262:	00 93 46 00 	sts	0x0046, r16
		LDI   R16                , KER_PRS                ;prescaler 64           (  1 clock ) 
 266:	03 e0       	ldi	r16, 0x03	; 3
		STS   SRTCCR0B           , R16                    ;set to TCCR0B          (  2 clocks)
 268:	00 93 45 00 	sts	0x0045, r16
		LDI   R16                , KER_RLD                ;reload value (130)     (  1 clock ) 
 26c:	02 e8       	ldi	r16, 0x82	; 130
		STS   Kernel+0x08        , R16                    ;Kernel[5] reload value (  2 clocks) 
 26e:	00 93 08 01 	sts	0x0108, r16
		STS   SRTCNT0            , R16                    ;set to TCNT0           (  2 clocks) 
 272:	00 93 46 00 	sts	0x0046, r16
		LDI   R16                , 0x01                   ;bit mask TOIE0         (  1 clock ) 
 276:	01 e0       	ldi	r16, 0x01	; 1
		STS   SRTIMSK0           , R16                    ;set to TIMSK0          (  2 clocks) 
 278:	00 93 6e 00 	sts	0x006E, r16
		RET                                               ;return from subroutine (  4 clocks) 
 27c:	08 95       	ret

0000027e <Kernel_SysTick_Val_Get>:



;;=================================SysTick value get start==================================;;
Kernel_SysTick_Val_Get:                                   ;total operation        ( 20 clocks)
        IN    R16                , IOSREG                 ;save SREG              (  1 clock ) 
 27e:	0f b7       	in	r16, 0x3f	; 63
        CLI                                               ;disable interrupts     (  1 clock ) 
 280:	f8 94       	cli
		LDS   R18		         , Kernel+0x00            ;byte0 -> R18 (LSB)     (  2 clocks) 
 282:	20 91 00 01 	lds	r18, 0x0100
		LDS   R19		         , Kernel+0x01            ;byte1 -> R19           (  2 clocks) 
 286:	30 91 01 01 	lds	r19, 0x0101
		LDS   R20		         , Kernel+0x02            ;byte2 -> R20           (  2 clocks) 
 28a:	40 91 02 01 	lds	r20, 0x0102
		LDS   R21		         , Kernel+0x03            ;byte3 -> R21           (  2 clocks) 
 28e:	50 91 03 01 	lds	r21, 0x0103
		LDS   R22		         , Kernel+0x04            ;byte4 -> R22           (  2 clocks) 
 292:	60 91 04 01 	lds	r22, 0x0104
		LDI   R23		         , 0x00                   ;byte5 -> R23           (  1 clocks) 
 296:	70 e0       	ldi	r23, 0x00	; 0
		LDI   R24		         , 0x00                   ;byte6 -> R24           (  1 clocks) 
 298:	80 e0       	ldi	r24, 0x00	; 0
		LDI   R25		         , 0x00                   ;byte7 -> R25 (MSB)     (  1 clocks) 
 29a:	90 e0       	ldi	r25, 0x00	; 0
		OUT   IOSREG             , R16          		  ;restore SREG           (  1 clock )
 29c:	0f bf       	out	0x3f, r16	; 63
		RET                                               ;return from subroutine (  4 clocks) 
 29e:	08 95       	ret

000002a0 <Kernel_Interrupt_Sts_Get>:



;;===============================interrupt status get start=================================;;
Kernel_Interrupt_Sts_Get:                                 ;total operation        ( 10 clocks)
        LDI   R24		         , 0x00                   ;clear R24              (  1 clock ) 
 2a0:	80 e0       	ldi	r24, 0x00	; 0
        IN    R16		         , IOSREG                 ;save SREG in R16       (  1 clock )
 2a2:	0f b7       	in	r16, 0x3f	; 63
		SBRC  R16		         , 0x07                   ;check I flag->bit7     (  3 clocks)
 2a4:	07 fd       	sbrc	r16, 7
		LDI   R24		         , 0x01                   ;set R24 to 1           (  1 clock ) 
 2a6:	81 e0       	ldi	r24, 0x01	; 1
		RET                                               ;return from subroutine (  4 clocks) 
 2a8:	08 95       	ret

000002aa <Kernel_Task0_Init>:
;;====================================Kernel Task0 Init=====================================;;
Kernel_Task0_Init:
        ;init stack for task0
		
		;save MSP
		IN    R2                 , IOSPL
 2aa:	2d b6       	in	r2, 0x3d	; 61
		IN    R3                 , IOSPH
 2ac:	3e b6       	in	r3, 0x3e	; 62
		
		;set stack for task0
		LDI   R16                , lo8(ker_stk0+KER_STZ)  ;fetch top SPL0,          (1 clock )
 2ae:	02 e9       	ldi	r16, 0x92	; 146
		LDI   R17                , hi8(ker_stk0+KER_STZ)  ;fetch top SPH0,          (1 clock )
 2b0:	11 e0       	ldi	r17, 0x01	; 1
		OUT   IOSPL              , R16                    ;load SPL                 (1 clock )
 2b2:	0d bf       	out	0x3d, r16	; 61
        OUT   IOSPH              , R17                    ;load SPH                 (1 clock )
 2b4:	1e bf       	out	0x3e, r17	; 62
		
		;psuh return address of task0
		LDI   R16                , lo8(Tasks_Task0)       ;fetch task address low   (1 clock )
 2b6:	06 eb       	ldi	r16, 0xB6	; 182
		LDI   R17                , hi8(Tasks_Task0)       ;fetch task address high  (1 clock )
 2b8:	10 e0       	ldi	r17, 0x00	; 0
		LSR   R17                                         ;right shift high byte    (1 clock )
 2ba:	16 95       	lsr	r17
		ROR   R16                                         ;rotate right th carry    (1 clock )
 2bc:	07 95       	ror	r16
		PUSH  R16                                         ;push word addr low       (2 clocks)
 2be:	0f 93       	push	r16
		PUSH  R17                                         ;push word addr high      (2 clocks) 
 2c0:	1f 93       	push	r17
		
        KER_CONTEXT_SAVE
 2c2:	0f 92       	push	r0
 2c4:	0f b6       	in	r0, 0x3f	; 63
 2c6:	0f 92       	push	r0
 2c8:	1f 92       	push	r1
 2ca:	11 24       	eor	r1, r1
 2cc:	2f 92       	push	r2
 2ce:	3f 92       	push	r3
 2d0:	4f 92       	push	r4
 2d2:	5f 92       	push	r5
 2d4:	6f 92       	push	r6
 2d6:	7f 92       	push	r7
 2d8:	8f 92       	push	r8
 2da:	9f 92       	push	r9
 2dc:	af 92       	push	r10
 2de:	bf 92       	push	r11
 2e0:	cf 92       	push	r12
 2e2:	df 92       	push	r13
 2e4:	ef 92       	push	r14
 2e6:	ff 92       	push	r15
 2e8:	0f 93       	push	r16
 2ea:	1f 93       	push	r17
 2ec:	2f 93       	push	r18
 2ee:	3f 93       	push	r19
 2f0:	4f 93       	push	r20
 2f2:	5f 93       	push	r21
 2f4:	6f 93       	push	r22
 2f6:	7f 93       	push	r23
 2f8:	8f 93       	push	r24
 2fa:	9f 93       	push	r25
 2fc:	af 93       	push	r26
 2fe:	bf 93       	push	r27
 300:	cf 93       	push	r28
 302:	df 93       	push	r29
 304:	ef 93       	push	r30
 306:	ff 93       	push	r31
		
		;save PSP of task0
        IN    R16                , IOSPL                  ;read SPL                 (1 clock )
 308:	0d b7       	in	r16, 0x3d	; 61
        IN    R17                , IOSPH                  ;read SPH                 (1 clock )
 30a:	1e b7       	in	r17, 0x3e	; 62
        STS   ker_stp + 0        , R16                    ;set stp of task0         (2 clocks) 
 30c:	00 93 0c 01 	sts	0x010C, r16
        STS   ker_stp + 1        , R17                    ;set stp of task0         (2 clocks) 
 310:	10 93 0d 01 	sts	0x010D, r17
		
		;set task index -> 0
		LDI   R16                , 0x00                   ;set R16 to 0x00          (1 clock )
 314:	00 e0       	ldi	r16, 0x00	; 0
		STS   ker_tski           , R16                    ;set ker_tski = 0         (2 clocks) 
 316:	00 93 0a 01 	sts	0x010A, r16
		
		;restore MSP
		OUT   IOSPL              , R2                     ;load SPL                 (1 clock )
 31a:	2d be       	out	0x3d, r2	; 61
        OUT   IOSPH              , R3                     ;load SPH                 (1 clock )
 31c:	3e be       	out	0x3e, r3	; 62
        RET                                               ;return from subroutine   (4 clocks) 
 31e:	08 95       	ret

00000320 <Kernel_Task1_Init>:
		;save MSP
		;IN    R2                 , IOSPL
		;IN    R3                 , IOSPH
		
		;set stack for task1
		LDI   R16                , lo8(ker_stk1+KER_STZ)  ;fetch top SPL1,          (1 clock )
 320:	02 e1       	ldi	r16, 0x12	; 18
		LDI   R17                , hi8(ker_stk1+KER_STZ)  ;fetch top SPH1,          (1 clock )
 322:	12 e0       	ldi	r17, 0x02	; 2
		OUT   IOSPL              , R16                    ;load SPL                 (1 clock )
 324:	0d bf       	out	0x3d, r16	; 61
        OUT   IOSPH              , R17                    ;load SPH                 (1 clock )
 326:	1e bf       	out	0x3e, r17	; 62
		
		;psuh return address of task1
		LDI   R16                , lo8(Tasks_Task1)       ;fetch task address low   (1 clock )
 328:	04 ed       	ldi	r16, 0xD4	; 212
		LDI   R17                , hi8(Tasks_Task1)       ;fetch task address high  (1 clock )
 32a:	10 e0       	ldi	r17, 0x00	; 0
		LSR   R17                                         ;right shift high byte    (1 clock )
 32c:	16 95       	lsr	r17
		ROR   R16                                         ;rotate right th carry    (1 clock )
 32e:	07 95       	ror	r16
		PUSH  R16                                         ;push word addr low       (2 clocks)
 330:	0f 93       	push	r16
		PUSH  R17                                         ;push word addr high      (2 clocks) 
 332:	1f 93       	push	r17
		
        ;KER_CNTXT_SV
		
		;save PSP of task1
        IN    R16                , IOSPL                  ;read SPL                 (1 clock )
 334:	0d b7       	in	r16, 0x3d	; 61
        IN    R17                , IOSPH                  ;read SPH                 (1 clock )
 336:	1e b7       	in	r17, 0x3e	; 62
        STS   ker_stp + 2        , R16                    ;set stp of task1         (2 clocks) 
 338:	00 93 0e 01 	sts	0x010E, r16
        STS   ker_stp + 3        , R17                    ;set stp of task1         (2 clocks) 
 33c:	10 93 0f 01 	sts	0x010F, r17
		
		;set task index -> 1
		LDI   R16                , 0x01                   ;set R16 to 0x01          (1 clock )
 340:	01 e0       	ldi	r16, 0x01	; 1
		STS   ker_tski           , R16                    ;set ker_tski = 1         (2 clocks) 
 342:	00 93 0a 01 	sts	0x010A, r16
		
		;restore MSP
		;OUT   IOSPL              , R2                     ;load SPL                 (1 clock )
        ;OUT   IOSPH              , R3                     ;load SPH                 (1 clock )
		SEI
 346:	78 94       	sei
        RET                                               ;return from subroutine   (4 clocks)  
 348:	08 95       	ret

0000034a <Debug_Init>:


;;========================================Debug Init========================================;;
Debug_Init:
        ;init registers for UART0
		LDI   R16                , (1<<1)                 ;mask U2x,                (1 clock )
 34a:	02 e0       	ldi	r16, 0x02	; 2
		STS   SRUCSR0A           , R16                    ;load val to UCSR0A,      (2 clocks)
 34c:	00 93 c0 00 	sts	0x00C0, r16
		LDI   R16                , 0x00                   ;clear R16,               (1 clock )
 350:	00 e0       	ldi	r16, 0x00	; 0
		STS   SRUBRR0H           , R16                    ;load val to UBRR0H,      (2 clocks)
 352:	00 93 c5 00 	sts	0x00C5, r16
		LDI   R16                , 0x03                   ;set 0x03, 250k baud,     (1 clock )
 356:	03 e0       	ldi	r16, 0x03	; 3
		STS   SRUBRR0L           , R16                    ;load val to UBRR0L,      (2 clocks)
 358:	00 93 c4 00 	sts	0x00C4, r16
		LDI   R16                , (1<<1)|(1<<2)          ;config 8 data bit        (1 clock )
 35c:	06 e0       	ldi	r16, 0x06	; 6
		STS   SRUCSR0C           , R16                    ;load val to UCSR0C,      (2 clocks)
 35e:	00 93 c2 00 	sts	0x00C2, r16
		LDI   R16                , (1<<3)                 ;enable tx,               (1 clock )
 362:	08 e0       	ldi	r16, 0x08	; 8
		STS   SRUCSR0B           , R16                    ;load val to UCSR0B,      (2 clocks)
 364:	00 93 c1 00 	sts	0x00C1, r16
        RET                                               ;return from subroutine,  (4 clocks) 
 368:	08 95       	ret

0000036a <Debug_Tx_Byte>:


;;=========================================Debug Tx=========================================;;
Debug_Tx_Byte:
		;write single byte to data register (Arg R24)
		STS   SRGPIOR0           , R16                    ;store R16 val,           (2 clocks)
 36a:	00 93 3e 00 	sts	0x003E, r16
		STS   SRUDR0             , R24                    ;load val to UDR0,        (2 clocks)
 36e:	80 93 c6 00 	sts	0x00C6, r24

00000372 <__UDRE0_CLEARED>:
		
    __UDRE0_CLEARED:
		LDS   R16                , SRUCSR0A               ;load UCSR0A to R16,      (2 clocks)
 372:	00 91 c0 00 	lds	r16, 0x00C0
		SBRS  R16                , 0x05                   ;skip if UDRE0 is set,    (2 clocks)
 376:	05 ff       	sbrs	r16, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set, (2 clocks)
 378:	fc cf       	rjmp	.-8      	; 0x372 <__UDRE0_CLEARED>
		LDS   R16                , SRGPIOR0               ;restore R16 val,         (2 clocks)
 37a:	00 91 3e 00 	lds	r16, 0x003E
        RET                                               ;return from subroutine,  (4 clocks) 
 37e:	08 95       	ret

00000380 <Debug_Tx_Byte_Conf>:


;;=========================================Debug Tx=========================================;;
Debug_Tx_Byte_Conf:
        ;write single byte to data register and wait until tx is complete (Arg R24)
		STS   SRGPIOR0           , R16                    ;store R16 val,           (2 clocks)
 380:	00 93 3e 00 	sts	0x003E, r16
		STS   SRUDR0             , R24                    ;load val to UDR0,        (2 clocks)
 384:	80 93 c6 00 	sts	0x00C6, r24

00000388 <__TXC0_CLEARED>:
		
    __TXC0_CLEARED:
		LDS   R16                , SRUCSR0A               ;load UCSR0A to R16,      (2 clocks)
 388:	00 91 c0 00 	lds	r16, 0x00C0
		SBRS  R16                , 0x06                   ;skip if TXC0 is set,     (2 clocks)
 38c:	06 ff       	sbrs	r16, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set,  (2 clocks)
 38e:	fc cf       	rjmp	.-8      	; 0x388 <__TXC0_CLEARED>
		LDS   R16                , SRUCSR0A               ;load UCSR0A to R16,      (2 clocks)
 390:	00 91 c0 00 	lds	r16, 0x00C0
		ORI   R16                , (1<<6)                 ;mask bit 6,              (1 clock )
 394:	00 64       	ori	r16, 0x40	; 64
		STS   SRUCSR0A           , R16                    ;load val to UCSR0B,      (2 clocks)
 396:	00 93 c0 00 	sts	0x00C0, r16
		LDS   R16                , SRGPIOR0               ;restore R16 val,         (2 clocks)
 39a:	00 91 3e 00 	lds	r16, 0x003E
        RET                                               ;return from subroutine,  (4 clocks) 
 39e:	08 95       	ret

000003a0 <Debug_Tx_Word_Conf>:

;;======================================Debug Tx Word=======================================;;
Debug_Tx_Word_Conf:
        ;write 2 bytes to data register and wait until tx is complete (Arg R24, R25)
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3a0:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
		MOV   R24                , R25                    ;copy R25 to R24          (1 clock )
 3a4:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3a6:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
        RET                                               ;return from subroutine,  (4 clocks) 
 3aa:	08 95       	ret

000003ac <Debug_Tx_DWord_Conf>:

;;=====================================Debug Tx DWord=======================================;;
Debug_Tx_DWord_Conf:
        ;write 4 bytes to data register and wait until tx is complete (Arg R22-R25)
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks)
 3ac:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock )
 3b0:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3b2:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock )
 3b6:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3b8:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks)
 3bc:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3c0:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock )
 3c4:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3c6:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
        RET                                               ;return from subroutine,  (4 clocks) 
 3ca:	08 95       	ret

000003cc <Debug_Tx_From_RAM>:


;;===================================Debug Tx From RAM======================================;;
Debug_Tx_From_RAM:
        ;print data from RAM address (Arg R24-R25)
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock )
 3cc:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock )
 3ce:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock )
 3d0:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock )
 3d2:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock )
 3d4:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks)
 3d6:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart
 3d8:	0e 94 c0 01 	call	0x380	; 0x380 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock )
 3dc:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock )
 3de:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock )
 3e0:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
 3e2:	08 95       	ret

000003e4 <Debug_Tx_RAM_Area>:

;;===================================Debug Tx RAM Area======================================;;
Debug_Tx_RAM_Area:
        ;print data from RAM address (arguments R24:R25, R22)
	__DUMP_BYTES:
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram
 3e4:	0e 94 e6 01 	call	0x3cc	; 0x3cc <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte
 3e8:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry
 3ea:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement
 3ec:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES
 3ee:	d1 f7       	brne	.-12     	; 0x3e4 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
 3f0:	08 95       	ret

000003f2 <_exit>:
 3f2:	f8 94       	cli

000003f4 <__stop_program>:
 3f4:	ff cf       	rjmp	.-2      	; 0x3f4 <__stop_program>
