# Reading pref.tcl
# do lab08_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/SomadorParcial_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:55 on Apr 23,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/SomadorParcial_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package somap_pkg
# End time: 15:24:55 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/somap.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:56 on Apr 23,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/somap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somap
# -- Compiling architecture funciona of somap
# End time: 15:24:56 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/lab08.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:56 on Apr 23,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab08/lab08.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package somap_pkg
# -- Compiling entity lab08
# -- Compiling architecture multiplicacao of lab08
# End time: 15:24:56 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab08
# vsim work.lab08 
# Start time: 15:25:24 on Apr 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.somap_pkg
# Loading work.lab08(multiplicacao)
# Loading work.somap(funciona)
vsim work.lab08
# End time: 15:25:39 on Apr 23,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim work.lab08 
# Start time: 15:25:39 on Apr 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.somap_pkg
# Loading work.lab08(multiplicacao)
# Loading work.somap(funciona)
vsim work.lab08
# End time: 15:25:43 on Apr 23,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.lab08 
# Start time: 15:25:43 on Apr 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.somap_pkg
# Loading work.lab08(multiplicacao)
# Loading work.somap(funciona)
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat 1 -range 3 0 -starttime 0ps -endtime 1000ps sim:/lab08/SW
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position end  sim:/lab08/produto
add wave -position end  sim:/lab08/HEX3
add wave -position end  sim:/lab08/HEX5
add wave -position end  sim:/lab08/HEX7
add wave -position end  sim:/lab08/HEX4
add wave -position end  sim:/lab08/HEX6
run
# End time: 15:27:04 on Apr 23,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
