library ieee; use ieee.std_logic_1164.all;
entity MUX is port(
     A, B, S:      in       std_logic;
     Y:      out      std_logic);
end MUX;

architecture behavior of MUX is 
begin
      Y <= (((not S) and (A)) or ((S) and (B)));
end behavior;