{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467644675130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644675132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 15:04:34 2016 " "Processing started: Mon Jul  4 15:04:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644675132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467644675132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teste2 -c Teste2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467644675133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467644675346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Teste2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Teste2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste2 " "Found entity 1: Teste2" {  } { { "Teste2.bdf" "" { Schematic "/home-local/aluno/Teste2/Teste2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Banco_registradores.v(25) " "Verilog HDL information at Banco_registradores.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Banco_registradores.v" "" { Text "/home-local/aluno/Teste2/Banco_registradores.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467644675431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "/home-local/aluno/Teste2/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file Flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flipflop " "Found entity 1: Flipflop" {  } { { "Flipflop.v" "" { Text "/home-local/aluno/Teste2/Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/home-local/aluno/Teste2/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador3.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador3 " "Found entity 1: Multiplexador3" {  } { { "Multiplexador3.v" "" { Text "/home-local/aluno/Teste2/Multiplexador3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675434 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "endereco PC.v(23) " "Unrecognized synthesis attribute \"endereco\" at PC.v(23)" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 23 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_dados " "Found entity 1: RAM_dados" {  } { { "RAM_dados.v" "" { Text "/home-local/aluno/Teste2/RAM_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_instrucoes " "Found entity 1: RAM_instrucoes" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675453 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM_Saida.v(24) " "Verilog HDL information at RAM_Saida.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "RAM_Saida.v" "" { Text "/home-local/aluno/Teste2/RAM_Saida.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467644675454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Saida.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Saida " "Found entity 1: RAM_Saida" {  } { { "RAM_Saida.v" "" { Text "/home-local/aluno/Teste2/RAM_Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testef2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Testef2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testef2 " "Found entity 1: Testef2" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/Teste2/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home-local/aluno/Teste2/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644675458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testef2 " "Elaborating entity \"Testef2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467644675527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "Testef2.bdf" "inst6" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 1144 1304 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst8 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst8\"" {  } { { "Testef2.bdf" "inst8" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 112 280 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/Teste2/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644675533 "|Testef2|DeBounce:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst4 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst4\"" {  } { { "Testef2.bdf" "inst4" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 848 1048 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(26) " "Verilog HDL assignment warning at BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644675534 "|Testef2|BCD:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(22) " "Verilog HDL assignment warning at BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644675534 "|Testef2|BCD:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst7 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst7\"" {  } { { "Testef2.bdf" "inst7" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Saida CPU:inst7\|RAM_Saida:inst11 " "Elaborating entity \"RAM_Saida\" for hierarchy \"CPU:inst7\|RAM_Saida:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 168 2336 2560 312 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_saida " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_saida\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644675548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle CPU:inst7\|Unidade_de_controle:inst19 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"CPU:inst7\|Unidade_de_controle:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 16 1616 1824 256 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675549 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(310) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(310): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(325) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(325): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(339) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(339): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Unidade_de_controle.v(342) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(342): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(355) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(355): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Unidade_de_controle.v(358) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(358): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(371) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(371): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z Unidade_de_controle.v(374) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(374): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(387) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(387): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675550 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z Unidade_de_controle.v(390) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(390): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 390 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644675551 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop CPU:inst7\|Flipflop:inst9 " "Elaborating entity \"Flipflop\" for hierarchy \"CPU:inst7\|Flipflop:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 600 1888 2024 712 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:inst7\|ULA:inst5 " "Elaborating entity \"ULA\" for hierarchy \"CPU:inst7\|ULA:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675552 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"Resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[0\] ULA.v(9) " "Inferred latch for \"Resultado\[0\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[1\] ULA.v(9) " "Inferred latch for \"Resultado\[1\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[2\] ULA.v(9) " "Inferred latch for \"Resultado\[2\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[3\] ULA.v(9) " "Inferred latch for \"Resultado\[3\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[4\] ULA.v(9) " "Inferred latch for \"Resultado\[4\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675554 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[5\] ULA.v(9) " "Inferred latch for \"Resultado\[5\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[6\] ULA.v(9) " "Inferred latch for \"Resultado\[6\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[7\] ULA.v(9) " "Inferred latch for \"Resultado\[7\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[8\] ULA.v(9) " "Inferred latch for \"Resultado\[8\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[9\] ULA.v(9) " "Inferred latch for \"Resultado\[9\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[10\] ULA.v(9) " "Inferred latch for \"Resultado\[10\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[11\] ULA.v(9) " "Inferred latch for \"Resultado\[11\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[12\] ULA.v(9) " "Inferred latch for \"Resultado\[12\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[13\] ULA.v(9) " "Inferred latch for \"Resultado\[13\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[14\] ULA.v(9) " "Inferred latch for \"Resultado\[14\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[15\] ULA.v(9) " "Inferred latch for \"Resultado\[15\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[16\] ULA.v(9) " "Inferred latch for \"Resultado\[16\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[17\] ULA.v(9) " "Inferred latch for \"Resultado\[17\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[18\] ULA.v(9) " "Inferred latch for \"Resultado\[18\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[19\] ULA.v(9) " "Inferred latch for \"Resultado\[19\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[20\] ULA.v(9) " "Inferred latch for \"Resultado\[20\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[21\] ULA.v(9) " "Inferred latch for \"Resultado\[21\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[22\] ULA.v(9) " "Inferred latch for \"Resultado\[22\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675555 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[23\] ULA.v(9) " "Inferred latch for \"Resultado\[23\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[24\] ULA.v(9) " "Inferred latch for \"Resultado\[24\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[25\] ULA.v(9) " "Inferred latch for \"Resultado\[25\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[26\] ULA.v(9) " "Inferred latch for \"Resultado\[26\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[27\] ULA.v(9) " "Inferred latch for \"Resultado\[27\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[28\] ULA.v(9) " "Inferred latch for \"Resultado\[28\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[29\] ULA.v(9) " "Inferred latch for \"Resultado\[29\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[30\] ULA.v(9) " "Inferred latch for \"Resultado\[30\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[31\] ULA.v(9) " "Inferred latch for \"Resultado\[31\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644675556 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores CPU:inst7\|Banco_registradores:inst3 " "Elaborating entity \"Banco_registradores\" for hierarchy \"CPU:inst7\|Banco_registradores:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1184 1424 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador CPU:inst7\|Multiplexador:inst10 " "Elaborating entity \"Multiplexador\" for hierarchy \"CPU:inst7\|Multiplexador:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 648 912 1080 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Extensor.v 1 1 " "Using design file Extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "/home-local/aluno/Teste2/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644675576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1467644675576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor CPU:inst7\|Extensor:inst15 " "Elaborating entity \"Extensor\" for hierarchy \"CPU:inst7\|Extensor:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 664 424 592 744 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_dados CPU:inst7\|RAM_dados:inst4 " "Elaborating entity \"RAM_dados\" for hierarchy \"CPU:inst7\|RAM_dados:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 2568 2784 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675578 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_dados " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_dados\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644675623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_instrucoes CPU:inst7\|RAM_instrucoes:inst2 " "Elaborating entity \"RAM_instrucoes\" for hierarchy \"CPU:inst7\|RAM_instrucoes:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 432 728 944 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644675625 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_instrucoes\[0\]\[39\] 0 RAM_instrucoes.v(11) " "Net \"ram_instrucoes\[0\]\[39\]\" at RAM_instrucoes.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467644675845 "|Testef2|CPU:inst7|RAM_instrucoes:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_instrucoes\[39..1\] 0 RAM_instrucoes.v(11) " "Net \"ram_instrucoes\[39..1\]\" at RAM_instrucoes.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467644675846 "|Testef2|CPU:inst7|RAM_instrucoes:inst2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_instrucoes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_instrucoes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644675982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst7\|PC:inst " "Elaborating entity \"PC\" for hierarchy \"CPU:inst7\|PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 432 336 584 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644676016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (11)" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644676017 "|Testef2|Teste2:inst|PC:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:inst7\|ULA:inst5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:inst7\|ULA:inst5\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644687296 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1467644687296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644687357 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467644687357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644687414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644687414 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } } { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } } { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644687464 "|Testef2|CPU:inst7|ULA:inst5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } } { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } } { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644687464 "|Testef2|CPU:inst7|ULA:inst5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1467644687464 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1467644687464 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1467644688236 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1467644688236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[6\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688242 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[5\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688242 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[4\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688242 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[3\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688242 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[2\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[1\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[0\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[2\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|N " "Latch CPU:inst7\|ULA:inst5\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[7\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[8\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688243 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[9\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[10\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[11\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[12\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[13\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[14\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[15\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688244 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[16\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[17\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[18\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[19\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[20\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[21\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688245 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[22\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[23\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[24\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[25\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[26\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[27\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688246 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[28\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688247 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[29\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688247 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[30\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644688247 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644688247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1467644690979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1467644696288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Teste2/output_files/Teste2.map.smsg " "Generated suppressed messages file /home-local/aluno/Teste2/output_files/Teste2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467644696455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467644696742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644696742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3112 " "Implemented 3112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467644697230 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467644697230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3044 " "Implemented 3044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467644697230 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1467644697230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467644697230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644697278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 15:04:57 2016 " "Processing ended: Mon Jul  4 15:04:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644697278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644697278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644697278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467644697278 ""}
