// Seed: 1018378974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output supply0 id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : 1  -  (  -1  )] id_17 = id_11;
  assign id_15 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_1
  );
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_7 = 1;
  if (-1) assign id_4 = id_1;
  assign id_2 = id_3;
endmodule
