// Seed: 4054362301
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5
);
  wire id_7;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_6,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4
);
  assign id_6 = -1 || id_4;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd7,
    parameter id_6 = 32'd72
) (
    output tri0 id_0,
    input uwire id_1,
    output uwire id_2,
    output tri1 id_3,
    input wire _id_4,
    output tri1 id_5,
    input supply1 _id_6
);
  wire [1 : id_6  !==  id_4  >  id_4] id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
endmodule
