{
    "code": "```verilog\nmodule TopModule (\n    input wire in1,  // 1-bit input\n    input wire in2,  // 1-bit input\n    input wire in3,  // 1-bit input\n    output wire out  // 1-bit output\n);\n\n    assign out = ~((in1 ^ in2) ^ in3);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}