ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB69:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * File Name          : TIM.c
   4:Core/Src/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/tim.c ****   *                      of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** 
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 2


  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  38:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   htim1.Instance = TIM1;
  41:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  42:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  43:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  44:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  45:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  46:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  47:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  58:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  59:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  60:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  62:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  63:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****     Error_Handler();
  79:Core/Src/tim.c ****   }
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  87:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 3


  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c **** }
  94:Core/Src/tim.c **** /* TIM2 init function */
  95:Core/Src/tim.c **** void MX_TIM2_Init(void)
  96:Core/Src/tim.c **** {
  27              		.loc 1 96 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
  97:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 97 3 view .LVU1
  39              		.loc 1 97 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  98:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 98 3 is_stmt 1 view .LVU3
  46              		.loc 1 98 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   htim2.Instance = TIM2;
  50              		.loc 1 100 3 is_stmt 1 view .LVU5
  51              		.loc 1 100 18 is_stmt 0 view .LVU6
  52 0014 1248     		ldr	r0, .L7
  53 0016 4FF08042 		mov	r2, #1073741824
  54 001a 0260     		str	r2, [r0]
 101:Core/Src/tim.c ****   htim2.Init.Prescaler = 72-1;
  55              		.loc 1 101 3 is_stmt 1 view .LVU7
  56              		.loc 1 101 24 is_stmt 0 view .LVU8
  57 001c 4722     		movs	r2, #71
  58 001e 4260     		str	r2, [r0, #4]
 102:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 102 3 is_stmt 1 view .LVU9
  60              		.loc 1 102 26 is_stmt 0 view .LVU10
  61 0020 8360     		str	r3, [r0, #8]
 103:Core/Src/tim.c ****   htim2.Init.Period = 5000;
  62              		.loc 1 103 3 is_stmt 1 view .LVU11
  63              		.loc 1 103 21 is_stmt 0 view .LVU12
  64 0022 41F28832 		movw	r2, #5000
  65 0026 C260     		str	r2, [r0, #12]
 104:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  66              		.loc 1 104 3 is_stmt 1 view .LVU13
  67              		.loc 1 104 28 is_stmt 0 view .LVU14
  68 0028 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 4


 105:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 105 3 is_stmt 1 view .LVU15
  70              		.loc 1 105 32 is_stmt 0 view .LVU16
  71 002a 8361     		str	r3, [r0, #24]
 106:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  72              		.loc 1 106 3 is_stmt 1 view .LVU17
  73              		.loc 1 106 23 is_stmt 0 view .LVU18
  74 002c 0123     		movs	r3, #1
  75 002e 0393     		str	r3, [sp, #12]
 107:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  76              		.loc 1 107 3 is_stmt 1 view .LVU19
 108:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  77              		.loc 1 108 3 view .LVU20
  78              		.loc 1 108 24 is_stmt 0 view .LVU21
  79 0030 0593     		str	r3, [sp, #20]
 109:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 109 3 is_stmt 1 view .LVU22
 110:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 110 3 view .LVU23
 111:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 111 3 view .LVU24
 112:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 112 3 view .LVU25
  84              		.loc 1 112 24 is_stmt 0 view .LVU26
  85 0032 0993     		str	r3, [sp, #36]
 113:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 113 3 is_stmt 1 view .LVU27
 114:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 114 3 view .LVU28
 115:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  88              		.loc 1 115 3 view .LVU29
  89              		.loc 1 115 7 is_stmt 0 view .LVU30
  90 0034 03A9     		add	r1, sp, #12
  91 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 115 6 view .LVU31
  94 003a 50B9     		cbnz	r0, .L5
  95              	.L2:
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 119 3 is_stmt 1 view .LVU32
  97              		.loc 1 119 37 is_stmt 0 view .LVU33
  98 003c 0023     		movs	r3, #0
  99 003e 0193     		str	r3, [sp, #4]
 120:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 120 3 is_stmt 1 view .LVU34
 101              		.loc 1 120 33 is_stmt 0 view .LVU35
 102 0040 0293     		str	r3, [sp, #8]
 121:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 103              		.loc 1 121 3 is_stmt 1 view .LVU36
 104              		.loc 1 121 7 is_stmt 0 view .LVU37
 105 0042 01A9     		add	r1, sp, #4
 106 0044 0648     		ldr	r0, .L7
 107 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 5


 109              		.loc 1 121 6 view .LVU38
 110 004a 28B9     		cbnz	r0, .L6
 111              	.L1:
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****     Error_Handler();
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c **** }
 112              		.loc 1 126 1 view .LVU39
 113 004c 0DB0     		add	sp, sp, #52
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 004e 5DF804FB 		ldr	pc, [sp], #4
 119              	.L5:
 120              	.LCFI3:
 121              		.cfi_restore_state
 117:Core/Src/tim.c ****   }
 122              		.loc 1 117 5 is_stmt 1 view .LVU40
 123 0052 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 0056 F1E7     		b	.L2
 126              	.L6:
 123:Core/Src/tim.c ****   }
 127              		.loc 1 123 5 view .LVU41
 128 0058 FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130              		.loc 1 126 1 is_stmt 0 view .LVU42
 131 005c F6E7     		b	.L1
 132              	.L8:
 133 005e 00BF     		.align	2
 134              	.L7:
 135 0060 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE69:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	MX_TIM3_Init:
 148              	.LFB70:
 127:Core/Src/tim.c **** /* TIM3 init function */
 128:Core/Src/tim.c **** void MX_TIM3_Init(void)
 129:Core/Src/tim.c **** {
 149              		.loc 1 129 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 48
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 8DB0     		sub	sp, sp, #52
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 6


 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 56
 130:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 160              		.loc 1 130 3 view .LVU44
 161              		.loc 1 130 27 is_stmt 0 view .LVU45
 162 0004 2422     		movs	r2, #36
 163 0006 0021     		movs	r1, #0
 164 0008 03A8     		add	r0, sp, #12
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL5:
 131:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 131 3 is_stmt 1 view .LVU46
 168              		.loc 1 131 27 is_stmt 0 view .LVU47
 169 000e 0023     		movs	r3, #0
 170 0010 0193     		str	r3, [sp, #4]
 171 0012 0293     		str	r3, [sp, #8]
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   htim3.Instance = TIM3;
 172              		.loc 1 133 3 is_stmt 1 view .LVU48
 173              		.loc 1 133 18 is_stmt 0 view .LVU49
 174 0014 1148     		ldr	r0, .L15
 175 0016 124A     		ldr	r2, .L15+4
 176 0018 0260     		str	r2, [r0]
 134:Core/Src/tim.c ****   htim3.Init.Prescaler = 72-1;
 177              		.loc 1 134 3 is_stmt 1 view .LVU50
 178              		.loc 1 134 24 is_stmt 0 view .LVU51
 179 001a 4722     		movs	r2, #71
 180 001c 4260     		str	r2, [r0, #4]
 135:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 181              		.loc 1 135 3 is_stmt 1 view .LVU52
 182              		.loc 1 135 26 is_stmt 0 view .LVU53
 183 001e 8360     		str	r3, [r0, #8]
 136:Core/Src/tim.c ****   htim3.Init.Period = 5000;
 184              		.loc 1 136 3 is_stmt 1 view .LVU54
 185              		.loc 1 136 21 is_stmt 0 view .LVU55
 186 0020 41F28832 		movw	r2, #5000
 187 0024 C260     		str	r2, [r0, #12]
 137:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 188              		.loc 1 137 3 is_stmt 1 view .LVU56
 189              		.loc 1 137 28 is_stmt 0 view .LVU57
 190 0026 0361     		str	r3, [r0, #16]
 138:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191              		.loc 1 138 3 is_stmt 1 view .LVU58
 192              		.loc 1 138 32 is_stmt 0 view .LVU59
 193 0028 8361     		str	r3, [r0, #24]
 139:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 194              		.loc 1 139 3 is_stmt 1 view .LVU60
 195              		.loc 1 139 23 is_stmt 0 view .LVU61
 196 002a 0123     		movs	r3, #1
 197 002c 0393     		str	r3, [sp, #12]
 140:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 198              		.loc 1 140 3 is_stmt 1 view .LVU62
 141:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 199              		.loc 1 141 3 view .LVU63
 200              		.loc 1 141 24 is_stmt 0 view .LVU64
 201 002e 0593     		str	r3, [sp, #20]
 142:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 7


 202              		.loc 1 142 3 is_stmt 1 view .LVU65
 143:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 203              		.loc 1 143 3 view .LVU66
 144:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 204              		.loc 1 144 3 view .LVU67
 145:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 205              		.loc 1 145 3 view .LVU68
 206              		.loc 1 145 24 is_stmt 0 view .LVU69
 207 0030 0993     		str	r3, [sp, #36]
 146:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 146 3 is_stmt 1 view .LVU70
 147:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 209              		.loc 1 147 3 view .LVU71
 148:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 210              		.loc 1 148 3 view .LVU72
 211              		.loc 1 148 7 is_stmt 0 view .LVU73
 212 0032 03A9     		add	r1, sp, #12
 213 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 214              	.LVL6:
 215              		.loc 1 148 6 view .LVU74
 216 0038 50B9     		cbnz	r0, .L13
 217              	.L10:
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 218              		.loc 1 152 3 is_stmt 1 view .LVU75
 219              		.loc 1 152 37 is_stmt 0 view .LVU76
 220 003a 0023     		movs	r3, #0
 221 003c 0193     		str	r3, [sp, #4]
 153:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 222              		.loc 1 153 3 is_stmt 1 view .LVU77
 223              		.loc 1 153 33 is_stmt 0 view .LVU78
 224 003e 0293     		str	r3, [sp, #8]
 154:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 225              		.loc 1 154 3 is_stmt 1 view .LVU79
 226              		.loc 1 154 7 is_stmt 0 view .LVU80
 227 0040 01A9     		add	r1, sp, #4
 228 0042 0648     		ldr	r0, .L15
 229 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL7:
 231              		.loc 1 154 6 view .LVU81
 232 0048 28B9     		cbnz	r0, .L14
 233              	.L9:
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c **** }
 234              		.loc 1 159 1 view .LVU82
 235 004a 0DB0     		add	sp, sp, #52
 236              	.LCFI6:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 004c 5DF804FB 		ldr	pc, [sp], #4
 241              	.L13:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 8


 242              	.LCFI7:
 243              		.cfi_restore_state
 150:Core/Src/tim.c ****   }
 244              		.loc 1 150 5 is_stmt 1 view .LVU83
 245 0050 FFF7FEFF 		bl	Error_Handler
 246              	.LVL8:
 247 0054 F1E7     		b	.L10
 248              	.L14:
 156:Core/Src/tim.c ****   }
 249              		.loc 1 156 5 view .LVU84
 250 0056 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252              		.loc 1 159 1 is_stmt 0 view .LVU85
 253 005a F6E7     		b	.L9
 254              	.L16:
 255              		.align	2
 256              	.L15:
 257 005c 00000000 		.word	.LANCHOR1
 258 0060 00040040 		.word	1073742848
 259              		.cfi_endproc
 260              	.LFE70:
 262              		.section	.text.MX_TIM4_Init,"ax",%progbits
 263              		.align	1
 264              		.global	MX_TIM4_Init
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu softvfp
 270              	MX_TIM4_Init:
 271              	.LFB71:
 160:Core/Src/tim.c **** /* TIM4 init function */
 161:Core/Src/tim.c **** void MX_TIM4_Init(void)
 162:Core/Src/tim.c **** {
 272              		.loc 1 162 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 48
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 00B5     		push	{lr}
 277              	.LCFI8:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 14, -4
 280 0002 8DB0     		sub	sp, sp, #52
 281              	.LCFI9:
 282              		.cfi_def_cfa_offset 56
 163:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 283              		.loc 1 163 3 view .LVU87
 284              		.loc 1 163 27 is_stmt 0 view .LVU88
 285 0004 2422     		movs	r2, #36
 286 0006 0021     		movs	r1, #0
 287 0008 03A8     		add	r0, sp, #12
 288 000a FFF7FEFF 		bl	memset
 289              	.LVL10:
 164:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 290              		.loc 1 164 3 is_stmt 1 view .LVU89
 291              		.loc 1 164 27 is_stmt 0 view .LVU90
 292 000e 0023     		movs	r3, #0
 293 0010 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 9


 294 0012 0293     		str	r3, [sp, #8]
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   htim4.Instance = TIM4;
 295              		.loc 1 166 3 is_stmt 1 view .LVU91
 296              		.loc 1 166 18 is_stmt 0 view .LVU92
 297 0014 1148     		ldr	r0, .L23
 298 0016 124A     		ldr	r2, .L23+4
 299 0018 0260     		str	r2, [r0]
 167:Core/Src/tim.c ****   htim4.Init.Prescaler = 72-1;
 300              		.loc 1 167 3 is_stmt 1 view .LVU93
 301              		.loc 1 167 24 is_stmt 0 view .LVU94
 302 001a 4722     		movs	r2, #71
 303 001c 4260     		str	r2, [r0, #4]
 168:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 304              		.loc 1 168 3 is_stmt 1 view .LVU95
 305              		.loc 1 168 26 is_stmt 0 view .LVU96
 306 001e 8360     		str	r3, [r0, #8]
 169:Core/Src/tim.c ****   htim4.Init.Period = 5000;
 307              		.loc 1 169 3 is_stmt 1 view .LVU97
 308              		.loc 1 169 21 is_stmt 0 view .LVU98
 309 0020 41F28832 		movw	r2, #5000
 310 0024 C260     		str	r2, [r0, #12]
 170:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 311              		.loc 1 170 3 is_stmt 1 view .LVU99
 312              		.loc 1 170 28 is_stmt 0 view .LVU100
 313 0026 0361     		str	r3, [r0, #16]
 171:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 314              		.loc 1 171 3 is_stmt 1 view .LVU101
 315              		.loc 1 171 32 is_stmt 0 view .LVU102
 316 0028 8361     		str	r3, [r0, #24]
 172:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 317              		.loc 1 172 3 is_stmt 1 view .LVU103
 318              		.loc 1 172 23 is_stmt 0 view .LVU104
 319 002a 0123     		movs	r3, #1
 320 002c 0393     		str	r3, [sp, #12]
 173:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 321              		.loc 1 173 3 is_stmt 1 view .LVU105
 174:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 322              		.loc 1 174 3 view .LVU106
 323              		.loc 1 174 24 is_stmt 0 view .LVU107
 324 002e 0593     		str	r3, [sp, #20]
 175:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 325              		.loc 1 175 3 is_stmt 1 view .LVU108
 176:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 326              		.loc 1 176 3 view .LVU109
 177:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 327              		.loc 1 177 3 view .LVU110
 178:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 328              		.loc 1 178 3 view .LVU111
 329              		.loc 1 178 24 is_stmt 0 view .LVU112
 330 0030 0993     		str	r3, [sp, #36]
 179:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 331              		.loc 1 179 3 is_stmt 1 view .LVU113
 180:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 332              		.loc 1 180 3 view .LVU114
 181:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 333              		.loc 1 181 3 view .LVU115
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 10


 334              		.loc 1 181 7 is_stmt 0 view .LVU116
 335 0032 03A9     		add	r1, sp, #12
 336 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 337              	.LVL11:
 338              		.loc 1 181 6 view .LVU117
 339 0038 50B9     		cbnz	r0, .L21
 340              	.L18:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****     Error_Handler();
 184:Core/Src/tim.c ****   }
 185:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 341              		.loc 1 185 3 is_stmt 1 view .LVU118
 342              		.loc 1 185 37 is_stmt 0 view .LVU119
 343 003a 0023     		movs	r3, #0
 344 003c 0193     		str	r3, [sp, #4]
 186:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 345              		.loc 1 186 3 is_stmt 1 view .LVU120
 346              		.loc 1 186 33 is_stmt 0 view .LVU121
 347 003e 0293     		str	r3, [sp, #8]
 187:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 348              		.loc 1 187 3 is_stmt 1 view .LVU122
 349              		.loc 1 187 7 is_stmt 0 view .LVU123
 350 0040 01A9     		add	r1, sp, #4
 351 0042 0648     		ldr	r0, .L23
 352 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 353              	.LVL12:
 354              		.loc 1 187 6 view .LVU124
 355 0048 28B9     		cbnz	r0, .L22
 356              	.L17:
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****     Error_Handler();
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c **** }
 357              		.loc 1 192 1 view .LVU125
 358 004a 0DB0     		add	sp, sp, #52
 359              	.LCFI10:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 4
 362              		@ sp needed
 363 004c 5DF804FB 		ldr	pc, [sp], #4
 364              	.L21:
 365              	.LCFI11:
 366              		.cfi_restore_state
 183:Core/Src/tim.c ****   }
 367              		.loc 1 183 5 is_stmt 1 view .LVU126
 368 0050 FFF7FEFF 		bl	Error_Handler
 369              	.LVL13:
 370 0054 F1E7     		b	.L18
 371              	.L22:
 189:Core/Src/tim.c ****   }
 372              		.loc 1 189 5 view .LVU127
 373 0056 FFF7FEFF 		bl	Error_Handler
 374              	.LVL14:
 375              		.loc 1 192 1 is_stmt 0 view .LVU128
 376 005a F6E7     		b	.L17
 377              	.L24:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 11


 378              		.align	2
 379              	.L23:
 380 005c 00000000 		.word	.LANCHOR2
 381 0060 00080040 		.word	1073743872
 382              		.cfi_endproc
 383              	.LFE71:
 385              		.section	.text.MX_TIM5_Init,"ax",%progbits
 386              		.align	1
 387              		.global	MX_TIM5_Init
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu softvfp
 393              	MX_TIM5_Init:
 394              	.LFB72:
 193:Core/Src/tim.c **** /* TIM5 init function */
 194:Core/Src/tim.c **** void MX_TIM5_Init(void)
 195:Core/Src/tim.c **** {
 395              		.loc 1 195 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 48
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399 0000 00B5     		push	{lr}
 400              	.LCFI12:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 14, -4
 403 0002 8DB0     		sub	sp, sp, #52
 404              	.LCFI13:
 405              		.cfi_def_cfa_offset 56
 196:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 406              		.loc 1 196 3 view .LVU130
 407              		.loc 1 196 27 is_stmt 0 view .LVU131
 408 0004 2422     		movs	r2, #36
 409 0006 0021     		movs	r1, #0
 410 0008 03A8     		add	r0, sp, #12
 411 000a FFF7FEFF 		bl	memset
 412              	.LVL15:
 197:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 413              		.loc 1 197 3 is_stmt 1 view .LVU132
 414              		.loc 1 197 27 is_stmt 0 view .LVU133
 415 000e 0023     		movs	r3, #0
 416 0010 0193     		str	r3, [sp, #4]
 417 0012 0293     		str	r3, [sp, #8]
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   htim5.Instance = TIM5;
 418              		.loc 1 199 3 is_stmt 1 view .LVU134
 419              		.loc 1 199 18 is_stmt 0 view .LVU135
 420 0014 1148     		ldr	r0, .L31
 421 0016 124A     		ldr	r2, .L31+4
 422 0018 0260     		str	r2, [r0]
 200:Core/Src/tim.c ****   htim5.Init.Prescaler = 72-1;
 423              		.loc 1 200 3 is_stmt 1 view .LVU136
 424              		.loc 1 200 24 is_stmt 0 view .LVU137
 425 001a 4722     		movs	r2, #71
 426 001c 4260     		str	r2, [r0, #4]
 201:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 427              		.loc 1 201 3 is_stmt 1 view .LVU138
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 12


 428              		.loc 1 201 26 is_stmt 0 view .LVU139
 429 001e 8360     		str	r3, [r0, #8]
 202:Core/Src/tim.c ****   htim5.Init.Period = 5000;
 430              		.loc 1 202 3 is_stmt 1 view .LVU140
 431              		.loc 1 202 21 is_stmt 0 view .LVU141
 432 0020 41F28832 		movw	r2, #5000
 433 0024 C260     		str	r2, [r0, #12]
 203:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 434              		.loc 1 203 3 is_stmt 1 view .LVU142
 435              		.loc 1 203 28 is_stmt 0 view .LVU143
 436 0026 0361     		str	r3, [r0, #16]
 204:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 437              		.loc 1 204 3 is_stmt 1 view .LVU144
 438              		.loc 1 204 32 is_stmt 0 view .LVU145
 439 0028 8361     		str	r3, [r0, #24]
 205:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 440              		.loc 1 205 3 is_stmt 1 view .LVU146
 441              		.loc 1 205 23 is_stmt 0 view .LVU147
 442 002a 0123     		movs	r3, #1
 443 002c 0393     		str	r3, [sp, #12]
 206:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 444              		.loc 1 206 3 is_stmt 1 view .LVU148
 207:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 445              		.loc 1 207 3 view .LVU149
 446              		.loc 1 207 24 is_stmt 0 view .LVU150
 447 002e 0593     		str	r3, [sp, #20]
 208:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 448              		.loc 1 208 3 is_stmt 1 view .LVU151
 209:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 449              		.loc 1 209 3 view .LVU152
 210:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 450              		.loc 1 210 3 view .LVU153
 211:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 451              		.loc 1 211 3 view .LVU154
 452              		.loc 1 211 24 is_stmt 0 view .LVU155
 453 0030 0993     		str	r3, [sp, #36]
 212:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 454              		.loc 1 212 3 is_stmt 1 view .LVU156
 213:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 455              		.loc 1 213 3 view .LVU157
 214:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 456              		.loc 1 214 3 view .LVU158
 457              		.loc 1 214 7 is_stmt 0 view .LVU159
 458 0032 03A9     		add	r1, sp, #12
 459 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 460              	.LVL16:
 461              		.loc 1 214 6 view .LVU160
 462 0038 50B9     		cbnz	r0, .L29
 463              	.L26:
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****     Error_Handler();
 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 464              		.loc 1 218 3 is_stmt 1 view .LVU161
 465              		.loc 1 218 37 is_stmt 0 view .LVU162
 466 003a 0023     		movs	r3, #0
 467 003c 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 13


 219:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 468              		.loc 1 219 3 is_stmt 1 view .LVU163
 469              		.loc 1 219 33 is_stmt 0 view .LVU164
 470 003e 0293     		str	r3, [sp, #8]
 220:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 471              		.loc 1 220 3 is_stmt 1 view .LVU165
 472              		.loc 1 220 7 is_stmt 0 view .LVU166
 473 0040 01A9     		add	r1, sp, #4
 474 0042 0648     		ldr	r0, .L31
 475 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 476              	.LVL17:
 477              		.loc 1 220 6 view .LVU167
 478 0048 28B9     		cbnz	r0, .L30
 479              	.L25:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c **** }
 480              		.loc 1 225 1 view .LVU168
 481 004a 0DB0     		add	sp, sp, #52
 482              	.LCFI14:
 483              		.cfi_remember_state
 484              		.cfi_def_cfa_offset 4
 485              		@ sp needed
 486 004c 5DF804FB 		ldr	pc, [sp], #4
 487              	.L29:
 488              	.LCFI15:
 489              		.cfi_restore_state
 216:Core/Src/tim.c ****   }
 490              		.loc 1 216 5 is_stmt 1 view .LVU169
 491 0050 FFF7FEFF 		bl	Error_Handler
 492              	.LVL18:
 493 0054 F1E7     		b	.L26
 494              	.L30:
 222:Core/Src/tim.c ****   }
 495              		.loc 1 222 5 view .LVU170
 496 0056 FFF7FEFF 		bl	Error_Handler
 497              	.LVL19:
 498              		.loc 1 225 1 is_stmt 0 view .LVU171
 499 005a F6E7     		b	.L25
 500              	.L32:
 501              		.align	2
 502              	.L31:
 503 005c 00000000 		.word	.LANCHOR3
 504 0060 000C0040 		.word	1073744896
 505              		.cfi_endproc
 506              	.LFE72:
 508              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 509              		.align	1
 510              		.global	HAL_TIM_PWM_MspInit
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 514              		.fpu softvfp
 516              	HAL_TIM_PWM_MspInit:
 517              	.LVL20:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 14


 518              	.LFB73:
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 228:Core/Src/tim.c **** {
 519              		.loc 1 228 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 524              		.loc 1 230 3 view .LVU173
 525              		.loc 1 230 19 is_stmt 0 view .LVU174
 526 0000 0268     		ldr	r2, [r0]
 527              		.loc 1 230 5 view .LVU175
 528 0002 094B     		ldr	r3, .L40
 529 0004 9A42     		cmp	r2, r3
 530 0006 00D0     		beq	.L39
 531 0008 7047     		bx	lr
 532              	.L39:
 228:Core/Src/tim.c **** 
 533              		.loc 1 228 1 view .LVU176
 534 000a 82B0     		sub	sp, sp, #8
 535              	.LCFI16:
 536              		.cfi_def_cfa_offset 8
 231:Core/Src/tim.c ****   {
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 235:Core/Src/tim.c ****     /* TIM1 clock enable */
 236:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 537              		.loc 1 236 5 is_stmt 1 view .LVU177
 538              	.LBB2:
 539              		.loc 1 236 5 view .LVU178
 540              		.loc 1 236 5 view .LVU179
 541 000c 03F56443 		add	r3, r3, #58368
 542 0010 9A69     		ldr	r2, [r3, #24]
 543 0012 42F40062 		orr	r2, r2, #2048
 544 0016 9A61     		str	r2, [r3, #24]
 545              		.loc 1 236 5 view .LVU180
 546 0018 9B69     		ldr	r3, [r3, #24]
 547 001a 03F40063 		and	r3, r3, #2048
 548 001e 0193     		str	r3, [sp, #4]
 549              		.loc 1 236 5 view .LVU181
 550 0020 019B     		ldr	r3, [sp, #4]
 551              	.LBE2:
 552              		.loc 1 236 5 view .LVU182
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** }
 553              		.loc 1 241 1 is_stmt 0 view .LVU183
 554 0022 02B0     		add	sp, sp, #8
 555              	.LCFI17:
 556              		.cfi_def_cfa_offset 0
 557              		@ sp needed
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 15


 558 0024 7047     		bx	lr
 559              	.L41:
 560 0026 00BF     		.align	2
 561              	.L40:
 562 0028 002C0140 		.word	1073818624
 563              		.cfi_endproc
 564              	.LFE73:
 566              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 567              		.align	1
 568              		.global	HAL_TIM_Encoder_MspInit
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 572              		.fpu softvfp
 574              	HAL_TIM_Encoder_MspInit:
 575              	.LVL21:
 576              	.LFB74:
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 244:Core/Src/tim.c **** {
 577              		.loc 1 244 1 is_stmt 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 56
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		.loc 1 244 1 is_stmt 0 view .LVU185
 582 0000 00B5     		push	{lr}
 583              	.LCFI18:
 584              		.cfi_def_cfa_offset 4
 585              		.cfi_offset 14, -4
 586 0002 8FB0     		sub	sp, sp, #60
 587              	.LCFI19:
 588              		.cfi_def_cfa_offset 64
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 589              		.loc 1 246 3 is_stmt 1 view .LVU186
 590              		.loc 1 246 20 is_stmt 0 view .LVU187
 591 0004 0023     		movs	r3, #0
 592 0006 0A93     		str	r3, [sp, #40]
 593 0008 0B93     		str	r3, [sp, #44]
 594 000a 0C93     		str	r3, [sp, #48]
 595 000c 0D93     		str	r3, [sp, #52]
 247:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 596              		.loc 1 247 3 is_stmt 1 view .LVU188
 597              		.loc 1 247 23 is_stmt 0 view .LVU189
 598 000e 0368     		ldr	r3, [r0]
 599              		.loc 1 247 5 view .LVU190
 600 0010 B3F1804F 		cmp	r3, #1073741824
 601 0014 0BD0     		beq	.L48
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 252:Core/Src/tim.c ****     /* TIM2 clock enable */
 253:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 256:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 16


 257:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 258:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 259:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 260:Core/Src/tim.c ****     */
 261:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 267:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 268:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 276:Core/Src/tim.c ****   }
 277:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 602              		.loc 1 277 8 is_stmt 1 view .LVU191
 603              		.loc 1 277 10 is_stmt 0 view .LVU192
 604 0016 4C4A     		ldr	r2, .L52
 605 0018 9342     		cmp	r3, r2
 606 001a 3FD0     		beq	.L49
 278:Core/Src/tim.c ****   {
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 282:Core/Src/tim.c ****     /* TIM3 clock enable */
 283:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 286:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 287:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 288:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 289:Core/Src/tim.c ****     */
 290:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 291:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 292:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 298:Core/Src/tim.c ****   }
 299:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 607              		.loc 1 299 8 is_stmt 1 view .LVU193
 608              		.loc 1 299 10 is_stmt 0 view .LVU194
 609 001c 4B4A     		ldr	r2, .L52+4
 610 001e 9342     		cmp	r3, r2
 611 0020 56D0     		beq	.L50
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 17


 304:Core/Src/tim.c ****     /* TIM4 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 308:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 309:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 310:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 311:Core/Src/tim.c ****     */
 312:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 313:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 314:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM4_ENABLE();
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 322:Core/Src/tim.c ****   }
 323:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 612              		.loc 1 323 8 is_stmt 1 view .LVU195
 613              		.loc 1 323 10 is_stmt 0 view .LVU196
 614 0022 4B4A     		ldr	r2, .L52+8
 615 0024 9342     		cmp	r3, r2
 616 0026 75D0     		beq	.L51
 617              	.LVL22:
 618              	.L42:
 324:Core/Src/tim.c ****   {
 325:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 326:Core/Src/tim.c **** 
 327:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 328:Core/Src/tim.c ****     /* TIM5 clock enable */
 329:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 332:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 333:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 334:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 335:Core/Src/tim.c ****     */
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 344:Core/Src/tim.c ****   }
 345:Core/Src/tim.c **** }
 619              		.loc 1 345 1 view .LVU197
 620 0028 0FB0     		add	sp, sp, #60
 621              	.LCFI20:
 622              		.cfi_remember_state
 623              		.cfi_def_cfa_offset 4
 624              		@ sp needed
 625 002a 5DF804FB 		ldr	pc, [sp], #4
 626              	.LVL23:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 18


 627              	.L48:
 628              	.LCFI21:
 629              		.cfi_restore_state
 253:Core/Src/tim.c **** 
 630              		.loc 1 253 5 is_stmt 1 view .LVU198
 631              	.LBB3:
 253:Core/Src/tim.c **** 
 632              		.loc 1 253 5 view .LVU199
 253:Core/Src/tim.c **** 
 633              		.loc 1 253 5 view .LVU200
 634 002e 03F50433 		add	r3, r3, #135168
 635 0032 DA69     		ldr	r2, [r3, #28]
 636 0034 42F00102 		orr	r2, r2, #1
 637 0038 DA61     		str	r2, [r3, #28]
 253:Core/Src/tim.c **** 
 638              		.loc 1 253 5 view .LVU201
 639 003a DA69     		ldr	r2, [r3, #28]
 640 003c 02F00102 		and	r2, r2, #1
 641 0040 0192     		str	r2, [sp, #4]
 253:Core/Src/tim.c **** 
 642              		.loc 1 253 5 view .LVU202
 643 0042 019A     		ldr	r2, [sp, #4]
 644              	.LBE3:
 253:Core/Src/tim.c **** 
 645              		.loc 1 253 5 view .LVU203
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 646              		.loc 1 255 5 view .LVU204
 647              	.LBB4:
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 648              		.loc 1 255 5 view .LVU205
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 649              		.loc 1 255 5 view .LVU206
 650 0044 9A69     		ldr	r2, [r3, #24]
 651 0046 42F00402 		orr	r2, r2, #4
 652 004a 9A61     		str	r2, [r3, #24]
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 653              		.loc 1 255 5 view .LVU207
 654 004c 9A69     		ldr	r2, [r3, #24]
 655 004e 02F00402 		and	r2, r2, #4
 656 0052 0292     		str	r2, [sp, #8]
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 657              		.loc 1 255 5 view .LVU208
 658 0054 029A     		ldr	r2, [sp, #8]
 659              	.LBE4:
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 660              		.loc 1 255 5 view .LVU209
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 661              		.loc 1 256 5 view .LVU210
 662              	.LBB5:
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 663              		.loc 1 256 5 view .LVU211
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 664              		.loc 1 256 5 view .LVU212
 665 0056 9A69     		ldr	r2, [r3, #24]
 666 0058 42F00802 		orr	r2, r2, #8
 667 005c 9A61     		str	r2, [r3, #24]
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 19


 668              		.loc 1 256 5 view .LVU213
 669 005e 9B69     		ldr	r3, [r3, #24]
 670 0060 03F00803 		and	r3, r3, #8
 671 0064 0393     		str	r3, [sp, #12]
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 672              		.loc 1 256 5 view .LVU214
 673 0066 039B     		ldr	r3, [sp, #12]
 674              	.LBE5:
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 675              		.loc 1 256 5 view .LVU215
 261:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 676              		.loc 1 261 5 view .LVU216
 261:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 677              		.loc 1 261 25 is_stmt 0 view .LVU217
 678 0068 4FF40043 		mov	r3, #32768
 679 006c 0A93     		str	r3, [sp, #40]
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 680              		.loc 1 262 5 is_stmt 1 view .LVU218
 263:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 681              		.loc 1 263 5 view .LVU219
 264:Core/Src/tim.c **** 
 682              		.loc 1 264 5 view .LVU220
 683 006e 0AA9     		add	r1, sp, #40
 684 0070 3848     		ldr	r0, .L52+12
 685              	.LVL24:
 264:Core/Src/tim.c **** 
 686              		.loc 1 264 5 is_stmt 0 view .LVU221
 687 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 688              	.LVL25:
 266:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 689              		.loc 1 266 5 is_stmt 1 view .LVU222
 266:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 690              		.loc 1 266 25 is_stmt 0 view .LVU223
 691 0076 0823     		movs	r3, #8
 692 0078 0A93     		str	r3, [sp, #40]
 267:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 693              		.loc 1 267 5 is_stmt 1 view .LVU224
 267:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 694              		.loc 1 267 26 is_stmt 0 view .LVU225
 695 007a 0023     		movs	r3, #0
 696 007c 0B93     		str	r3, [sp, #44]
 268:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 697              		.loc 1 268 5 is_stmt 1 view .LVU226
 268:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 698              		.loc 1 268 26 is_stmt 0 view .LVU227
 699 007e 0C93     		str	r3, [sp, #48]
 269:Core/Src/tim.c **** 
 700              		.loc 1 269 5 is_stmt 1 view .LVU228
 701 0080 0AA9     		add	r1, sp, #40
 702 0082 3548     		ldr	r0, .L52+16
 703 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 704              	.LVL26:
 271:Core/Src/tim.c **** 
 705              		.loc 1 271 5 view .LVU229
 706              	.LBB6:
 271:Core/Src/tim.c **** 
 707              		.loc 1 271 5 view .LVU230
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 20


 708 0088 344A     		ldr	r2, .L52+20
 709 008a 5368     		ldr	r3, [r2, #4]
 710              	.LVL27:
 271:Core/Src/tim.c **** 
 711              		.loc 1 271 5 view .LVU231
 712 008c 23F44073 		bic	r3, r3, #768
 713              	.LVL28:
 271:Core/Src/tim.c **** 
 714              		.loc 1 271 5 view .LVU232
 271:Core/Src/tim.c **** 
 715              		.loc 1 271 5 view .LVU233
 716 0090 43F0E063 		orr	r3, r3, #117440512
 717              	.LVL29:
 271:Core/Src/tim.c **** 
 718              		.loc 1 271 5 is_stmt 0 view .LVU234
 719 0094 43F48073 		orr	r3, r3, #256
 720              	.LVL30:
 271:Core/Src/tim.c **** 
 721              		.loc 1 271 5 is_stmt 1 view .LVU235
 722 0098 5360     		str	r3, [r2, #4]
 723              	.LBE6:
 271:Core/Src/tim.c **** 
 724              		.loc 1 271 5 view .LVU236
 725 009a C5E7     		b	.L42
 726              	.LVL31:
 727              	.L49:
 283:Core/Src/tim.c **** 
 728              		.loc 1 283 5 view .LVU237
 729              	.LBB7:
 283:Core/Src/tim.c **** 
 730              		.loc 1 283 5 view .LVU238
 283:Core/Src/tim.c **** 
 731              		.loc 1 283 5 view .LVU239
 732 009c 304B     		ldr	r3, .L52+24
 733 009e DA69     		ldr	r2, [r3, #28]
 734 00a0 42F00202 		orr	r2, r2, #2
 735 00a4 DA61     		str	r2, [r3, #28]
 283:Core/Src/tim.c **** 
 736              		.loc 1 283 5 view .LVU240
 737 00a6 DA69     		ldr	r2, [r3, #28]
 738 00a8 02F00202 		and	r2, r2, #2
 739 00ac 0492     		str	r2, [sp, #16]
 283:Core/Src/tim.c **** 
 740              		.loc 1 283 5 view .LVU241
 741 00ae 049A     		ldr	r2, [sp, #16]
 742              	.LBE7:
 283:Core/Src/tim.c **** 
 743              		.loc 1 283 5 view .LVU242
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 744              		.loc 1 285 5 view .LVU243
 745              	.LBB8:
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 746              		.loc 1 285 5 view .LVU244
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 747              		.loc 1 285 5 view .LVU245
 748 00b0 9A69     		ldr	r2, [r3, #24]
 749 00b2 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 21


 750 00b6 9A61     		str	r2, [r3, #24]
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 751              		.loc 1 285 5 view .LVU246
 752 00b8 9B69     		ldr	r3, [r3, #24]
 753 00ba 03F00403 		and	r3, r3, #4
 754 00be 0593     		str	r3, [sp, #20]
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 755              		.loc 1 285 5 view .LVU247
 756 00c0 059B     		ldr	r3, [sp, #20]
 757              	.LBE8:
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 758              		.loc 1 285 5 view .LVU248
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 759              		.loc 1 290 5 view .LVU249
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 760              		.loc 1 290 25 is_stmt 0 view .LVU250
 761 00c2 C023     		movs	r3, #192
 762 00c4 0A93     		str	r3, [sp, #40]
 291:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 763              		.loc 1 291 5 is_stmt 1 view .LVU251
 292:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 764              		.loc 1 292 5 view .LVU252
 293:Core/Src/tim.c **** 
 765              		.loc 1 293 5 view .LVU253
 766 00c6 0AA9     		add	r1, sp, #40
 767 00c8 2248     		ldr	r0, .L52+12
 768              	.LVL32:
 293:Core/Src/tim.c **** 
 769              		.loc 1 293 5 is_stmt 0 view .LVU254
 770 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 771              	.LVL33:
 772 00ce ABE7     		b	.L42
 773              	.LVL34:
 774              	.L50:
 305:Core/Src/tim.c **** 
 775              		.loc 1 305 5 is_stmt 1 view .LVU255
 776              	.LBB9:
 305:Core/Src/tim.c **** 
 777              		.loc 1 305 5 view .LVU256
 305:Core/Src/tim.c **** 
 778              		.loc 1 305 5 view .LVU257
 779 00d0 234B     		ldr	r3, .L52+24
 780 00d2 DA69     		ldr	r2, [r3, #28]
 781 00d4 42F00402 		orr	r2, r2, #4
 782 00d8 DA61     		str	r2, [r3, #28]
 305:Core/Src/tim.c **** 
 783              		.loc 1 305 5 view .LVU258
 784 00da DA69     		ldr	r2, [r3, #28]
 785 00dc 02F00402 		and	r2, r2, #4
 786 00e0 0692     		str	r2, [sp, #24]
 305:Core/Src/tim.c **** 
 787              		.loc 1 305 5 view .LVU259
 788 00e2 069A     		ldr	r2, [sp, #24]
 789              	.LBE9:
 305:Core/Src/tim.c **** 
 790              		.loc 1 305 5 view .LVU260
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 22


 791              		.loc 1 307 5 view .LVU261
 792              	.LBB10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 793              		.loc 1 307 5 view .LVU262
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 794              		.loc 1 307 5 view .LVU263
 795 00e4 9A69     		ldr	r2, [r3, #24]
 796 00e6 42F02002 		orr	r2, r2, #32
 797 00ea 9A61     		str	r2, [r3, #24]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 798              		.loc 1 307 5 view .LVU264
 799 00ec 9B69     		ldr	r3, [r3, #24]
 800 00ee 03F02003 		and	r3, r3, #32
 801 00f2 0793     		str	r3, [sp, #28]
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 802              		.loc 1 307 5 view .LVU265
 803 00f4 079B     		ldr	r3, [sp, #28]
 804              	.LBE10:
 307:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 805              		.loc 1 307 5 view .LVU266
 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 806              		.loc 1 312 5 view .LVU267
 312:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 807              		.loc 1 312 25 is_stmt 0 view .LVU268
 808 00f6 4FF44053 		mov	r3, #12288
 809 00fa 0A93     		str	r3, [sp, #40]
 313:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 810              		.loc 1 313 5 is_stmt 1 view .LVU269
 314:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 811              		.loc 1 314 5 view .LVU270
 315:Core/Src/tim.c **** 
 812              		.loc 1 315 5 view .LVU271
 813 00fc 0AA9     		add	r1, sp, #40
 814 00fe 1948     		ldr	r0, .L52+28
 815              	.LVL35:
 315:Core/Src/tim.c **** 
 816              		.loc 1 315 5 is_stmt 0 view .LVU272
 817 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 818              	.LVL36:
 317:Core/Src/tim.c **** 
 819              		.loc 1 317 5 is_stmt 1 view .LVU273
 820              	.LBB11:
 317:Core/Src/tim.c **** 
 821              		.loc 1 317 5 view .LVU274
 822 0104 154A     		ldr	r2, .L52+20
 823 0106 5368     		ldr	r3, [r2, #4]
 824              	.LVL37:
 317:Core/Src/tim.c **** 
 825              		.loc 1 317 5 view .LVU275
 317:Core/Src/tim.c **** 
 826              		.loc 1 317 5 view .LVU276
 827 0108 43F0E063 		orr	r3, r3, #117440512
 828              	.LVL38:
 317:Core/Src/tim.c **** 
 829              		.loc 1 317 5 is_stmt 0 view .LVU277
 830 010c 43F48053 		orr	r3, r3, #4096
 831              	.LVL39:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 23


 317:Core/Src/tim.c **** 
 832              		.loc 1 317 5 is_stmt 1 view .LVU278
 833 0110 5360     		str	r3, [r2, #4]
 834              	.LBE11:
 317:Core/Src/tim.c **** 
 835              		.loc 1 317 5 view .LVU279
 836 0112 89E7     		b	.L42
 837              	.LVL40:
 838              	.L51:
 329:Core/Src/tim.c **** 
 839              		.loc 1 329 5 view .LVU280
 840              	.LBB12:
 329:Core/Src/tim.c **** 
 841              		.loc 1 329 5 view .LVU281
 329:Core/Src/tim.c **** 
 842              		.loc 1 329 5 view .LVU282
 843 0114 124B     		ldr	r3, .L52+24
 844 0116 DA69     		ldr	r2, [r3, #28]
 845 0118 42F00802 		orr	r2, r2, #8
 846 011c DA61     		str	r2, [r3, #28]
 329:Core/Src/tim.c **** 
 847              		.loc 1 329 5 view .LVU283
 848 011e DA69     		ldr	r2, [r3, #28]
 849 0120 02F00802 		and	r2, r2, #8
 850 0124 0892     		str	r2, [sp, #32]
 329:Core/Src/tim.c **** 
 851              		.loc 1 329 5 view .LVU284
 852 0126 089A     		ldr	r2, [sp, #32]
 853              	.LBE12:
 329:Core/Src/tim.c **** 
 854              		.loc 1 329 5 view .LVU285
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 855              		.loc 1 331 5 view .LVU286
 856              	.LBB13:
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 857              		.loc 1 331 5 view .LVU287
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 858              		.loc 1 331 5 view .LVU288
 859 0128 9A69     		ldr	r2, [r3, #24]
 860 012a 42F00402 		orr	r2, r2, #4
 861 012e 9A61     		str	r2, [r3, #24]
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 862              		.loc 1 331 5 view .LVU289
 863 0130 9B69     		ldr	r3, [r3, #24]
 864 0132 03F00403 		and	r3, r3, #4
 865 0136 0993     		str	r3, [sp, #36]
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 866              		.loc 1 331 5 view .LVU290
 867 0138 099B     		ldr	r3, [sp, #36]
 868              	.LBE13:
 331:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 869              		.loc 1 331 5 view .LVU291
 336:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 870              		.loc 1 336 5 view .LVU292
 336:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 871              		.loc 1 336 25 is_stmt 0 view .LVU293
 872 013a 0323     		movs	r3, #3
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 24


 873 013c 0A93     		str	r3, [sp, #40]
 337:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 337 5 is_stmt 1 view .LVU294
 338:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 875              		.loc 1 338 5 view .LVU295
 339:Core/Src/tim.c **** 
 876              		.loc 1 339 5 view .LVU296
 877 013e 0AA9     		add	r1, sp, #40
 878 0140 0448     		ldr	r0, .L52+12
 879              	.LVL41:
 339:Core/Src/tim.c **** 
 880              		.loc 1 339 5 is_stmt 0 view .LVU297
 881 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 882              	.LVL42:
 883              		.loc 1 345 1 view .LVU298
 884 0146 6FE7     		b	.L42
 885              	.L53:
 886              		.align	2
 887              	.L52:
 888 0148 00040040 		.word	1073742848
 889 014c 00080040 		.word	1073743872
 890 0150 000C0040 		.word	1073744896
 891 0154 00080140 		.word	1073809408
 892 0158 000C0140 		.word	1073810432
 893 015c 00000140 		.word	1073807360
 894 0160 00100240 		.word	1073876992
 895 0164 00140140 		.word	1073812480
 896              		.cfi_endproc
 897              	.LFE74:
 899              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 900              		.align	1
 901              		.global	HAL_TIM_MspPostInit
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 905              		.fpu softvfp
 907              	HAL_TIM_MspPostInit:
 908              	.LVL43:
 909              	.LFB75:
 346:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 347:Core/Src/tim.c **** {
 910              		.loc 1 347 1 is_stmt 1 view -0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 24
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914              		.loc 1 347 1 is_stmt 0 view .LVU300
 915 0000 00B5     		push	{lr}
 916              	.LCFI22:
 917              		.cfi_def_cfa_offset 4
 918              		.cfi_offset 14, -4
 919 0002 87B0     		sub	sp, sp, #28
 920              	.LCFI23:
 921              		.cfi_def_cfa_offset 32
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 922              		.loc 1 349 3 is_stmt 1 view .LVU301
 923              		.loc 1 349 20 is_stmt 0 view .LVU302
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 25


 924 0004 0023     		movs	r3, #0
 925 0006 0293     		str	r3, [sp, #8]
 926 0008 0393     		str	r3, [sp, #12]
 927 000a 0493     		str	r3, [sp, #16]
 928 000c 0593     		str	r3, [sp, #20]
 350:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 929              		.loc 1 350 3 is_stmt 1 view .LVU303
 930              		.loc 1 350 15 is_stmt 0 view .LVU304
 931 000e 0268     		ldr	r2, [r0]
 932              		.loc 1 350 5 view .LVU305
 933 0010 114B     		ldr	r3, .L58
 934 0012 9A42     		cmp	r2, r3
 935 0014 02D0     		beq	.L57
 936              	.LVL44:
 937              	.L54:
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 357:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 358:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 359:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 360:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 361:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 362:Core/Src/tim.c ****     */
 363:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 364:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM1_ENABLE();
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 373:Core/Src/tim.c ****   }
 374:Core/Src/tim.c **** 
 375:Core/Src/tim.c **** }
 938              		.loc 1 375 1 view .LVU306
 939 0016 07B0     		add	sp, sp, #28
 940              	.LCFI24:
 941              		.cfi_remember_state
 942              		.cfi_def_cfa_offset 4
 943              		@ sp needed
 944 0018 5DF804FB 		ldr	pc, [sp], #4
 945              	.LVL45:
 946              	.L57:
 947              	.LCFI25:
 948              		.cfi_restore_state
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 949              		.loc 1 356 5 is_stmt 1 view .LVU307
 950              	.LBB14:
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 951              		.loc 1 356 5 view .LVU308
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 26


 952              		.loc 1 356 5 view .LVU309
 953 001c 03F56443 		add	r3, r3, #58368
 954 0020 9A69     		ldr	r2, [r3, #24]
 955 0022 42F04002 		orr	r2, r2, #64
 956 0026 9A61     		str	r2, [r3, #24]
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 957              		.loc 1 356 5 view .LVU310
 958 0028 9B69     		ldr	r3, [r3, #24]
 959 002a 03F04003 		and	r3, r3, #64
 960 002e 0193     		str	r3, [sp, #4]
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 961              		.loc 1 356 5 view .LVU311
 962 0030 019B     		ldr	r3, [sp, #4]
 963              	.LBE14:
 356:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 964              		.loc 1 356 5 view .LVU312
 363:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 965              		.loc 1 363 5 view .LVU313
 363:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 966              		.loc 1 363 25 is_stmt 0 view .LVU314
 967 0032 4FF4D443 		mov	r3, #27136
 968 0036 0293     		str	r3, [sp, #8]
 364:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 969              		.loc 1 364 5 is_stmt 1 view .LVU315
 364:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 970              		.loc 1 364 26 is_stmt 0 view .LVU316
 971 0038 0223     		movs	r3, #2
 972 003a 0393     		str	r3, [sp, #12]
 365:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 973              		.loc 1 365 5 is_stmt 1 view .LVU317
 365:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 974              		.loc 1 365 27 is_stmt 0 view .LVU318
 975 003c 0593     		str	r3, [sp, #20]
 366:Core/Src/tim.c **** 
 976              		.loc 1 366 5 is_stmt 1 view .LVU319
 977 003e 02A9     		add	r1, sp, #8
 978 0040 0648     		ldr	r0, .L58+4
 979              	.LVL46:
 366:Core/Src/tim.c **** 
 980              		.loc 1 366 5 is_stmt 0 view .LVU320
 981 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL47:
 368:Core/Src/tim.c **** 
 983              		.loc 1 368 5 is_stmt 1 view .LVU321
 984              	.LBB15:
 368:Core/Src/tim.c **** 
 985              		.loc 1 368 5 view .LVU322
 986 0046 064A     		ldr	r2, .L58+8
 987 0048 5368     		ldr	r3, [r2, #4]
 988              	.LVL48:
 368:Core/Src/tim.c **** 
 989              		.loc 1 368 5 view .LVU323
 368:Core/Src/tim.c **** 
 990              		.loc 1 368 5 view .LVU324
 368:Core/Src/tim.c **** 
 991              		.loc 1 368 5 view .LVU325
 992 004a 43F0E063 		orr	r3, r3, #117440512
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 27


 993              	.LVL49:
 368:Core/Src/tim.c **** 
 994              		.loc 1 368 5 is_stmt 0 view .LVU326
 995 004e 43F0C003 		orr	r3, r3, #192
 996              	.LVL50:
 368:Core/Src/tim.c **** 
 997              		.loc 1 368 5 is_stmt 1 view .LVU327
 998 0052 5360     		str	r3, [r2, #4]
 999              	.LBE15:
 368:Core/Src/tim.c **** 
 1000              		.loc 1 368 5 view .LVU328
 1001              		.loc 1 375 1 is_stmt 0 view .LVU329
 1002 0054 DFE7     		b	.L54
 1003              	.L59:
 1004 0056 00BF     		.align	2
 1005              	.L58:
 1006 0058 002C0140 		.word	1073818624
 1007 005c 00180140 		.word	1073813504
 1008 0060 00000140 		.word	1073807360
 1009              		.cfi_endproc
 1010              	.LFE75:
 1012              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1013              		.align	1
 1014              		.global	MX_TIM1_Init
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1018              		.fpu softvfp
 1020              	MX_TIM1_Init:
 1021              	.LFB68:
  35:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1022              		.loc 1 35 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 72
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026 0000 10B5     		push	{r4, lr}
 1027              	.LCFI26:
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 4, -8
 1030              		.cfi_offset 14, -4
 1031 0002 92B0     		sub	sp, sp, #72
 1032              	.LCFI27:
 1033              		.cfi_def_cfa_offset 80
  36:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1034              		.loc 1 36 3 view .LVU331
  36:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1035              		.loc 1 36 27 is_stmt 0 view .LVU332
 1036 0004 0024     		movs	r4, #0
 1037 0006 1094     		str	r4, [sp, #64]
 1038 0008 1194     		str	r4, [sp, #68]
  37:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1039              		.loc 1 37 3 is_stmt 1 view .LVU333
  37:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1040              		.loc 1 37 22 is_stmt 0 view .LVU334
 1041 000a 0994     		str	r4, [sp, #36]
 1042 000c 0A94     		str	r4, [sp, #40]
 1043 000e 0B94     		str	r4, [sp, #44]
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 28


 1044 0010 0C94     		str	r4, [sp, #48]
 1045 0012 0D94     		str	r4, [sp, #52]
 1046 0014 0E94     		str	r4, [sp, #56]
 1047 0016 0F94     		str	r4, [sp, #60]
  38:Core/Src/tim.c **** 
 1048              		.loc 1 38 3 is_stmt 1 view .LVU335
  38:Core/Src/tim.c **** 
 1049              		.loc 1 38 34 is_stmt 0 view .LVU336
 1050 0018 2022     		movs	r2, #32
 1051 001a 2146     		mov	r1, r4
 1052 001c 01A8     		add	r0, sp, #4
 1053 001e FFF7FEFF 		bl	memset
 1054              	.LVL51:
  40:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 1055              		.loc 1 40 3 is_stmt 1 view .LVU337
  40:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 1056              		.loc 1 40 18 is_stmt 0 view .LVU338
 1057 0022 3048     		ldr	r0, .L76
 1058 0024 304B     		ldr	r3, .L76+4
 1059 0026 0360     		str	r3, [r0]
  41:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1060              		.loc 1 41 3 is_stmt 1 view .LVU339
  41:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1061              		.loc 1 41 24 is_stmt 0 view .LVU340
 1062 0028 4460     		str	r4, [r0, #4]
  42:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 1063              		.loc 1 42 3 is_stmt 1 view .LVU341
  42:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 1064              		.loc 1 42 26 is_stmt 0 view .LVU342
 1065 002a 8460     		str	r4, [r0, #8]
  43:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1066              		.loc 1 43 3 is_stmt 1 view .LVU343
  43:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1067              		.loc 1 43 21 is_stmt 0 view .LVU344
 1068 002c 4FF6FF73 		movw	r3, #65535
 1069 0030 C360     		str	r3, [r0, #12]
  44:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1070              		.loc 1 44 3 is_stmt 1 view .LVU345
  44:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1071              		.loc 1 44 28 is_stmt 0 view .LVU346
 1072 0032 0461     		str	r4, [r0, #16]
  45:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1073              		.loc 1 45 3 is_stmt 1 view .LVU347
  45:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1074              		.loc 1 45 32 is_stmt 0 view .LVU348
 1075 0034 4461     		str	r4, [r0, #20]
  46:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1076              		.loc 1 46 3 is_stmt 1 view .LVU349
  46:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1077              		.loc 1 46 32 is_stmt 0 view .LVU350
 1078 0036 8461     		str	r4, [r0, #24]
  47:Core/Src/tim.c ****   {
 1079              		.loc 1 47 3 is_stmt 1 view .LVU351
  47:Core/Src/tim.c ****   {
 1080              		.loc 1 47 7 is_stmt 0 view .LVU352
 1081 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1082              	.LVL52:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 29


  47:Core/Src/tim.c ****   {
 1083              		.loc 1 47 6 view .LVU353
 1084 003c 0028     		cmp	r0, #0
 1085 003e 3CD1     		bne	.L69
 1086              	.L61:
  51:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1087              		.loc 1 51 3 is_stmt 1 view .LVU354
  51:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1088              		.loc 1 51 37 is_stmt 0 view .LVU355
 1089 0040 0023     		movs	r3, #0
 1090 0042 1093     		str	r3, [sp, #64]
  52:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1091              		.loc 1 52 3 is_stmt 1 view .LVU356
  52:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1092              		.loc 1 52 33 is_stmt 0 view .LVU357
 1093 0044 1193     		str	r3, [sp, #68]
  53:Core/Src/tim.c ****   {
 1094              		.loc 1 53 3 is_stmt 1 view .LVU358
  53:Core/Src/tim.c ****   {
 1095              		.loc 1 53 7 is_stmt 0 view .LVU359
 1096 0046 10A9     		add	r1, sp, #64
 1097 0048 2648     		ldr	r0, .L76
 1098 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1099              	.LVL53:
  53:Core/Src/tim.c ****   {
 1100              		.loc 1 53 6 view .LVU360
 1101 004e 0028     		cmp	r0, #0
 1102 0050 36D1     		bne	.L70
 1103              	.L62:
  57:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1104              		.loc 1 57 3 is_stmt 1 view .LVU361
  57:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1105              		.loc 1 57 20 is_stmt 0 view .LVU362
 1106 0052 6023     		movs	r3, #96
 1107 0054 0993     		str	r3, [sp, #36]
  58:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1108              		.loc 1 58 3 is_stmt 1 view .LVU363
  58:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1109              		.loc 1 58 19 is_stmt 0 view .LVU364
 1110 0056 0022     		movs	r2, #0
 1111 0058 0A92     		str	r2, [sp, #40]
  59:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1112              		.loc 1 59 3 is_stmt 1 view .LVU365
  59:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1113              		.loc 1 59 24 is_stmt 0 view .LVU366
 1114 005a 0B92     		str	r2, [sp, #44]
  60:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1115              		.loc 1 60 3 is_stmt 1 view .LVU367
  60:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1116              		.loc 1 60 25 is_stmt 0 view .LVU368
 1117 005c 0C92     		str	r2, [sp, #48]
  61:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1118              		.loc 1 61 3 is_stmt 1 view .LVU369
  61:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1119              		.loc 1 61 24 is_stmt 0 view .LVU370
 1120 005e 0D92     		str	r2, [sp, #52]
  62:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 30


 1121              		.loc 1 62 3 is_stmt 1 view .LVU371
  62:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1122              		.loc 1 62 25 is_stmt 0 view .LVU372
 1123 0060 0E92     		str	r2, [sp, #56]
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1124              		.loc 1 63 3 is_stmt 1 view .LVU373
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1125              		.loc 1 63 26 is_stmt 0 view .LVU374
 1126 0062 0F92     		str	r2, [sp, #60]
  64:Core/Src/tim.c ****   {
 1127              		.loc 1 64 3 is_stmt 1 view .LVU375
  64:Core/Src/tim.c ****   {
 1128              		.loc 1 64 7 is_stmt 0 view .LVU376
 1129 0064 09A9     		add	r1, sp, #36
 1130 0066 1F48     		ldr	r0, .L76
 1131 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1132              	.LVL54:
  64:Core/Src/tim.c ****   {
 1133              		.loc 1 64 6 view .LVU377
 1134 006c 58BB     		cbnz	r0, .L71
 1135              	.L63:
  68:Core/Src/tim.c ****   {
 1136              		.loc 1 68 3 is_stmt 1 view .LVU378
  68:Core/Src/tim.c ****   {
 1137              		.loc 1 68 7 is_stmt 0 view .LVU379
 1138 006e 0422     		movs	r2, #4
 1139 0070 09A9     		add	r1, sp, #36
 1140 0072 1C48     		ldr	r0, .L76
 1141 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1142              	.LVL55:
  68:Core/Src/tim.c ****   {
 1143              		.loc 1 68 6 view .LVU380
 1144 0078 40BB     		cbnz	r0, .L72
 1145              	.L64:
  72:Core/Src/tim.c ****   {
 1146              		.loc 1 72 3 is_stmt 1 view .LVU381
  72:Core/Src/tim.c ****   {
 1147              		.loc 1 72 7 is_stmt 0 view .LVU382
 1148 007a 0822     		movs	r2, #8
 1149 007c 09A9     		add	r1, sp, #36
 1150 007e 1948     		ldr	r0, .L76
 1151 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1152              	.LVL56:
  72:Core/Src/tim.c ****   {
 1153              		.loc 1 72 6 view .LVU383
 1154 0084 28BB     		cbnz	r0, .L73
 1155              	.L65:
  76:Core/Src/tim.c ****   {
 1156              		.loc 1 76 3 is_stmt 1 view .LVU384
  76:Core/Src/tim.c ****   {
 1157              		.loc 1 76 7 is_stmt 0 view .LVU385
 1158 0086 0C22     		movs	r2, #12
 1159 0088 09A9     		add	r1, sp, #36
 1160 008a 1648     		ldr	r0, .L76
 1161 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1162              	.LVL57:
  76:Core/Src/tim.c ****   {
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 31


 1163              		.loc 1 76 6 view .LVU386
 1164 0090 10BB     		cbnz	r0, .L74
 1165              	.L66:
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1166              		.loc 1 80 3 is_stmt 1 view .LVU387
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1167              		.loc 1 80 40 is_stmt 0 view .LVU388
 1168 0092 0023     		movs	r3, #0
 1169 0094 0193     		str	r3, [sp, #4]
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1170              		.loc 1 81 3 is_stmt 1 view .LVU389
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1171              		.loc 1 81 41 is_stmt 0 view .LVU390
 1172 0096 0293     		str	r3, [sp, #8]
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1173              		.loc 1 82 3 is_stmt 1 view .LVU391
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1174              		.loc 1 82 34 is_stmt 0 view .LVU392
 1175 0098 0393     		str	r3, [sp, #12]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1176              		.loc 1 83 3 is_stmt 1 view .LVU393
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1177              		.loc 1 83 33 is_stmt 0 view .LVU394
 1178 009a 0493     		str	r3, [sp, #16]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1179              		.loc 1 84 3 is_stmt 1 view .LVU395
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1180              		.loc 1 84 35 is_stmt 0 view .LVU396
 1181 009c 0593     		str	r3, [sp, #20]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1182              		.loc 1 85 3 is_stmt 1 view .LVU397
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1183              		.loc 1 85 38 is_stmt 0 view .LVU398
 1184 009e 4FF40052 		mov	r2, #8192
 1185 00a2 0692     		str	r2, [sp, #24]
  86:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1186              		.loc 1 86 3 is_stmt 1 view .LVU399
  86:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1187              		.loc 1 86 40 is_stmt 0 view .LVU400
 1188 00a4 0893     		str	r3, [sp, #32]
  87:Core/Src/tim.c ****   {
 1189              		.loc 1 87 3 is_stmt 1 view .LVU401
  87:Core/Src/tim.c ****   {
 1190              		.loc 1 87 7 is_stmt 0 view .LVU402
 1191 00a6 01A9     		add	r1, sp, #4
 1192 00a8 0E48     		ldr	r0, .L76
 1193 00aa FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1194              	.LVL58:
  87:Core/Src/tim.c ****   {
 1195              		.loc 1 87 6 view .LVU403
 1196 00ae B0B9     		cbnz	r0, .L75
 1197              	.L67:
  91:Core/Src/tim.c **** 
 1198              		.loc 1 91 3 is_stmt 1 view .LVU404
 1199 00b0 0C48     		ldr	r0, .L76
 1200 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1201              	.LVL59:
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 32


  93:Core/Src/tim.c **** /* TIM2 init function */
 1202              		.loc 1 93 1 is_stmt 0 view .LVU405
 1203 00b6 12B0     		add	sp, sp, #72
 1204              	.LCFI28:
 1205              		.cfi_remember_state
 1206              		.cfi_def_cfa_offset 8
 1207              		@ sp needed
 1208 00b8 10BD     		pop	{r4, pc}
 1209              	.L69:
 1210              	.LCFI29:
 1211              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
 1212              		.loc 1 49 5 is_stmt 1 view .LVU406
 1213 00ba FFF7FEFF 		bl	Error_Handler
 1214              	.LVL60:
 1215 00be BFE7     		b	.L61
 1216              	.L70:
  55:Core/Src/tim.c ****   }
 1217              		.loc 1 55 5 view .LVU407
 1218 00c0 FFF7FEFF 		bl	Error_Handler
 1219              	.LVL61:
 1220 00c4 C5E7     		b	.L62
 1221              	.L71:
  66:Core/Src/tim.c ****   }
 1222              		.loc 1 66 5 view .LVU408
 1223 00c6 FFF7FEFF 		bl	Error_Handler
 1224              	.LVL62:
 1225 00ca D0E7     		b	.L63
 1226              	.L72:
  70:Core/Src/tim.c ****   }
 1227              		.loc 1 70 5 view .LVU409
 1228 00cc FFF7FEFF 		bl	Error_Handler
 1229              	.LVL63:
 1230 00d0 D3E7     		b	.L64
 1231              	.L73:
  74:Core/Src/tim.c ****   }
 1232              		.loc 1 74 5 view .LVU410
 1233 00d2 FFF7FEFF 		bl	Error_Handler
 1234              	.LVL64:
 1235 00d6 D6E7     		b	.L65
 1236              	.L74:
  78:Core/Src/tim.c ****   }
 1237              		.loc 1 78 5 view .LVU411
 1238 00d8 FFF7FEFF 		bl	Error_Handler
 1239              	.LVL65:
 1240 00dc D9E7     		b	.L66
 1241              	.L75:
  89:Core/Src/tim.c ****   }
 1242              		.loc 1 89 5 view .LVU412
 1243 00de FFF7FEFF 		bl	Error_Handler
 1244              	.LVL66:
 1245 00e2 E5E7     		b	.L67
 1246              	.L77:
 1247              		.align	2
 1248              	.L76:
 1249 00e4 00000000 		.word	.LANCHOR4
 1250 00e8 002C0140 		.word	1073818624
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 33


 1251              		.cfi_endproc
 1252              	.LFE68:
 1254              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1255              		.align	1
 1256              		.global	HAL_TIM_PWM_MspDeInit
 1257              		.syntax unified
 1258              		.thumb
 1259              		.thumb_func
 1260              		.fpu softvfp
 1262              	HAL_TIM_PWM_MspDeInit:
 1263              	.LVL67:
 1264              	.LFB76:
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 378:Core/Src/tim.c **** {
 1265              		.loc 1 378 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1270              		.loc 1 380 3 view .LVU414
 1271              		.loc 1 380 19 is_stmt 0 view .LVU415
 1272 0000 0268     		ldr	r2, [r0]
 1273              		.loc 1 380 5 view .LVU416
 1274 0002 054B     		ldr	r3, .L81
 1275 0004 9A42     		cmp	r2, r3
 1276 0006 00D0     		beq	.L80
 1277              	.L78:
 381:Core/Src/tim.c ****   {
 382:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 385:Core/Src/tim.c ****     /* Peripheral clock disable */
 386:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 387:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 390:Core/Src/tim.c ****   }
 391:Core/Src/tim.c **** }
 1278              		.loc 1 391 1 view .LVU417
 1279 0008 7047     		bx	lr
 1280              	.L80:
 386:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1281              		.loc 1 386 5 is_stmt 1 view .LVU418
 1282 000a 044A     		ldr	r2, .L81+4
 1283 000c 9369     		ldr	r3, [r2, #24]
 1284 000e 23F40063 		bic	r3, r3, #2048
 1285 0012 9361     		str	r3, [r2, #24]
 1286              		.loc 1 391 1 is_stmt 0 view .LVU419
 1287 0014 F8E7     		b	.L78
 1288              	.L82:
 1289 0016 00BF     		.align	2
 1290              	.L81:
 1291 0018 002C0140 		.word	1073818624
 1292 001c 00100240 		.word	1073876992
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 34


 1293              		.cfi_endproc
 1294              	.LFE76:
 1296              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1297              		.align	1
 1298              		.global	HAL_TIM_Encoder_MspDeInit
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1302              		.fpu softvfp
 1304              	HAL_TIM_Encoder_MspDeInit:
 1305              	.LVL68:
 1306              	.LFB77:
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 394:Core/Src/tim.c **** {
 1307              		.loc 1 394 1 is_stmt 1 view -0
 1308              		.cfi_startproc
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311              		.loc 1 394 1 is_stmt 0 view .LVU421
 1312 0000 08B5     		push	{r3, lr}
 1313              	.LCFI30:
 1314              		.cfi_def_cfa_offset 8
 1315              		.cfi_offset 3, -8
 1316              		.cfi_offset 14, -4
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 1317              		.loc 1 396 3 is_stmt 1 view .LVU422
 1318              		.loc 1 396 23 is_stmt 0 view .LVU423
 1319 0002 0368     		ldr	r3, [r0]
 1320              		.loc 1 396 5 view .LVU424
 1321 0004 B3F1804F 		cmp	r3, #1073741824
 1322 0008 09D0     		beq	.L89
 397:Core/Src/tim.c ****   {
 398:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 401:Core/Src/tim.c ****     /* Peripheral clock disable */
 402:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 405:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 406:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 407:Core/Src/tim.c ****     */
 408:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 409:Core/Src/tim.c **** 
 410:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 413:Core/Src/tim.c **** 
 414:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 415:Core/Src/tim.c ****   }
 416:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1323              		.loc 1 416 8 is_stmt 1 view .LVU425
 1324              		.loc 1 416 10 is_stmt 0 view .LVU426
 1325 000a 1D4A     		ldr	r2, .L93
 1326 000c 9342     		cmp	r3, r2
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 35


 1327 000e 15D0     		beq	.L90
 417:Core/Src/tim.c ****   {
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 421:Core/Src/tim.c ****     /* Peripheral clock disable */
 422:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 425:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 426:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 427:Core/Src/tim.c ****     */
 428:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 433:Core/Src/tim.c ****   }
 434:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1328              		.loc 1 434 8 is_stmt 1 view .LVU427
 1329              		.loc 1 434 10 is_stmt 0 view .LVU428
 1330 0010 1C4A     		ldr	r2, .L93+4
 1331 0012 9342     		cmp	r3, r2
 1332 0014 1DD0     		beq	.L91
 435:Core/Src/tim.c ****   {
 436:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 439:Core/Src/tim.c ****     /* Peripheral clock disable */
 440:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 441:Core/Src/tim.c **** 
 442:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 443:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 444:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 445:Core/Src/tim.c ****     */
 446:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12|GPIO_PIN_13);
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 451:Core/Src/tim.c ****   }
 452:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 1333              		.loc 1 452 8 is_stmt 1 view .LVU429
 1334              		.loc 1 452 10 is_stmt 0 view .LVU430
 1335 0016 1C4A     		ldr	r2, .L93+8
 1336 0018 9342     		cmp	r3, r2
 1337 001a 26D0     		beq	.L92
 1338              	.LVL69:
 1339              	.L83:
 453:Core/Src/tim.c ****   {
 454:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 455:Core/Src/tim.c **** 
 456:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 457:Core/Src/tim.c ****     /* Peripheral clock disable */
 458:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 459:Core/Src/tim.c **** 
 460:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 36


 461:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 462:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 463:Core/Src/tim.c ****     */
 464:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 465:Core/Src/tim.c **** 
 466:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 469:Core/Src/tim.c ****   }
 470:Core/Src/tim.c **** }
 1340              		.loc 1 470 1 view .LVU431
 1341 001c 08BD     		pop	{r3, pc}
 1342              	.LVL70:
 1343              	.L89:
 402:Core/Src/tim.c **** 
 1344              		.loc 1 402 5 is_stmt 1 view .LVU432
 1345 001e 1B4A     		ldr	r2, .L93+12
 1346 0020 D369     		ldr	r3, [r2, #28]
 1347 0022 23F00103 		bic	r3, r3, #1
 1348 0026 D361     		str	r3, [r2, #28]
 408:Core/Src/tim.c **** 
 1349              		.loc 1 408 5 view .LVU433
 1350 0028 4FF40041 		mov	r1, #32768
 1351 002c 1848     		ldr	r0, .L93+16
 1352              	.LVL71:
 408:Core/Src/tim.c **** 
 1353              		.loc 1 408 5 is_stmt 0 view .LVU434
 1354 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1355              	.LVL72:
 410:Core/Src/tim.c **** 
 1356              		.loc 1 410 5 is_stmt 1 view .LVU435
 1357 0032 0821     		movs	r1, #8
 1358 0034 1748     		ldr	r0, .L93+20
 1359 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1360              	.LVL73:
 1361 003a EFE7     		b	.L83
 1362              	.LVL74:
 1363              	.L90:
 422:Core/Src/tim.c **** 
 1364              		.loc 1 422 5 view .LVU436
 1365 003c 02F50332 		add	r2, r2, #134144
 1366 0040 D369     		ldr	r3, [r2, #28]
 1367 0042 23F00203 		bic	r3, r3, #2
 1368 0046 D361     		str	r3, [r2, #28]
 428:Core/Src/tim.c **** 
 1369              		.loc 1 428 5 view .LVU437
 1370 0048 C021     		movs	r1, #192
 1371 004a 1148     		ldr	r0, .L93+16
 1372              	.LVL75:
 428:Core/Src/tim.c **** 
 1373              		.loc 1 428 5 is_stmt 0 view .LVU438
 1374 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1375              	.LVL76:
 1376 0050 E4E7     		b	.L83
 1377              	.LVL77:
 1378              	.L91:
 440:Core/Src/tim.c **** 
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 37


 1379              		.loc 1 440 5 is_stmt 1 view .LVU439
 1380 0052 02F50232 		add	r2, r2, #133120
 1381 0056 D369     		ldr	r3, [r2, #28]
 1382 0058 23F00403 		bic	r3, r3, #4
 1383 005c D361     		str	r3, [r2, #28]
 446:Core/Src/tim.c **** 
 1384              		.loc 1 446 5 view .LVU440
 1385 005e 4FF44051 		mov	r1, #12288
 1386 0062 0D48     		ldr	r0, .L93+24
 1387              	.LVL78:
 446:Core/Src/tim.c **** 
 1388              		.loc 1 446 5 is_stmt 0 view .LVU441
 1389 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1390              	.LVL79:
 1391 0068 D8E7     		b	.L83
 1392              	.LVL80:
 1393              	.L92:
 458:Core/Src/tim.c **** 
 1394              		.loc 1 458 5 is_stmt 1 view .LVU442
 1395 006a 02F50132 		add	r2, r2, #132096
 1396 006e D369     		ldr	r3, [r2, #28]
 1397 0070 23F00803 		bic	r3, r3, #8
 1398 0074 D361     		str	r3, [r2, #28]
 464:Core/Src/tim.c **** 
 1399              		.loc 1 464 5 view .LVU443
 1400 0076 0321     		movs	r1, #3
 1401 0078 0548     		ldr	r0, .L93+16
 1402              	.LVL81:
 464:Core/Src/tim.c **** 
 1403              		.loc 1 464 5 is_stmt 0 view .LVU444
 1404 007a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1405              	.LVL82:
 1406              		.loc 1 470 1 view .LVU445
 1407 007e CDE7     		b	.L83
 1408              	.L94:
 1409              		.align	2
 1410              	.L93:
 1411 0080 00040040 		.word	1073742848
 1412 0084 00080040 		.word	1073743872
 1413 0088 000C0040 		.word	1073744896
 1414 008c 00100240 		.word	1073876992
 1415 0090 00080140 		.word	1073809408
 1416 0094 000C0140 		.word	1073810432
 1417 0098 00140140 		.word	1073812480
 1418              		.cfi_endproc
 1419              	.LFE77:
 1421              		.global	htim5
 1422              		.global	htim4
 1423              		.global	htim3
 1424              		.global	htim2
 1425              		.global	htim1
 1426              		.section	.bss.htim1,"aw",%nobits
 1427              		.align	2
 1428              		.set	.LANCHOR4,. + 0
 1431              	htim1:
 1432 0000 00000000 		.space	72
 1432      00000000 
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 38


 1432      00000000 
 1432      00000000 
 1432      00000000 
 1433              		.section	.bss.htim2,"aw",%nobits
 1434              		.align	2
 1435              		.set	.LANCHOR0,. + 0
 1438              	htim2:
 1439 0000 00000000 		.space	72
 1439      00000000 
 1439      00000000 
 1439      00000000 
 1439      00000000 
 1440              		.section	.bss.htim3,"aw",%nobits
 1441              		.align	2
 1442              		.set	.LANCHOR1,. + 0
 1445              	htim3:
 1446 0000 00000000 		.space	72
 1446      00000000 
 1446      00000000 
 1446      00000000 
 1446      00000000 
 1447              		.section	.bss.htim4,"aw",%nobits
 1448              		.align	2
 1449              		.set	.LANCHOR2,. + 0
 1452              	htim4:
 1453 0000 00000000 		.space	72
 1453      00000000 
 1453      00000000 
 1453      00000000 
 1453      00000000 
 1454              		.section	.bss.htim5,"aw",%nobits
 1455              		.align	2
 1456              		.set	.LANCHOR3,. + 0
 1459              	htim5:
 1460 0000 00000000 		.space	72
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1461              		.text
 1462              	.Letext0:
 1463              		.file 2 "e:\\armchain\\10 2021.07\\arm-none-eabi\\include\\machine\\_default_types.h"
 1464              		.file 3 "e:\\armchain\\10 2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 1465              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1466              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1467              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1468              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1469              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1470              		.file 9 "Core/Inc/tim.h"
 1471              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1472              		.file 11 "Core/Inc/main.h"
 1473              		.file 12 "<built-in>"
ARM GAS  C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:16     .text.MX_TIM2_Init:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:135    .text.MX_TIM2_Init:00000060 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:140    .text.MX_TIM3_Init:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:147    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:257    .text.MX_TIM3_Init:0000005c $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:263    .text.MX_TIM4_Init:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:270    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:380    .text.MX_TIM4_Init:0000005c $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:386    .text.MX_TIM5_Init:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:393    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:503    .text.MX_TIM5_Init:0000005c $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:509    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:516    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:562    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:567    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:574    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:888    .text.HAL_TIM_Encoder_MspInit:00000148 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:900    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:907    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1006   .text.HAL_TIM_MspPostInit:00000058 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1013   .text.MX_TIM1_Init:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1020   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1249   .text.MX_TIM1_Init:000000e4 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1255   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1262   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1291   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1297   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1304   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1411   .text.HAL_TIM_Encoder_MspDeInit:00000080 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1459   .bss.htim5:00000000 htim5
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1452   .bss.htim4:00000000 htim4
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1445   .bss.htim3:00000000 htim3
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1438   .bss.htim2:00000000 htim2
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1431   .bss.htim1:00000000 htim1
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1427   .bss.htim1:00000000 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1434   .bss.htim2:00000000 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1441   .bss.htim3:00000000 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1448   .bss.htim4:00000000 $d
C:\Users\randommm\AppData\Local\Temp\ccgyoqx6.s:1455   .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
